TimeQuest Timing Analyzer report for DE2_115_AR
Sat Jun 17 21:48:38 2023
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 14. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 16. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 18. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 19. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 20. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 23. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 24. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. Slow 1200mV 85C Model Metastability Summary
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 48. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 50. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 51. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 52. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 53. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 54. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 56. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 57. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 58. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Output Enable Times
 71. Minimum Output Enable Times
 72. Output Disable Times
 73. Minimum Output Disable Times
 74. Slow 1200mV 0C Model Metastability Summary
 75. Fast 1200mV 0C Model Setup Summary
 76. Fast 1200mV 0C Model Hold Summary
 77. Fast 1200mV 0C Model Recovery Summary
 78. Fast 1200mV 0C Model Removal Summary
 79. Fast 1200mV 0C Model Minimum Pulse Width Summary
 80. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 81. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 82. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 83. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 84. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 85. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 86. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 87. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 88. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
 89. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
 90. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 91. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[1]'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 97. Setup Times
 98. Hold Times
 99. Clock to Output Times
100. Minimum Clock to Output Times
101. Propagation Delay
102. Minimum Propagation Delay
103. Output Enable Times
104. Minimum Output Enable Times
105. Output Disable Times
106. Minimum Output Disable Times
107. Fast 1200mV 0C Model Metastability Summary
108. Multicorner Timing Analysis Summary
109. Setup Times
110. Hold Times
111. Clock to Output Times
112. Minimum Clock to Output Times
113. Propagation Delay
114. Minimum Propagation Delay
115. Board Trace Model Assignments
116. Input Transition Times
117. Signal Integrity Metrics (Slow 1200mv 0c Model)
118. Signal Integrity Metrics (Slow 1200mv 85c Model)
119. Signal Integrity Metrics (Fast 1200mv 0c Model)
120. Setup Transfers
121. Hold Transfers
122. Recovery Transfers
123. Removal Transfers
124. Report TCCS
125. Report RSKM
126. Unconstrained Paths
127. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_AR                                          ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.29        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  47.1%      ;
;     Processors 3-4         ;  41.2%      ;
;     Processors 5-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                             ;
+-----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                         ; Status ; Read at                  ;
+-----------------------------------------------------------------------+--------+--------------------------+
; Image_Loader_Wrapper/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Jun 17 21:48:23 2023 ;
; DE2_115_AR.sdc                                                        ; OK     ; Sat Jun 17 21:48:23 2023 ;
+-----------------------------------------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                  ; { CLOCK_50 }                                       ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[2] } ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                  ;
+-----------+-----------------+------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                     ; Note ;
+-----------+-----------------+------------------------------------------------+------+
; 27.56 MHz ; 27.56 MHz       ; CLOCK2_50                                      ;      ;
; 61.43 MHz ; 61.43 MHz       ; u6|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 118.3 MHz ; 118.3 MHz       ; u6|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; CLOCK2_50                                      ; -16.291 ; -10548.603    ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; 1.448   ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 4.361   ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.277 ; 0.000         ;
; CLOCK2_50                                      ; 0.286 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.371 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[3] ; -4.265 ; -388.224      ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; 1.673  ; 0.000         ;
; CLOCK2_50                                      ; 10.052 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 1.014 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.393 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; 5.198 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[1] ; 4.689  ; 0.000         ;
; CLOCK2_50                                      ; 9.417  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.188 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                            ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                      ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.291 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 36.167     ;
; -16.236 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 36.112     ;
; -16.225 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 36.101     ;
; -16.215 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 36.091     ;
; -16.145 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 36.021     ;
; -16.137 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 36.013     ;
; -16.109 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.985     ;
; -16.096 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.972     ;
; -16.084 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.960     ;
; -16.050 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.926     ;
; -16.019 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.333     ;
; -16.011 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.887     ;
; -15.978 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.854     ;
; -15.964 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[606] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.840     ;
; -15.964 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.278     ;
; -15.961 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.141     ; 35.818     ;
; -15.953 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.267     ;
; -15.943 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.257     ;
; -15.940 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.816     ;
; -15.921 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.797     ;
; -15.907 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.221     ;
; -15.907 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.339      ; 36.244     ;
; -15.906 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.141     ; 35.763     ;
; -15.895 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.141     ; 35.752     ;
; -15.885 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.761     ;
; -15.885 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.141     ; 35.742     ;
; -15.874 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[605] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.750     ;
; -15.874 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.750     ;
; -15.873 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.187     ;
; -15.865 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.179     ;
; -15.864 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.740     ;
; -15.862 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.341      ; 36.201     ;
; -15.855 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.339      ; 36.192     ;
; -15.852 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.166     ;
; -15.848 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[623]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.724     ;
; -15.846 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[627]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 35.729     ;
; -15.844 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.339      ; 36.181     ;
; -15.841 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.155     ;
; -15.837 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.151     ;
; -15.833 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.324      ; 36.155     ;
; -15.831 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[628]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 35.714     ;
; -15.831 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.145     ;
; -15.829 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[608] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.705     ;
; -15.824 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.138     ;
; -15.815 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.141     ; 35.672     ;
; -15.812 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.126     ;
; -15.807 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.141     ; 35.664     ;
; -15.799 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.341      ; 36.138     ;
; -15.795 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.339      ; 36.132     ;
; -15.794 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.670     ;
; -15.786 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.662     ;
; -15.785 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[624]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.661     ;
; -15.779 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.141     ; 35.636     ;
; -15.778 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.092     ;
; -15.778 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.324      ; 36.100     ;
; -15.768 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 35.689     ;
; -15.767 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.259      ; 36.024     ;
; -15.767 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.324      ; 36.089     ;
; -15.766 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.141     ; 35.623     ;
; -15.761 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.075     ;
; -15.758 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.634     ;
; -15.757 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.324      ; 36.079     ;
; -15.756 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.339      ; 36.093     ;
; -15.754 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.141     ; 35.611     ;
; -15.753 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[629]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 35.652     ;
; -15.753 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.067     ;
; -15.752 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.299      ; 36.049     ;
; -15.750 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.341      ; 36.089     ;
; -15.745 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.621     ;
; -15.743 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.339      ; 36.080     ;
; -15.742 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[607] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.618     ;
; -15.739 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.053     ;
; -15.733 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.609     ;
; -15.732 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.339      ; 36.069     ;
; -15.728 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.339      ; 36.065     ;
; -15.725 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.039     ;
; -15.721 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[625]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.597     ;
; -15.720 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.141     ; 35.577     ;
; -15.715 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.339      ; 36.052     ;
; -15.712 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.026     ;
; -15.712 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.259      ; 35.969     ;
; -15.706 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.020     ;
; -15.703 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.341      ; 36.042     ;
; -15.701 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.259      ; 35.958     ;
; -15.700 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.014     ;
; -15.699 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.575     ;
; -15.697 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.299      ; 35.994     ;
; -15.696 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[610] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 35.572     ;
; -15.694 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[26][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.294      ; 35.986     ;
; -15.693 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 35.615     ;
; -15.692 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[606] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 36.006     ;
; -15.691 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.259      ; 35.948     ;
; -15.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.324      ; 36.009     ;
; -15.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.341      ; 36.026     ;
; -15.686 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.299      ; 35.983     ;
; -15.681 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.324      ; 36.003     ;
; -15.681 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.141     ; 35.538     ;
; -15.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.324      ; 36.001     ;
; -15.676 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.299      ; 35.973     ;
; -15.666 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 35.980     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.448 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[22]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.151     ; 5.349      ;
; 1.448 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[21]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.151     ; 5.349      ;
; 1.472 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[12]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.150     ; 5.326      ;
; 1.472 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[7]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.150     ; 5.326      ;
; 1.478 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[18]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.150     ; 5.320      ;
; 1.478 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[19]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.150     ; 5.320      ;
; 1.478 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[20]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.150     ; 5.320      ;
; 1.478 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[6]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.152     ; 5.318      ;
; 1.547 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.378      ;
; 1.606 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mRD                                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.153     ; 5.189      ;
; 1.606 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[1]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.153     ; 5.189      ;
; 1.606 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[0]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.153     ; 5.189      ;
; 1.636 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.270      ;
; 1.645 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.280      ;
; 1.646 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mWR                                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.153     ; 5.149      ;
; 1.646 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|WR_MASK[0]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.153     ; 5.149      ;
; 1.646 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|WR_MASK[1]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.153     ; 5.149      ;
; 1.669 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.256      ;
; 1.670 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.255      ;
; 1.675 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.250      ;
; 1.725 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.200      ;
; 1.758 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.148      ;
; 1.759 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.147      ;
; 1.760 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 8.172      ;
; 1.760 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 8.172      ;
; 1.760 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 8.172      ;
; 1.764 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.142      ;
; 1.767 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.158      ;
; 1.768 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.157      ;
; 1.770 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.155      ;
; 1.773 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.152      ;
; 1.776 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mLENGTH[6]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.152     ; 5.020      ;
; 1.776 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mLENGTH[7]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.152     ; 5.020      ;
; 1.776 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[11]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.152     ; 5.020      ;
; 1.776 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[14]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.152     ; 5.020      ;
; 1.776 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[15]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.152     ; 5.020      ;
; 1.776 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[16]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.152     ; 5.020      ;
; 1.776 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[17]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.152     ; 5.020      ;
; 1.776 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.149      ;
; 1.778 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[8]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.154     ; 5.016      ;
; 1.778 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[9]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.154     ; 5.016      ;
; 1.778 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[10]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.154     ; 5.016      ;
; 1.778 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[13]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.154     ; 5.016      ;
; 1.780 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.145      ;
; 1.792 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.114      ;
; 1.834 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.091      ;
; 1.839 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.086      ;
; 1.839 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.086      ;
; 1.839 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.086      ;
; 1.839 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.086      ;
; 1.847 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.078      ;
; 1.848 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.077      ;
; 1.849 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.064      ;
; 1.849 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.064      ;
; 1.849 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.064      ;
; 1.853 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.072      ;
; 1.858 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 8.074      ;
; 1.858 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 8.074      ;
; 1.858 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 8.074      ;
; 1.863 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.062      ;
; 1.864 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.061      ;
; 1.865 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.041      ;
; 1.868 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.057      ;
; 1.892 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.033      ;
; 1.893 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.032      ;
; 1.898 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.027      ;
; 1.898 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.027      ;
; 1.899 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.026      ;
; 1.902 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.023      ;
; 1.903 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.022      ;
; 1.904 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.021      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.219      ; 8.233      ;
; 1.908 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.017      ;
; 1.914 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.992      ;
; 1.915 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.991      ;
; 1.917 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.008      ;
; 1.920 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.986      ;
; 1.938 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 7.994      ;
; 1.938 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 7.994      ;
; 1.938 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 7.994      ;
; 1.938 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 7.987      ;
; 1.942 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.964      ;
; 1.942 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.964      ;
; 1.942 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.964      ;
; 1.942 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.964      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.361 ; Decompressor:decompressor|row_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.121     ; 8.016      ;
; 4.411 ; Decompressor:decompressor|row_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.129     ; 7.958      ;
; 4.544 ; Decompressor:decompressor|row_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.121     ; 7.833      ;
; 4.575 ; Decompressor:decompressor|row_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.121     ; 7.802      ;
; 4.602 ; Decompressor:decompressor|col_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.142     ; 7.754      ;
; 4.602 ; Decompressor:decompressor|col_counter_r[4]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.142     ; 7.754      ;
; 4.625 ; Decompressor:decompressor|row_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.129     ; 7.744      ;
; 4.649 ; Decompressor:decompressor|col_counter_r[5]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.141     ; 7.708      ;
; 4.758 ; Decompressor:decompressor|row_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.121     ; 7.619      ;
; 4.776 ; Decompressor:decompressor|row_counter_r[2]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.120     ; 7.602      ;
; 4.780 ; Decompressor:decompressor|row_counter_r[4]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.120     ; 7.598      ;
; 4.780 ; Decompressor:decompressor|row_counter_r[5]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.120     ; 7.598      ;
; 4.824 ; Decompressor:decompressor|col_counter_r[7]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.142     ; 7.532      ;
; 4.826 ; Decompressor:decompressor|row_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.127     ; 7.545      ;
; 4.826 ; Decompressor:decompressor|row_counter_r[2]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.128     ; 7.544      ;
; 4.830 ; Decompressor:decompressor|row_counter_r[4]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.128     ; 7.540      ;
; 4.830 ; Decompressor:decompressor|row_counter_r[5]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.128     ; 7.540      ;
; 4.841 ; Decompressor:decompressor|row_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.127     ; 7.530      ;
; 4.885 ; Decompressor:decompressor|col_counter_r[4]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.134     ; 7.479      ;
; 4.892 ; Decompressor:decompressor|col_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.134     ; 7.472      ;
; 4.899 ; Decompressor:decompressor|col_counter_r[8]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.142     ; 7.457      ;
; 4.905 ; Decompressor:decompressor|col_counter_r[5]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.133     ; 7.460      ;
; 4.924 ; Decompressor:decompressor|row_counter_r[9]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.121     ; 7.453      ;
; 4.959 ; Decompressor:decompressor|row_counter_r[2]                                                                                            ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.120     ; 7.419      ;
; 4.963 ; Decompressor:decompressor|row_counter_r[4]                                                                                            ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.120     ; 7.415      ;
; 4.963 ; Decompressor:decompressor|row_counter_r[5]                                                                                            ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.120     ; 7.415      ;
; 4.974 ; Decompressor:decompressor|row_counter_r[9]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.129     ; 7.395      ;
; 4.981 ; Decompressor:decompressor|col_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 7.377      ;
; 4.981 ; Decompressor:decompressor|col_counter_r[4]                                                                                            ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 7.377      ;
; 4.992 ; Decompressor:decompressor|col_counter_r[2]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.142     ; 7.364      ;
; 4.999 ; Decompressor:decompressor|row_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.127     ; 7.372      ;
; 5.028 ; Decompressor:decompressor|col_counter_r[5]                                                                                            ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 7.331      ;
; 5.040 ; Decompressor:decompressor|row_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.127     ; 7.331      ;
; 5.055 ; Decompressor:decompressor|row_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.127     ; 7.316      ;
; 5.066 ; Decompressor:decompressor|col_counter_r[1]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.142     ; 7.290      ;
; 5.075 ; Decompressor:decompressor|row_counter_r[7]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.120     ; 7.303      ;
; 5.104 ; Decompressor:decompressor|row_counter_r[8]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.120     ; 7.274      ;
; 5.107 ; Decompressor:decompressor|row_counter_r[9]                                                                                            ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.121     ; 7.270      ;
; 5.117 ; Decompressor:decompressor|col_counter_r[7]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.134     ; 7.247      ;
; 5.125 ; Decompressor:decompressor|row_counter_r[7]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.128     ; 7.245      ;
; 5.126 ; Decompressor:decompressor|col_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 7.232      ;
; 5.126 ; Decompressor:decompressor|col_counter_r[4]                                                                                            ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 7.232      ;
; 5.128 ; Decompressor:decompressor|col_counter_r[9]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.142     ; 7.228      ;
; 5.154 ; Decompressor:decompressor|row_counter_r[8]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.128     ; 7.216      ;
; 5.173 ; Decompressor:decompressor|col_counter_r[5]                                                                                            ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 7.186      ;
; 5.188 ; Decompressor:decompressor|col_counter_r[2]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.134     ; 7.176      ;
; 5.188 ; Decompressor:decompressor|row_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.127     ; 7.183      ;
; 5.203 ; Decompressor:decompressor|col_counter_r[7]                                                                                            ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 7.155      ;
; 5.207 ; Decompressor:decompressor|col_counter_r[8]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.134     ; 7.157      ;
; 5.213 ; Decompressor:decompressor|col_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.134     ; 7.151      ;
; 5.213 ; Decompressor:decompressor|col_counter_r[4]                                                                                            ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.134     ; 7.151      ;
; 5.219 ; Decompressor:decompressor|row_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.127     ; 7.152      ;
; 5.227 ; Decompressor:decompressor|col_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.142     ; 7.129      ;
; 5.231 ; Decompressor:decompressor|row_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.130     ; 7.137      ;
; 5.241 ; Decompressor:decompressor|row_counter_r[2]                                                                                            ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.126     ; 7.131      ;
; 5.245 ; Decompressor:decompressor|row_counter_r[4]                                                                                            ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.126     ; 7.127      ;
; 5.245 ; Decompressor:decompressor|row_counter_r[5]                                                                                            ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.126     ; 7.127      ;
; 5.256 ; Decompressor:decompressor|row_counter_r[2]                                                                                            ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.126     ; 7.116      ;
; 5.258 ; Decompressor:decompressor|row_counter_r[7]                                                                                            ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.120     ; 7.120      ;
; 5.260 ; Decompressor:decompressor|row_counter_r[4]                                                                                            ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.126     ; 7.112      ;
; 5.260 ; Decompressor:decompressor|row_counter_r[5]                                                                                            ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.126     ; 7.112      ;
; 5.260 ; Decompressor:decompressor|col_counter_r[5]                                                                                            ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.133     ; 7.105      ;
; 5.278 ; Decompressor:decompressor|col_counter_r[8]                                                                                            ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 7.080      ;
; 5.283 ; Decompressor:decompressor|col_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.143     ; 7.072      ;
; 5.283 ; Decompressor:decompressor|col_counter_r[4]                                                                                            ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.143     ; 7.072      ;
; 5.287 ; Decompressor:decompressor|row_counter_r[8]                                                                                            ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.120     ; 7.091      ;
; 5.330 ; Decompressor:decompressor|col_counter_r[5]                                                                                            ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.142     ; 7.026      ;
; 5.336 ; Decompressor:decompressor|row_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_B[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.131     ; 7.031      ;
; 5.342 ; Decompressor:decompressor|row_counter_r[5]                                                                                            ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.126     ; 7.030      ;
; 5.344 ; Decompressor:decompressor|row_counter_r[4]                                                                                            ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.126     ; 7.028      ;
; 5.348 ; Decompressor:decompressor|col_counter_r[7]                                                                                            ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 7.010      ;
; 5.365 ; Decompressor:decompressor|col_counter_r[4]                                                                                            ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 6.993      ;
; 5.365 ; Decompressor:decompressor|col_counter_r[1]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.134     ; 6.999      ;
; 5.366 ; Decompressor:decompressor|row_counter_r[2]                                                                                            ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.126     ; 7.006      ;
; 5.371 ; Decompressor:decompressor|col_counter_r[2]                                                                                            ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 6.987      ;
; 5.372 ; Decompressor:decompressor|col_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 6.986      ;
; 5.385 ; Decompressor:decompressor|col_counter_r[5]                                                                                            ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.974      ;
; 5.389 ; Decompressor:decompressor|row_counter_r[9]                                                                                            ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.127     ; 6.982      ;
; 5.404 ; Decompressor:decompressor|row_counter_r[9]                                                                                            ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.127     ; 6.967      ;
; 5.420 ; Decompressor:decompressor|row_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.130     ; 6.948      ;
; 5.423 ; Decompressor:decompressor|col_counter_r[8]                                                                                            ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 6.935      ;
; 5.427 ; Decompressor:decompressor|col_counter_r[4]                                                                                            ; VGA_Controller:u1|oVGA_R[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.150     ; 6.921      ;
; 5.427 ; Decompressor:decompressor|row_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_B[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.131     ; 6.940      ;
; 5.433 ; Decompressor:decompressor|row_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.127     ; 6.938      ;
; 5.434 ; Decompressor:decompressor|col_counter_r[3]                                                                                            ; VGA_Controller:u1|oVGA_R[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.150     ; 6.914      ;
; 5.435 ; Decompressor:decompressor|col_counter_r[7]                                                                                            ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.134     ; 6.929      ;
; 5.436 ; Decompressor:decompressor|col_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.134     ; 6.928      ;
; 5.445 ; Decompressor:decompressor|col_counter_r[9]                                                                                            ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.134     ; 6.919      ;
; 5.445 ; Decompressor:decompressor|col_counter_r[1]                                                                                            ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 6.913      ;
; 5.447 ; Decompressor:decompressor|col_counter_r[5]                                                                                            ; VGA_Controller:u1|oVGA_R[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.149     ; 6.902      ;
; 5.461 ; Decompressor:decompressor|col_counter_r[2]                                                                                            ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 6.897      ;
; 5.471 ; Decompressor:decompressor|row_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_B[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.131     ; 6.896      ;
; 5.494 ; Decompressor:decompressor|row_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_G[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.129     ; 6.875      ;
; 5.496 ; Decompressor:decompressor|row_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_R[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.137     ; 6.865      ;
; 5.505 ; Decompressor:decompressor|col_counter_r[7]                                                                                            ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.143     ; 6.850      ;
; 5.506 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.015      ; 7.007      ;
; 5.507 ; Decompressor:decompressor|row_counter_r[9]                                                                                            ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.127     ; 6.864      ;
; 5.507 ; Decompressor:decompressor|col_counter_r[9]                                                                                            ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 6.851      ;
; 5.510 ; Decompressor:decompressor|col_counter_r[8]                                                                                            ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.134     ; 6.854      ;
; 5.515 ; Decompressor:decompressor|row_counter_r[6]                                                                                            ; VGA_Controller:u1|oVGA_B[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.121     ; 6.862      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.277 ; Sdram_Control:u7|mDATAOUT[23]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 0.937      ;
; 0.278 ; Sdram_Control:u7|mDATAOUT[11]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a8~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 0.939      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 1.039      ;
; 0.361 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.018      ;
; 0.365 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[6]                                                                     ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.025      ;
; 0.372 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[0]                                                                     ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.032      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.042      ;
; 0.385 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[1]                                                                     ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.045      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.051      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.062      ;
; 0.402 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Write                                                                                                                                                               ; Sdram_Control:u7|Write                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.059      ;
; 0.403 ; Sdram_Control:u7|mADDR[6]                                                                                                                                                            ; Sdram_Control:u7|mADDR[6]                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.060      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a0                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a0                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.406 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.063      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|Read                                                                                                                                                                ; Sdram_Control:u7|Read                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|mDATAOUT[17]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.067      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.695      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.698      ;
; 0.417 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.074      ;
; 0.423 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.688      ;
; 0.426 ; Sdram_Control:u7|mDATAOUT[17]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.088      ;
; 0.427 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                           ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.694      ;
; 0.429 ; Sdram_Control:u7|mADDR[19]                                                                                                                                                           ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.286 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[5]                                                                                                                                                                                           ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 0.950      ;
; 0.298 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[4]                                                                                                                                                                                           ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 0.962      ;
; 0.313 ; Compressor:compressor|decomp_new_r[15]                                                                                                                                                                                                                                                                      ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 0.983      ;
; 0.316 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[1]                                                                                                                                                                                           ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.443      ; 0.981      ;
; 0.333 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[0]                                                                                                                                                                                           ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.443      ; 0.998      ;
; 0.351 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]                                                                                                                                                                                                                    ; RAM_Controller:ram_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.439      ; 1.012      ;
; 0.353 ; Compressor:compressor|decomp_new_r[9]                                                                                                                                                                                                                                                                       ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.447      ; 1.022      ;
; 0.356 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                                                                                                                                                                                     ; RAM_Controller:ram_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.441      ; 1.019      ;
; 0.358 ; Compressor:compressor|decomp_new_r[10]                                                                                                                                                                                                                                                                      ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.028      ;
; 0.360 ; Compressor:compressor|decomp_new_r[1]                                                                                                                                                                                                                                                                       ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.445      ; 1.027      ;
; 0.362 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                                                                                                                                                                                     ; RAM_Controller:ram_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.443      ; 1.027      ;
; 0.366 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|cntr_bpf:cntr1|counter_reg_bit[2]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.443      ; 1.031      ;
; 0.366 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|cntr_bpf:cntr1|counter_reg_bit[2]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.444      ; 1.032      ;
; 0.367 ; Compressor:compressor|decomp_new_r[12]                                                                                                                                                                                                                                                                      ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.037      ;
; 0.367 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.445      ; 1.034      ;
; 0.367 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.446      ; 1.035      ;
; 0.369 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|cntr_bpf:cntr1|counter_reg_bit[1]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.443      ; 1.034      ;
; 0.369 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|cntr_bpf:cntr1|counter_reg_bit[1]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.444      ; 1.035      ;
; 0.370 ; Compressor:compressor|decomp_new_r[8]                                                                                                                                                                                                                                                                       ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.447      ; 1.039      ;
; 0.371 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.027      ;
; 0.371 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.435      ; 1.028      ;
; 0.373 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|cntr_bpf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.443      ; 1.038      ;
; 0.373 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|cntr_bpf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.444      ; 1.039      ;
; 0.373 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[2] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_92b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.453      ; 1.048      ;
; 0.373 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[2] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_92b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.454      ; 1.049      ;
; 0.375 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[6]                                                                                                                                                                                           ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 1.039      ;
; 0.378 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|cntr_oqf:cntr1|counter_reg_bit[1]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.034      ;
; 0.378 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|cntr_oqf:cntr1|counter_reg_bit[1]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.435      ; 1.035      ;
; 0.380 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.435      ; 1.037      ;
; 0.380 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[2] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.445      ; 1.047      ;
; 0.380 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[2] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.446      ; 1.048      ;
; 0.383 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.451      ; 1.056      ;
; 0.383 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.452      ; 1.057      ;
; 0.383 ; Compressor:compressor|decomp_new_r[13]                                                                                                                                                                                                                                                                      ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.053      ;
; 0.383 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[3] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.445      ; 1.050      ;
; 0.383 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[3] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.446      ; 1.051      ;
; 0.385 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][1]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][1]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][3]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][3]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][11]                                                                                                                                                                                                                                          ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][11]                                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Compressor:compressor|decomp_new_r[2]                                                                                                                                                                                                                                                                       ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.445      ; 1.052      ;
; 0.386 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][4]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][4]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[2]                                                                                                                                                                                           ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 1.050      ;
; 0.387 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][5]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][5]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][4]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][4]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][0]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][0]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.096      ; 0.669      ;
; 0.388 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][0]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][0]                                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.044      ;
; 0.388 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.435      ; 1.045      ;
; 0.388 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.058      ;
; 0.388 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.449      ; 1.059      ;
; 0.389 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][0]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][0]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][3]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][3]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][2]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][2]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 0.669      ;
; 0.391 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.451      ; 1.064      ;
; 0.391 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.452      ; 1.065      ;
; 0.394 ; Compressor:compressor|decomp_new_r[14]                                                                                                                                                                                                                                                                      ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.064      ;
; 0.396 ; Compressor:compressor|decomp_new_r[19]                                                                                                                                                                                                                                                                      ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.428      ; 1.046      ;
; 0.396 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.052      ;
; 0.396 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.435      ; 1.053      ;
; 0.396 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[1] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.445      ; 1.063      ;
; 0.396 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[1] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.446      ; 1.064      ;
; 0.397 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.067      ;
; 0.397 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.449      ; 1.068      ;
; 0.399 ; Compressor:compressor|decomp_new_r[0]                                                                                                                                                                                                                                                                       ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.445      ; 1.066      ;
; 0.400 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_52b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.445      ; 1.067      ;
; 0.400 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_52b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.446      ; 1.068      ;
; 0.401 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.057      ;
; 0.401 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.435      ; 1.058      ;
; 0.402 ; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                                                                                                                                                                        ; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                                                                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                                                                                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                                                                                                                                ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                                                                                                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                                                                                                                                ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r                                                                                                                                                                                                                       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_4                                                                                                                                                                                                                                                                                       ; Reset_Delay:u2|oRST_4                                                                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_3                                                                                                                                                                                                                                                                                       ; Reset_Delay:u2|oRST_3                                                                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                       ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                                                                                                                                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                                                                                                                                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                                                                                                                                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[1]                                                                                                                                                                                                                     ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[1]                                                                                                                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[0]                                                                                                                                                                                                                     ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[0]                                                                                                                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[2]                                                                                                                                                                                                                     ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[2]                                                                                                                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[7]                                                                                                                                                                                                                     ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[7]                                                                                                                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][0]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][0]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][2]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][2]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][12]                                                                                                                                                                                                                                          ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][12]                                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][10]                                                                                                                                                                                                                                          ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][10]                                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][9]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][9]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][8]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][8]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][7]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][7]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][6]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][6]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][5]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][5]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][12]                                                                                                                                                                                                                                          ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][12]                                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][11]                                                                                                                                                                                                                                          ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][11]                                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][10]                                                                                                                                                                                                                                          ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][10]                                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][9]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][9]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][8]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][8]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][7]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][7]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.371 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.435      ; 1.028      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[16]                                                                                                        ; Decompressor:decompressor|decomp_new_r[16]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[17]                                                                                                        ; Decompressor:decompressor|decomp_new_r[17]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[18]                                                                                                        ; Decompressor:decompressor|decomp_new_r[18]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[19]                                                                                                        ; Decompressor:decompressor|decomp_new_r[19]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[20]                                                                                                        ; Decompressor:decompressor|decomp_new_r[20]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[21]                                                                                                        ; Decompressor:decompressor|decomp_new_r[21]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[22]                                                                                                        ; Decompressor:decompressor|decomp_new_r[22]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[8]                                                                                                         ; Decompressor:decompressor|decomp_new_r[8]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[12]                                                                                                        ; Decompressor:decompressor|decomp_new_r[12]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[13]                                                                                                        ; Decompressor:decompressor|decomp_new_r[13]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[14]                                                                                                        ; Decompressor:decompressor|decomp_new_r[14]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[15]                                                                                                        ; Decompressor:decompressor|decomp_new_r[15]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[1]                                                                                                         ; Decompressor:decompressor|decomp_new_r[1]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[2]                                                                                                         ; Decompressor:decompressor|decomp_new_r[2]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[3]                                                                                                         ; Decompressor:decompressor|decomp_new_r[3]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[4]                                                                                                         ; Decompressor:decompressor|decomp_new_r[4]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[5]                                                                                                         ; Decompressor:decompressor|decomp_new_r[5]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[6]                                                                                                         ; Decompressor:decompressor|decomp_new_r[6]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|decomp_new_r[7]                                                                                                         ; Decompressor:decompressor|decomp_new_r[7]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.435      ; 1.043      ;
; 0.386 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.436      ; 1.044      ;
; 0.387 ; Decompressor:decompressor|decomp_new_r[23]                                                                                                        ; Decompressor:decompressor|decomp_new_r[23]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor|decomp_new_r[9]                                                                                                         ; Decompressor:decompressor|decomp_new_r[9]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor|decomp_new_r[10]                                                                                                        ; Decompressor:decompressor|decomp_new_r[10]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor|decomp_new_r[11]                                                                                                        ; Decompressor:decompressor|decomp_new_r[11]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor|decomp_new_r[0]                                                                                                         ; Decompressor:decompressor|decomp_new_r[0]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.669      ;
; 0.388 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                     ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.435      ; 1.065      ;
; 0.408 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.436      ; 1.066      ;
; 0.421 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.447      ; 1.090      ;
; 0.421 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.448      ; 1.091      ;
; 0.421 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.686      ;
; 0.423 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.436      ; 1.081      ;
; 0.436 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.444      ; 1.102      ;
; 0.437 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.430      ; 1.089      ;
; 0.437 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.431      ; 1.090      ;
; 0.437 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.443      ; 1.102      ;
; 0.438 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.448      ; 1.108      ;
; 0.439 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 1.033      ;
; 0.444 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.443      ; 1.109      ;
; 0.444 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.444      ; 1.110      ;
; 0.444 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.709      ;
; 0.451 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 1.045      ;
; 0.463 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 1.057      ;
; 0.480 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 1.074      ;
; 0.480 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 1.074      ;
; 0.502 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 1.096      ;
; 0.545 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.810      ;
; 0.589 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.854      ;
; 0.607 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.872      ;
; 0.615 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.881      ;
; 0.619 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.901      ;
; 0.619 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.901      ;
; 0.620 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.902      ;
; 0.620 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.902      ;
; 0.620 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.902      ;
; 0.621 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.903      ;
; 0.623 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.905      ;
; 0.624 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.906      ;
; 0.625 ; Decompressor:decompressor|row_counter_r[5]                                                                                                        ; Decompressor:decompressor|row_counter_r[5]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.908      ;
; 0.627 ; VGA_Controller:u1|V_Cont[7]                                                                                                                       ; VGA_Controller:u1|V_Cont[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.910      ;
; 0.627 ; VGA_Controller:u1|V_Cont[8]                                                                                                                       ; VGA_Controller:u1|V_Cont[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.910      ;
; 0.631 ; Decompressor:decompressor|row_counter_r[8]                                                                                                        ; Decompressor:decompressor|row_counter_r[8]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.914      ;
; 0.633 ; VGA_Controller:u1|V_Cont[11]                                                                                                                      ; VGA_Controller:u1|V_Cont[11]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.916      ;
; 0.634 ; VGA_Controller:u1|V_Cont[10]                                                                                                                      ; VGA_Controller:u1|V_Cont[10]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.917      ;
; 0.634 ; VGA_Controller:u1|V_Cont[12]                                                                                                                      ; VGA_Controller:u1|V_Cont[12]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.917      ;
; 0.635 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.901      ;
; 0.636 ; VGA_Controller:u1|H_Cont[11]                                                                                                                      ; VGA_Controller:u1|H_Cont[11]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.918      ;
; 0.638 ; Decompressor:decompressor|col_counter_r[4]                                                                                                        ; Decompressor:decompressor|col_counter_r[4]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.922      ;
; 0.639 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                     ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 0.920      ;
; 0.639 ; VGA_Controller:u1|V_Cont[3]                                                                                                                       ; VGA_Controller:u1|V_Cont[3]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.922      ;
; 0.640 ; Decompressor:decompressor|col_counter_r[1]                                                                                                        ; Decompressor:decompressor|col_counter_r[1]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; VGA_Controller:u1|H_Cont[3]                                                                                                                       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.922      ;
; 0.640 ; VGA_Controller:u1|H_Cont[5]                                                                                                                       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.922      ;
; 0.641 ; VGA_Controller:u1|V_Cont[1]                                                                                                                       ; VGA_Controller:u1|V_Cont[1]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; VGA_Controller:u1|V_Cont[2]                                                                                                                       ; VGA_Controller:u1|V_Cont[2]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; VGA_Controller:u1|H_Cont[10]                                                                                                                      ; VGA_Controller:u1|H_Cont[10]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.923      ;
; 0.642 ; VGA_Controller:u1|V_Cont[9]                                                                                                                       ; VGA_Controller:u1|V_Cont[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.925      ;
; 0.642 ; VGA_Controller:u1|H_Cont[12]                                                                                                                      ; VGA_Controller:u1|H_Cont[12]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.924      ;
; 0.643 ; VGA_Controller:u1|H_Cont[6]                                                                                                                       ; VGA_Controller:u1|H_Cont[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.925      ;
; 0.643 ; VGA_Controller:u1|H_Cont[7]                                                                                                                       ; VGA_Controller:u1|H_Cont[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.925      ;
; 0.643 ; VGA_Controller:u1|H_Cont[9]                                                                                                                       ; VGA_Controller:u1|H_Cont[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.925      ;
; 0.645 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.927      ;
; 0.645 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; VGA_Controller:u1|V_Cont[6]                                                                                                                       ; VGA_Controller:u1|V_Cont[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; VGA_Controller:u1|V_Cont[4]                                                                                                                       ; VGA_Controller:u1|V_Cont[4]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.928      ;
; 0.647 ; VGA_Controller:u1|H_Cont[8]                                                                                                                       ; VGA_Controller:u1|H_Cont[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.929      ;
; 0.648 ; Decompressor:decompressor|col_counter_r[7]                                                                                                        ; Decompressor:decompressor|col_counter_r[7]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.932      ;
; 0.648 ; VGA_Controller:u1|H_Cont[1]                                                                                                                       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.930      ;
; 0.650 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.916      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                          ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -4.265 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -3.263     ; 3.450      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.845     ; 3.455      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.845     ; 3.455      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.845     ; 3.455      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.845     ; 3.455      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.845     ; 3.455      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.845     ; 3.455      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.845     ; 3.455      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.845     ; 3.455      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.845     ; 3.455      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.845     ; 3.455      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.845     ; 3.455      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.845     ; 3.455      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.845     ; 3.455      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.850     ; 3.450      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.850     ; 3.450      ;
; -3.852 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.850     ; 3.450      ;
; -3.844 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.836     ; 3.456      ;
; -3.844 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.836     ; 3.456      ;
; -3.844 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.836     ; 3.456      ;
; -3.844 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.836     ; 3.456      ;
; -3.844 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.836     ; 3.456      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.830     ; 3.461      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.830     ; 3.461      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.828     ; 3.463      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.828     ; 3.463      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.828     ; 3.463      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.828     ; 3.463      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.820     ; 3.471      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.820     ; 3.471      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.828     ; 3.463      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.820     ; 3.471      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.820     ; 3.471      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.820     ; 3.471      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.830     ; 3.461      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.830     ; 3.461      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.830     ; 3.461      ;
; -3.843 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.829     ; 3.462      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.838     ; 3.452      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.838     ; 3.452      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.838     ; 3.452      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.838     ; 3.452      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.838     ; 3.452      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.838     ; 3.452      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.838     ; 3.452      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.838     ; 3.452      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.838     ; 3.452      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.838     ; 3.452      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.838     ; 3.452      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.838     ; 3.452      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.838     ; 3.452      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.826     ; 3.464      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.826     ; 3.464      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.826     ; 3.464      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.826     ; 3.464      ;
; -3.842 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.826     ; 3.464      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -2.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.938     ; 3.972      ;
; -1.929 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.932     ; 3.985      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.229     ; 3.512      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.229     ; 3.512      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.229     ; 3.512      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.229     ; 3.512      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.229     ; 3.512      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.229     ; 3.512      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.229     ; 3.512      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.229     ; 3.512      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.229     ; 3.512      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.229     ; 3.512      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.229     ; 3.512      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.229     ; 3.512      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.228     ; 3.513      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.228     ; 3.513      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.228     ; 3.513      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.231     ; 3.510      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.228     ; 3.513      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.231     ; 3.510      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.228     ; 3.513      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.229     ; 3.512      ;
; -1.793 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -3.228     ; 3.513      ;
; -1.408 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.845     ; 3.511      ;
; -1.378 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.808     ; 3.518      ;
; -1.378 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.808     ; 3.518      ;
; -1.378 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.808     ; 3.518      ;
; -1.378 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.808     ; 3.518      ;
; -1.378 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.808     ; 3.518      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                              ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.673 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.897     ; 5.302      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.901     ; 5.297      ;
; 1.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.891     ; 5.321      ;
; 1.778 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.895     ; 5.315      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.166     ; 4.864      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.166     ; 4.864      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.166     ; 4.864      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.166     ; 4.864      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.166     ; 4.864      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.166     ; 4.864      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.166     ; 4.864      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.166     ; 4.864      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.166     ; 4.864      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.166     ; 4.864      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.159     ; 4.871      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.159     ; 4.871      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.159     ; 4.871      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.166     ; 4.864      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.159     ; 4.871      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.165     ; 4.865      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.165     ; 4.865      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.165     ; 4.865      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.159     ; 4.871      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.165     ; 4.865      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.166     ; 4.864      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.165     ; 4.865      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.166     ; 4.864      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.165     ; 4.865      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.159     ; 4.871      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.165     ; 4.865      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.165     ; 4.865      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.165     ; 4.865      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.165     ; 4.865      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.165     ; 4.865      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.165     ; 4.865      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.165     ; 4.865      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.158     ; 4.872      ;
; 1.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -3.157     ; 4.873      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 10.052 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.822      ;
; 11.385 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.587      ; 9.200      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.631 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.276      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.642 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.265      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.683 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.230      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.748 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 6.159      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.844 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.069      ;
; 13.848 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.065      ;
; 13.848 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.065      ;
; 13.848 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 6.065      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.014 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.280      ;
; 1.014 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.280      ;
; 1.014 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.280      ;
; 1.408 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 1.998      ;
; 1.408 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 1.998      ;
; 1.408 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 1.998      ;
; 1.408 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 1.998      ;
; 1.408 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 1.998      ;
; 1.408 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 1.998      ;
; 1.408 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 1.998      ;
; 1.408 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 1.998      ;
; 1.408 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 1.998      ;
; 1.408 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 1.998      ;
; 1.408 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 1.998      ;
; 1.408 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 1.998      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a1                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a2                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a3                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a4                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a5                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a6                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a7                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a8                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a9                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a10                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a11                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a12                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a13                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a14                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a15                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a16                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.411 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a17                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.404      ; 2.001      ;
; 1.413 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.405      ; 2.004      ;
; 1.413 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.405      ; 2.004      ;
; 1.413 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.405      ; 2.004      ;
; 1.413 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.405      ; 2.004      ;
; 1.413 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.405      ; 2.004      ;
; 1.413 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.405      ; 2.004      ;
; 1.413 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a6                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.405      ; 2.004      ;
; 1.413 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a7                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.405      ; 2.004      ;
; 1.413 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a8                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.405      ; 2.004      ;
; 1.420 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.410      ; 2.016      ;
; 1.420 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a1  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.410      ; 2.016      ;
; 1.420 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a2  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.410      ; 2.016      ;
; 1.420 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a3  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.410      ; 2.016      ;
; 1.420 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a4  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.410      ; 2.016      ;
; 1.420 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a5  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.410      ; 2.016      ;
; 1.420 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a6  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.410      ; 2.016      ;
; 1.420 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a7  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.410      ; 2.016      ;
; 1.420 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a8  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.410      ; 2.016      ;
; 1.420 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a9  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.410      ; 2.016      ;
; 1.420 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a10 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.410      ; 2.016      ;
; 1.420 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a11 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.410      ; 2.016      ;
; 1.425 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.686      ;
; 1.425 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.686      ;
; 1.425 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.686      ;
; 1.425 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.686      ;
; 1.425 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.686      ;
; 1.425 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.686      ;
; 1.425 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.686      ;
; 1.425 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.686      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a1                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a2                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a3                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a4                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a5                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a6                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a7                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a8                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a9                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a10                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a11                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a12                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a13                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a14                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a15                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a16                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.429 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a17                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.407      ; 2.022      ;
; 1.441 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.400      ; 2.027      ;
; 1.441 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.400      ; 2.027      ;
; 1.441 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.400      ; 2.027      ;
; 1.441 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.400      ; 2.027      ;
; 1.441 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.400      ; 2.027      ;
; 1.441 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.400      ; 2.027      ;
; 1.454 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.715      ;
; 1.454 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.715      ;
; 1.454 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.715      ;
; 1.479 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.741      ;
; 1.479 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.741      ;
; 1.479 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.741      ;
; 1.479 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.741      ;
; 1.479 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.741      ;
; 1.479 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.741      ;
; 1.479 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.741      ;
; 1.479 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.741      ;
; 1.479 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.741      ;
; 1.479 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.741      ;
; 1.479 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.741      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.393 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.025     ; 2.554      ;
; 2.393 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a1                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.025     ; 2.554      ;
; 2.393 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a2                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.025     ; 2.554      ;
; 2.393 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a3                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.025     ; 2.554      ;
; 2.393 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a4                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.025     ; 2.554      ;
; 2.393 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a5                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.025     ; 2.554      ;
; 2.393 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a6                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.025     ; 2.554      ;
; 2.393 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a7                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.025     ; 2.554      ;
; 2.393 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a14                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.025     ; 2.554      ;
; 2.701 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.017     ; 2.870      ;
; 2.701 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a17                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.017     ; 2.870      ;
; 2.701 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a18                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.017     ; 2.870      ;
; 2.701 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a19                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.017     ; 2.870      ;
; 2.701 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a20                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.017     ; 2.870      ;
; 2.701 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a21                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.017     ; 2.870      ;
; 2.730 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.013     ; 2.903      ;
; 2.730 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a9                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.013     ; 2.903      ;
; 2.730 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a10                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.013     ; 2.903      ;
; 2.730 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a11                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.013     ; 2.903      ;
; 2.730 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a12                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.013     ; 2.903      ;
; 2.730 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a13                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.013     ; 2.903      ;
; 2.730 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a15                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.013     ; 2.903      ;
; 2.730 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a22                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.013     ; 2.903      ;
; 2.730 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a23                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.013     ; 2.903      ;
; 5.160 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.175     ; 3.271      ;
; 5.165 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[0]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.170     ; 3.281      ;
; 5.165 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[1]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.170     ; 3.281      ;
; 5.165 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[2]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.170     ; 3.281      ;
; 5.165 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[3]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.170     ; 3.281      ;
; 5.165 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[4]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.170     ; 3.281      ;
; 5.165 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[6]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.170     ; 3.281      ;
; 5.165 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[7]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.170     ; 3.281      ;
; 5.165 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[8]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.170     ; 3.281      ;
; 5.165 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[9]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.170     ; 3.281      ;
; 5.167 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[5]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.171     ; 3.282      ;
; 5.169 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[0]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.184     ; 3.271      ;
; 5.169 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[1]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.184     ; 3.271      ;
; 5.169 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[2]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.184     ; 3.271      ;
; 5.169 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[9]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.183     ; 3.272      ;
; 5.169 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[6]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.183     ; 3.272      ;
; 5.169 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[4]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.184     ; 3.271      ;
; 5.169 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[3]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.183     ; 3.272      ;
; 5.169 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[5]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.184     ; 3.271      ;
; 5.169 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[7]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.184     ; 3.271      ;
; 5.169 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[8]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.184     ; 3.271      ;
; 5.192 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|req_r                                                                                                                                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.205     ; 3.273      ;
; 5.192 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[8]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.202     ; 3.276      ;
; 5.192 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[3]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.195     ; 3.283      ;
; 5.192 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[2]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.195     ; 3.283      ;
; 5.192 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[1]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.195     ; 3.283      ;
; 5.192 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[15]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.202     ; 3.276      ;
; 5.192 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[14]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.195     ; 3.283      ;
; 5.192 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[13]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.195     ; 3.283      ;
; 5.192 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[12]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.202     ; 3.276      ;
; 5.192 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[22]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.202     ; 3.276      ;
; 5.192 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[21]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.202     ; 3.276      ;
; 5.193 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[7]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.205     ; 3.274      ;
; 5.193 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[0]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.204     ; 3.275      ;
; 5.193 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[11]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.204     ; 3.275      ;
; 5.193 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[10]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.204     ; 3.275      ;
; 5.193 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[9]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.204     ; 3.275      ;
; 5.193 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[23]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.204     ; 3.275      ;
; 5.193 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[20]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.213     ; 3.266      ;
; 5.193 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[19]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.213     ; 3.266      ;
; 5.193 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[18]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.213     ; 3.266      ;
; 5.193 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[17]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.213     ; 3.266      ;
; 5.193 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[16]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.213     ; 3.266      ;
; 5.194 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[6]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.206     ; 3.274      ;
; 5.194 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[5]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.206     ; 3.274      ;
; 5.194 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[4]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.206     ; 3.274      ;
; 5.194 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.209     ; 3.271      ;
; 5.194 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.209     ; 3.271      ;
; 5.194 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.209     ; 3.271      ;
; 5.194 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.209     ; 3.271      ;
; 5.194 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.209     ; 3.271      ;
; 5.194 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.209     ; 3.271      ;
; 5.194 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.209     ; 3.271      ;
; 5.194 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.209     ; 3.271      ;
; 5.194 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.209     ; 3.271      ;
; 5.194 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.209     ; 3.271      ;
; 5.210 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.174     ; 3.322      ;
; 5.236 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.324      ;
; 5.236 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.324      ;
; 5.236 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.324      ;
; 5.236 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.324      ;
; 5.236 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.324      ;
; 5.236 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.324      ;
; 5.236 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.324      ;
; 5.236 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.324      ;
; 5.236 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.324      ;
; 5.238 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.194     ; 3.330      ;
; 5.238 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.194     ; 3.330      ;
; 5.238 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.194     ; 3.330      ;
; 5.238 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.194     ; 3.330      ;
; 5.238 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.194     ; 3.330      ;
; 5.238 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.194     ; 3.330      ;
; 5.238 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.194     ; 3.330      ;
; 5.238 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.194     ; 3.330      ;
; 5.269 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.232     ; 3.323      ;
; 5.670 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.633     ; 3.323      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.198 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.184     ; 3.300      ;
; 5.198 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.184     ; 3.300      ;
; 5.198 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.184     ; 3.300      ;
; 5.198 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.184     ; 3.300      ;
; 5.198 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.184     ; 3.300      ;
; 5.198 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.184     ; 3.300      ;
; 5.198 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.184     ; 3.300      ;
; 5.207 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.172     ; 3.321      ;
; 5.207 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.172     ; 3.321      ;
; 5.207 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.172     ; 3.321      ;
; 5.207 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.172     ; 3.321      ;
; 5.207 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.172     ; 3.321      ;
; 5.658 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_WRITE                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.659     ; 3.285      ;
; 5.658 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_RTOW                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.659     ; 3.285      ;
; 5.658 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_IDLE                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.659     ; 3.285      ;
; 5.658 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_READ                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.659     ; 3.285      ;
; 5.660 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.641     ; 3.305      ;
; 5.660 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.641     ; 3.305      ;
; 5.660 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.641     ; 3.305      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.649     ; 3.298      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.649     ; 3.298      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.649     ; 3.298      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.649     ; 3.298      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.654     ; 3.293      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.647     ; 3.300      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.647     ; 3.300      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.647     ; 3.300      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.647     ; 3.300      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.647     ; 3.300      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.653     ; 3.294      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.653     ; 3.294      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.654     ; 3.293      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.654     ; 3.293      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.647     ; 3.300      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.654     ; 3.293      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.654     ; 3.293      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.647     ; 3.300      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.654     ; 3.293      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.654     ; 3.293      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.654     ; 3.293      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.654     ; 3.293      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.654     ; 3.293      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.654     ; 3.293      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.654     ; 3.293      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.647     ; 3.300      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.653     ; 3.294      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[1]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.648     ; 3.299      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.654     ; 3.293      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.653     ; 3.294      ;
; 5.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.654     ; 3.293      ;
; 5.662 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.642     ; 3.306      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[6]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.609     ; 3.343      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[7]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.609     ; 3.343      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[8]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.609     ; 3.343      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[11]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.608     ; 3.344      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[4]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.609     ; 3.343      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[3]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.609     ; 3.343      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[1]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.609     ; 3.343      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[2]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.608     ; 3.344      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[0]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.608     ; 3.344      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[5]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.608     ; 3.344      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|change_r                                                                                                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.608     ; 3.344      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[1]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.345      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[2]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.345      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[3]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.345      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[4]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.345      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[5]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.345      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[6]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.345      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[7]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.345      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[8]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.345      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[9]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.345      ;
; 5.666 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[0]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.345      ;
; 5.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[12]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.346      ;
; 5.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[14]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.346      ;
; 5.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[17]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.346      ;
; 5.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[18]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.346      ;
; 5.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[19]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.607     ; 3.346      ;
; 5.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[10]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.606     ; 3.347      ;
; 5.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[11]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.606     ; 3.347      ;
; 5.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[12]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.606     ; 3.347      ;
; 5.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[13]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.606     ; 3.347      ;
; 5.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[14]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.606     ; 3.347      ;
; 5.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[15]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.606     ; 3.347      ;
; 5.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[17]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.606     ; 3.347      ;
; 5.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[18]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.606     ; 3.347      ;
; 5.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[19]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.606     ; 3.347      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[0]                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[1]                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[2]                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[3]                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[4]                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[0]                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[1]                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[2]                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[3]                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[4]                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[5]                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[6]                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[7]                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[8]                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[5]                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[6]                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[7]                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[8]                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[4]                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|mDATAOUT[24]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|mDATAOUT[8]                                                                                                                                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[0]                                                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[1]                                                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[2]                                                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[3]                                                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[5]                                                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[6]                                                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[7]                                                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[8]                                                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                            ;
+-------+--------------+----------------+-----------------+-----------+------------+--------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+--------------------------------------------------------------------------------+
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[18] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[19] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[20] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[21] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[22] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[23] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[24] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[25] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[26] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[27] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[28] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[29] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[30] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[31] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[32] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[33] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[34] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[35] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[18] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[19] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[20] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[21] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[22] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[23] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[24] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[25] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[26] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[27] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[28] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[29] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[30] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[31] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[32] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[33] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[34] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[35] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[18] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[19] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[20] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[21] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[22] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[23] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[24] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[25] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[26] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[27] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[28] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[29] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[30] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[31] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[32] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[33] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[34] ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[35] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[0]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[10] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[11] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[12] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[13] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[14] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[15] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[16] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[17] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[1]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[2]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[3]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[4]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[5]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[6]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[7]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[8]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[9]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[0]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[10] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[11] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[12] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[13] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[14] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[15] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[16] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[17] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[1]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[2]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[3]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[4]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[5]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[6]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[7]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[8]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[9]  ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[18] ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[19] ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[20] ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[21] ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[22] ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[23] ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[24] ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[25] ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[26] ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[27] ;
+-------+--------------+----------------+-----------------+-----------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.188 ; 12.408       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[13]                                                                                                                      ;
; 12.188 ; 12.408       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[14]                                                                                                                      ;
; 12.188 ; 12.408       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[1]                                                                                                                       ;
; 12.188 ; 12.408       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[2]                                                                                                                       ;
; 12.188 ; 12.408       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[3]                                                                                                                       ;
; 12.188 ; 12.408       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[7]                                                                                                                       ;
; 12.188 ; 12.408       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|req_r                                                                                                                                 ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                                          ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                          ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                          ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                          ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                          ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                                          ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                          ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                          ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                          ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                          ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[0]                                                                                                                       ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[10]                                                                                                                      ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[11]                                                                                                                      ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[12]                                                                                                                      ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[15]                                                                                                                      ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[16]                                                                                                                      ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[17]                                                                                                                      ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[18]                                                                                                                      ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[19]                                                                                                                      ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[20]                                                                                                                      ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[21]                                                                                                                      ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[22]                                                                                                                      ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[23]                                                                                                                      ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[4]                                                                                                                       ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[5]                                                                                                                       ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[6]                                                                                                                       ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[8]                                                                                                                       ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[9]                                                                                                                       ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[5]                                                                                                                      ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[3]                                                                                                                      ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[6]                                                                                                                      ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[9]                                                                                                                      ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[0]                                                                                                                      ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[1]                                                                                                                      ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[2]                                                                                                                      ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[4]                                                                                                                      ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[5]                                                                                                                      ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[7]                                                                                                                      ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[8]                                                                                                                      ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                      ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                          ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[5]                                          ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                          ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                          ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[9]                                          ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                          ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                                          ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[2]                                          ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                                          ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                          ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[0]                                                                                                                      ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[1]                                                                                                                      ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[2]                                                                                                                      ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[3]                                                                                                                      ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[4]                                                                                                                      ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[6]                                                                                                                      ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[7]                                                                                                                      ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[8]                                                                                                                      ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[9]                                                                                                                      ;
; 12.208 ; 12.428       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ;
; 12.208 ; 12.428       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ;
; 12.208 ; 12.428       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                 ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.769 ; 5.274 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.769 ; 5.274 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.770 ; 4.283 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.770 ; 4.283 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.350 ; 5.742 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.820 ; 4.241 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.428 ; 4.819 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.201 ; 4.602 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.569 ; 4.977 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.322 ; 4.716 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.413 ; 4.821 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.465 ; 4.862 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.830 ; 4.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.442 ; 4.835 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.506 ; 4.920 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.875 ; 4.294 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.829 ; 5.268 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.831 ; 4.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.481 ; 4.885 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.481 ; 4.876 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.874 ; 5.306 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.905 ; 5.346 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.957 ; 5.369 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.013 ; 5.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.784 ; 5.211 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.350 ; 5.742 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.646 ; 5.063 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.725 ; 5.144 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.142 ; 4.560 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.125 ; 4.543 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.359 ; 4.755 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.460 ; 4.864 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.594 ; 5.015 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.781 ; 4.201 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.455 ; 4.847 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; KEY[*]       ; CLOCK2_50  ; 8.708 ; 9.430 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]      ; CLOCK2_50  ; 8.708 ; 9.430 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.675 ; 5.225 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.515 ; 4.989 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 4.675 ; 5.225 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.262 ; 4.757 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.613 ; 5.111 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.497 ; 4.983 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.307 ; 4.806 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.380 ; 4.890 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.536 ; 5.029 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.361 ; 4.775 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.983 ; 4.412 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.662 ; 5.122 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.361 ; 4.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 4.639 ; 5.070 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 4.665 ; 5.191 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.487 ; 4.958 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 4.599 ; 5.136 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.094 ; -1.508 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.094 ; -1.508 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.393 ; -1.799 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.393 ; -1.799 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.989 ; -3.387 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -3.030 ; -3.428 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -3.612 ; -3.981 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -3.376 ; -3.765 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.763 ; -4.158 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.509 ; -3.881 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.599 ; -3.985 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.648 ; -4.023 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.037 ; -3.433 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.626 ; -3.998 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.686 ; -4.078 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -3.082 ; -3.478 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -4.011 ; -4.437 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.039 ; -3.437 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -3.665 ; -4.047 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.665 ; -4.039 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -4.054 ; -4.473 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -4.084 ; -4.511 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -4.119 ; -4.509 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -4.173 ; -4.561 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.952 ; -4.357 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -4.495 ; -4.866 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.820 ; -4.215 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.896 ; -4.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.335 ; -3.731 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -3.319 ; -3.714 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -3.545 ; -3.920 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.643 ; -4.025 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -3.786 ; -4.193 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.989 ; -3.387 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.653 ; -4.033 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; KEY[*]       ; CLOCK2_50  ; -6.020 ; -6.634 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]      ; CLOCK2_50  ; -6.020 ; -6.634 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -3.193 ; -3.608 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -3.699 ; -4.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -3.851 ; -4.388 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -3.455 ; -3.940 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -3.792 ; -4.279 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -3.680 ; -4.156 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -3.498 ; -3.986 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -3.568 ; -4.067 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -3.718 ; -4.200 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -3.556 ; -3.957 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -3.193 ; -3.608 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -3.846 ; -4.290 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -3.556 ; -4.008 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -3.823 ; -4.239 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -3.842 ; -4.356 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -3.671 ; -4.132 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -3.779 ; -4.303 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 11.996 ; 12.163 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 10.850 ; 10.620 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.693  ; 5.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.284  ; 4.210  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.287  ; 5.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.893  ; 4.852  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.842  ; 4.742  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.600  ; 4.528  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.979  ; 4.912  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.270  ; 5.221  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.931  ; 4.893  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.923  ; 4.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.748  ; 4.718  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.182  ; 4.111  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.693  ; 5.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.851  ; 4.784  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.851  ; 4.784  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.352  ; 4.263  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.333  ; 5.231  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.357  ; 5.311  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ; 2.821  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.790  ; 3.731  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 10.012 ; 9.970  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.137  ; 7.026  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.930  ; 6.816  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 7.503  ; 7.395  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.817  ; 6.685  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.811  ; 6.695  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.971  ; 6.854  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.984  ; 6.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.470  ; 7.348  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.877  ; 6.711  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.632  ; 6.517  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.959  ; 6.844  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.718  ; 6.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 7.489  ; 7.352  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.269  ; 6.120  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.831  ; 6.727  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.840  ; 6.701  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.433  ; 8.263  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.178  ; 8.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.745  ; 7.616  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 9.021  ; 8.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 8.689  ; 8.548  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 10.012 ; 9.970  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 8.356  ; 8.211  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.397  ; 8.304  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.807  ; 6.666  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 8.030  ; 7.950  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.135  ; 7.025  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.575  ; 7.538  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.278  ; 7.131  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.095  ; 6.924  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.506  ; 7.391  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 7.429  ; 7.290  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.538  ; 5.431  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.229  ; 4.134  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.943  ; 4.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.538  ; 5.431  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.024  ; 4.903  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.701  ; 4.611  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.242  ; 5.151  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 10.236 ; 9.773  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 7.332  ; 7.215  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 6.906  ; 6.758  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 7.631  ; 7.531  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 7.432  ; 7.281  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 7.181  ; 7.049  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 7.225  ; 7.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 7.155  ; 7.028  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 6.567  ; 6.402  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 7.189  ; 7.088  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 10.197 ; 9.759  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 7.588  ; 7.427  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 8.373  ; 8.221  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 9.475  ; 9.042  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 7.881  ; 7.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 8.325  ; 8.195  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 10.236 ; 9.773  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 8.701  ; 8.515  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 7.274  ; 7.090  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 7.422  ; 7.262  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 9.854  ; 9.453  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_CE_N      ; CLOCK2_50  ; 7.464  ; 7.624  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 6.046  ; 5.985  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 6.023  ; 5.881  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 5.889  ; 5.731  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 5.297  ; 5.170  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 5.564  ; 5.416  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 5.548  ; 5.415  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 5.615  ; 5.457  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 5.519  ; 5.353  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 5.558  ; 5.385  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 5.622  ; 5.449  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 6.046  ; 5.985  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 5.423  ; 5.248  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 5.252  ; 5.096  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 5.483  ; 5.325  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 5.434  ; 5.279  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 5.211  ; 5.067  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 5.659  ; 5.485  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK2_50  ; 5.588  ; 5.407  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; 2.665  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 6.391  ; 6.244  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.866  ; 5.750  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.904  ; 5.800  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.878  ; 4.758  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.330  ; 5.238  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 6.391  ; 6.244  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.856  ; 5.797  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.871  ; 4.761  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 6.167  ; 6.044  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.222  ; 5.089  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 5.150  ; 5.004  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.031  ; 4.963  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.135  ; 4.999  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.948  ; 4.852  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.150  ; 5.004  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.695  ; 4.605  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.429  ; 4.348  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.845  ; 4.715  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.907  ; 4.789  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 5.525  ; 5.436  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 5.973  ; 5.871  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.554  ; 5.461  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.973  ; 5.871  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.783  ; 5.665  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.627  ; 5.445  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.944  ; 4.838  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 5.699  ; 5.565  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.269  ; 5.150  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.628  ; 4.529  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 5.157  ; 5.117  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 11.557 ; 11.713 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 10.460 ; 10.234 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.567  ; 3.495  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.670  ; 3.595  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.633  ; 4.518  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.249  ; 4.206  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.208  ; 4.108  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.974  ; 3.901  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.337  ; 4.269  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.611  ; 4.561  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.286  ; 4.246  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.285  ; 4.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.117  ; 4.084  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.567  ; 3.495  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.024  ; 4.923  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.735  ; 3.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.210  ; 4.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.735  ; 3.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.679  ; 4.576  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.702  ; 4.654  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ; 2.277  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.197  ; 3.137  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.911  ; 4.750  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.663  ; 5.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.354  ; 5.179  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.881  ; 5.721  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 5.203  ; 5.011  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 5.159  ; 5.035  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 5.440  ; 5.274  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 5.371  ; 5.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.837  ; 5.648  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 5.318  ; 5.149  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 5.029  ; 4.866  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.074  ; 4.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 5.151  ; 5.003  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 5.046  ; 4.876  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 5.027  ; 4.829  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 4.911  ; 4.750  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 4.997  ; 4.797  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.482  ; 6.257  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.945  ; 5.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.840  ; 5.649  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.764  ; 6.590  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 6.675  ; 6.548  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.976  ; 7.892  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 6.166  ; 5.979  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.613  ; 6.496  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.311  ; 5.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.078  ; 5.944  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 5.866  ; 5.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 5.620  ; 5.558  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.616  ; 5.461  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.704  ; 5.522  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.124  ; 5.961  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.660  ; 5.476  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.619  ; 3.525  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.619  ; 3.525  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.304  ; 4.237  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.876  ; 4.769  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.375  ; 4.256  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.071  ; 3.981  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.591  ; 4.500  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 4.309  ; 4.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 4.563  ; 4.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 4.508  ; 4.390  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 4.688  ; 4.610  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 4.670  ; 4.521  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 4.624  ; 4.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 4.453  ; 4.301  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 4.438  ; 4.328  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 4.355  ; 4.262  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 4.309  ; 4.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 7.739  ; 7.370  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 4.495  ; 4.426  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 5.740  ; 5.634  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 6.650  ; 6.212  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 5.511  ; 5.434  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 5.217  ; 5.124  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 7.114  ; 6.744  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 5.623  ; 5.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 4.639  ; 4.438  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 4.596  ; 4.397  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 7.545  ; 7.160  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_CE_N      ; CLOCK2_50  ; 6.525  ; 6.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 4.579  ; 4.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 5.359  ; 5.219  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 5.230  ; 5.075  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 4.663  ; 4.536  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 4.919  ; 4.772  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 4.902  ; 4.770  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 4.967  ; 4.812  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 4.875  ; 4.712  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 4.913  ; 4.742  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 4.975  ; 4.806  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 5.381  ; 5.319  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 4.784  ; 4.612  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 4.619  ; 4.466  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 4.840  ; 4.685  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 4.793  ; 4.640  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 4.579  ; 4.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 5.010  ; 4.838  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK2_50  ; 4.923  ; 4.745  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; 2.123  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.306  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.153  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.288  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.234  ; 4.122  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.192  ; 5.076  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.228  ; 5.124  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.242  ; 4.122  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.677  ; 4.584  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.695  ; 5.550  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.181  ; 5.120  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.234  ; 4.124  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.479  ; 5.357  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.572  ; 4.440  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.134  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.812  ; 3.730  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 4.388  ; 4.318  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.487  ; 4.353  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.308  ; 4.212  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.501  ; 4.357  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.066  ; 3.976  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.812  ; 3.730  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.210  ; 4.081  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.271  ; 4.152  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 4.863  ; 4.773  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.000  ; 3.901  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.889  ; 4.796  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.292  ; 5.190  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.110  ; 4.993  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.959  ; 4.781  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.304  ; 4.198  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 5.029  ; 4.896  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.616  ; 4.498  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.000  ; 3.901  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 4.510  ; 4.467  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.879  ;    ;    ; 9.426  ;
; SW[1]      ; LEDR[1]     ; 8.443  ;    ;    ; 8.975  ;
; SW[2]      ; LEDR[2]     ; 8.542  ;    ;    ; 9.006  ;
; SW[3]      ; LEDR[3]     ; 8.473  ;    ;    ; 8.897  ;
; SW[4]      ; LEDR[4]     ; 8.385  ;    ;    ; 8.895  ;
; SW[5]      ; LEDR[5]     ; 8.534  ;    ;    ; 9.091  ;
; SW[6]      ; LEDR[6]     ; 8.916  ;    ;    ; 9.467  ;
; SW[7]      ; LEDR[7]     ; 8.743  ;    ;    ; 9.266  ;
; SW[8]      ; LEDR[8]     ; 9.249  ;    ;    ; 9.866  ;
; SW[9]      ; LEDR[9]     ; 9.791  ;    ;    ; 10.421 ;
; SW[10]     ; LEDR[10]    ; 9.617  ;    ;    ; 10.137 ;
; SW[11]     ; LEDR[11]    ; 9.190  ;    ;    ; 9.761  ;
; SW[12]     ; LEDR[12]    ; 9.166  ;    ;    ; 9.722  ;
; SW[13]     ; LEDR[13]    ; 8.848  ;    ;    ; 9.426  ;
; SW[14]     ; LEDR[14]    ; 9.015  ;    ;    ; 9.631  ;
; SW[15]     ; LEDR[15]    ; 10.482 ;    ;    ; 11.168 ;
; SW[16]     ; LEDR[16]    ; 8.860  ;    ;    ; 9.440  ;
; SW[17]     ; LEDR[17]    ; 8.839  ;    ;    ; 9.416  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.574  ;    ;    ; 9.101  ;
; SW[1]      ; LEDR[1]     ; 8.153  ;    ;    ; 8.666  ;
; SW[2]      ; LEDR[2]     ; 8.249  ;    ;    ; 8.696  ;
; SW[3]      ; LEDR[3]     ; 8.182  ;    ;    ; 8.591  ;
; SW[4]      ; LEDR[4]     ; 8.097  ;    ;    ; 8.588  ;
; SW[5]      ; LEDR[5]     ; 8.240  ;    ;    ; 8.778  ;
; SW[6]      ; LEDR[6]     ; 8.608  ;    ;    ; 9.139  ;
; SW[7]      ; LEDR[7]     ; 8.441  ;    ;    ; 8.945  ;
; SW[8]      ; LEDR[8]     ; 8.925  ;    ;    ; 9.520  ;
; SW[9]      ; LEDR[9]     ; 9.501  ;    ;    ; 10.112 ;
; SW[10]     ; LEDR[10]    ; 9.279  ;    ;    ; 9.780  ;
; SW[11]     ; LEDR[11]    ; 8.869  ;    ;    ; 9.420  ;
; SW[12]     ; LEDR[12]    ; 8.846  ;    ;    ; 9.382  ;
; SW[13]     ; LEDR[13]    ; 8.541  ;    ;    ; 9.097  ;
; SW[14]     ; LEDR[14]    ; 8.700  ;    ;    ; 9.294  ;
; SW[15]     ; LEDR[15]    ; 10.162 ;    ;    ; 10.828 ;
; SW[16]     ; LEDR[16]    ; 8.552  ;    ;    ; 9.111  ;
; SW[17]     ; LEDR[17]    ; 8.531  ;    ;    ; 9.087  ;
+------------+-------------+--------+----+----+--------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.100 ; 3.955 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.815 ; 4.670 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.811 ; 4.666 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.747 ; 4.602 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.827 ; 4.682 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.747 ; 4.602 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.849 ; 4.704 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.849 ; 4.704 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.761 ; 4.616 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.624 ; 4.479 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.624 ; 4.479 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.818 ; 4.673 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.655 ; 4.510 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.818 ; 4.673 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.857 ; 4.712 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.696 ; 4.558 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.624 ; 4.479 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.038 ; 4.893 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.364 ; 5.219 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.997 ; 4.852 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.374 ; 5.229 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.374 ; 5.229 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.725 ; 5.580 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.038 ; 4.893 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.357 ; 5.212 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.624 ; 4.479 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.750 ; 4.605 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.750 ; 4.605 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.750 ; 4.605 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.761 ; 4.616 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.405 ; 4.260 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.761 ; 4.616 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.100 ; 3.955 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.844 ; 4.699 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.396 ; 6.243 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.597 ; 6.444 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.156 ; 6.003 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.156 ; 6.003 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.100 ; 5.947 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.783 ; 5.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.783 ; 5.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.390 ; 5.237 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.192 ; 5.047 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.844 ; 4.699 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.552 ; 5.407 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.535 ; 5.390 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 7.111 ; 6.966 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.567 ; 6.414 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.100 ; 5.947 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.567 ; 6.414 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.502 ; 3.357 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.189 ; 4.044 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.185 ; 4.040 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.124 ; 3.979 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.201 ; 4.056 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.124 ; 3.979 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.222 ; 4.077 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.222 ; 4.077 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.138 ; 3.993 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.006 ; 3.861 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.006 ; 3.861 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.192 ; 4.047 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.036 ; 3.891 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.192 ; 4.047 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.230 ; 4.085 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.069 ; 3.931 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.006 ; 3.861 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.403 ; 4.258 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.716 ; 4.571 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.364 ; 4.219 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.726 ; 4.581 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.726 ; 4.581 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.063 ; 4.918 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.403 ; 4.258 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.710 ; 4.565 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.006 ; 3.861 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.127 ; 3.982 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.127 ; 3.982 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.127 ; 3.982 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.138 ; 3.993 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.796 ; 3.651 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.138 ; 3.993 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.502 ; 3.357 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.217 ; 4.072 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.673 ; 5.520 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.865 ; 5.712 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.442 ; 5.289 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.442 ; 5.289 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.388 ; 5.235 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.084 ; 4.931 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.084 ; 4.931 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.707 ; 4.554 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.552 ; 4.407 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.217 ; 4.072 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.896 ; 4.751 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.880 ; 4.735 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.394 ; 6.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.837 ; 5.684 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.388 ; 5.235 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.837 ; 5.684 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.989     ; 4.134     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.732     ; 4.877     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.726     ; 4.871     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.622     ; 4.767     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.743     ; 4.888     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.622     ; 4.767     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.768     ; 4.913     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.768     ; 4.913     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.656     ; 4.801     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.511     ; 4.656     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.511     ; 4.656     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.734     ; 4.879     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.543     ; 4.688     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.734     ; 4.879     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.776     ; 4.921     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.617     ; 4.755     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.511     ; 4.656     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.912     ; 5.057     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.236     ; 5.381     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.874     ; 5.019     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.246     ; 5.391     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.246     ; 5.391     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.592     ; 5.737     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.912     ; 5.057     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.228     ; 5.373     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.511     ; 4.656     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.637     ; 4.782     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.637     ; 4.782     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.637     ; 4.782     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.656     ; 4.801     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.286     ; 4.431     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.656     ; 4.801     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.989     ; 4.134     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.757     ; 4.902     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.197     ; 6.350     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.389     ; 6.542     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.961     ; 6.114     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.961     ; 6.114     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.911     ; 6.064     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.596     ; 5.749     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.596     ; 5.749     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.186     ; 5.339     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.102     ; 5.247     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.757     ; 4.902     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.456     ; 5.601     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.438     ; 5.583     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.934     ; 7.079     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.365     ; 6.518     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.911     ; 6.064     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.365     ; 6.518     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.390     ; 3.535     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.104     ; 4.249     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.098     ; 4.243     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.998     ; 4.143     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.115     ; 4.260     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.998     ; 4.143     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.138     ; 4.283     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.138     ; 4.283     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.030     ; 4.175     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.891     ; 4.036     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.891     ; 4.036     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.106     ; 4.251     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.923     ; 4.068     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.106     ; 4.251     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.146     ; 4.291     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.988     ; 4.126     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.891     ; 4.036     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.276     ; 4.421     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.588     ; 4.733     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.240     ; 4.385     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.597     ; 4.742     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.597     ; 4.742     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.929     ; 5.074     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.276     ; 4.421     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.580     ; 4.725     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.891     ; 4.036     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.013     ; 4.158     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.013     ; 4.158     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.013     ; 4.158     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.030     ; 4.175     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.675     ; 3.820     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.030     ; 4.175     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.390     ; 3.535     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.128     ; 4.273     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.476     ; 5.629     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.659     ; 5.812     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.249     ; 5.402     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.249     ; 5.402     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.201     ; 5.354     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.899     ; 5.052     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.899     ; 5.052     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.505     ; 4.658     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.459     ; 4.604     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.128     ; 4.273     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.799     ; 4.944     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.782     ; 4.927     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.217     ; 6.362     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.637     ; 5.790     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.201     ; 5.354     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.637     ; 5.790     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 95
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.415 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                   ;
+-----------+-----------------+------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                     ; Note ;
+-----------+-----------------+------------------------------------------------+------+
; 30.48 MHz ; 30.48 MHz       ; CLOCK2_50                                      ;      ;
; 67.75 MHz ; 67.75 MHz       ; u6|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 129.3 MHz ; 129.3 MHz       ; u6|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; CLOCK2_50                                      ; -12.809 ; -7672.052     ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; 2.266   ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.120   ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.277 ; 0.000         ;
; CLOCK2_50                                      ; 0.300 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.339 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[3] ; -3.524 ; -267.082      ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; 2.546  ; 0.000         ;
; CLOCK2_50                                      ; 10.977 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.921 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.163 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; 4.554 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[1] ; 4.680  ; 0.000         ;
; CLOCK2_50                                      ; 9.443  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.180 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                             ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                      ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.809 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.697     ;
; -12.771 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.659     ;
; -12.751 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.639     ;
; -12.729 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 32.616     ;
; -12.709 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 32.596     ;
; -12.675 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.563     ;
; -12.659 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.547     ;
; -12.639 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.527     ;
; -12.629 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 32.516     ;
; -12.612 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 32.499     ;
; -12.573 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.865     ;
; -12.565 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.453     ;
; -12.535 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.827     ;
; -12.523 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[606] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.411     ;
; -12.519 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 32.406     ;
; -12.515 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 32.402     ;
; -12.515 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.807     ;
; -12.493 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.292      ; 32.784     ;
; -12.473 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.292      ; 32.764     ;
; -12.471 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.791     ;
; -12.453 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[628]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 32.347     ;
; -12.448 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.336     ;
; -12.445 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[605] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.333     ;
; -12.439 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.731     ;
; -12.436 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.756     ;
; -12.423 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.715     ;
; -12.420 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 32.354     ;
; -12.416 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.736     ;
; -12.415 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.323      ; 32.737     ;
; -12.410 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[627]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 32.304     ;
; -12.410 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.298     ;
; -12.406 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.323      ; 32.728     ;
; -12.404 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[623]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 32.291     ;
; -12.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[608] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.291     ;
; -12.403 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.695     ;
; -12.398 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.690     ;
; -12.396 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[624]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 32.283     ;
; -12.393 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 32.264     ;
; -12.393 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.292      ; 32.684     ;
; -12.390 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.278     ;
; -12.376 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.292      ; 32.667     ;
; -12.368 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 32.255     ;
; -12.360 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.652     ;
; -12.355 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 32.226     ;
; -12.348 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 32.235     ;
; -12.340 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.632     ;
; -12.340 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.660     ;
; -12.335 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 32.206     ;
; -12.329 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.621     ;
; -12.328 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[607] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.216     ;
; -12.324 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.644     ;
; -12.323 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[629]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 32.234     ;
; -12.318 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.292      ; 32.609     ;
; -12.314 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.202     ;
; -12.313 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.129     ; 32.183     ;
; -12.304 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.624     ;
; -12.298 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.186     ;
; -12.298 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.292      ; 32.589     ;
; -12.296 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.616     ;
; -12.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[625]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 32.180     ;
; -12.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.129     ; 32.163     ;
; -12.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.303      ; 32.591     ;
; -12.287 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[606] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.579     ;
; -12.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[610] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.174     ;
; -12.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.292      ; 32.574     ;
; -12.282 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 32.217     ;
; -12.280 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 32.190     ;
; -12.279 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.292      ; 32.570     ;
; -12.278 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[626]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 32.165     ;
; -12.278 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.166     ;
; -12.277 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.323      ; 32.599     ;
; -12.268 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 32.155     ;
; -12.264 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.556     ;
; -12.262 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.278      ; 32.539     ;
; -12.261 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.581     ;
; -12.260 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 32.195     ;
; -12.259 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 32.130     ;
; -12.254 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.323      ; 32.576     ;
; -12.251 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 32.138     ;
; -12.251 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.303      ; 32.553     ;
; -12.248 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.540     ;
; -12.243 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 32.114     ;
; -12.241 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.561     ;
; -12.240 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.323      ; 32.562     ;
; -12.231 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.303      ; 32.533     ;
; -12.231 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.323      ; 32.553     ;
; -12.230 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.550     ;
; -12.228 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.520     ;
; -12.224 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.278      ; 32.501     ;
; -12.223 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 32.094     ;
; -12.218 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.292      ; 32.509     ;
; -12.217 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[628]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.299      ; 32.515     ;
; -12.214 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 32.147     ;
; -12.213 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.129     ; 32.083     ;
; -12.212 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[609] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.100     ;
; -12.210 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.237      ; 32.446     ;
; -12.209 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[605] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.501     ;
; -12.209 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.302      ; 32.510     ;
; -12.204 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.111     ; 32.092     ;
; -12.204 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.278      ; 32.481     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.266 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.668      ;
; 2.289 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[22]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.748     ; 4.912      ;
; 2.289 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[21]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.748     ; 4.912      ;
; 2.307 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[12]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.747     ; 4.895      ;
; 2.307 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[7]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.747     ; 4.895      ;
; 2.312 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[18]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.747     ; 4.890      ;
; 2.312 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[19]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.747     ; 4.890      ;
; 2.312 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[20]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.747     ; 4.890      ;
; 2.353 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.581      ;
; 2.372 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.562      ;
; 2.373 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.561      ;
; 2.377 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.557      ;
; 2.398 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 7.519      ;
; 2.421 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[6]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.748     ; 4.780      ;
; 2.435 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 7.505      ;
; 2.435 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 7.505      ;
; 2.435 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 7.505      ;
; 2.458 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mRD                                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.749     ; 4.742      ;
; 2.458 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[1]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.749     ; 4.742      ;
; 2.458 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[0]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.749     ; 4.742      ;
; 2.459 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.475      ;
; 2.460 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.474      ;
; 2.464 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.470      ;
; 2.481 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.453      ;
; 2.485 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.449      ;
; 2.491 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mWR                                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.749     ; 4.709      ;
; 2.491 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|WR_MASK[0]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.749     ; 4.709      ;
; 2.491 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|WR_MASK[1]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.749     ; 4.709      ;
; 2.506 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.428      ;
; 2.520 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 7.413      ;
; 2.520 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 7.413      ;
; 2.520 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 7.413      ;
; 2.520 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 7.413      ;
; 2.522 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 7.418      ;
; 2.522 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 7.418      ;
; 2.522 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 7.418      ;
; 2.536 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 7.381      ;
; 2.542 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.392      ;
; 2.546 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 7.371      ;
; 2.547 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 7.370      ;
; 2.551 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 7.366      ;
; 2.579 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.344      ;
; 2.579 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.344      ;
; 2.579 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.344      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.582 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 7.541      ;
; 2.583 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.351      ;
; 2.585 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 7.332      ;
; 2.587 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.347      ;
; 2.588 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.346      ;
; 2.591 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.343      ;
; 2.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.342      ;
; 2.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.342      ;
; 2.596 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.338      ;
; 2.597 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mLENGTH[6]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.748     ; 4.604      ;
; 2.597 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mLENGTH[7]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.748     ; 4.604      ;
; 2.597 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[11]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.748     ; 4.604      ;
; 2.597 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[14]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.748     ; 4.604      ;
; 2.597 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[15]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.748     ; 4.604      ;
; 2.597 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[16]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.748     ; 4.604      ;
; 2.597 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[17]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.748     ; 4.604      ;
; 2.598 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[8]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.750     ; 4.601      ;
; 2.598 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[9]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.750     ; 4.601      ;
; 2.598 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[10]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.750     ; 4.601      ;
; 2.598 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[13]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.750     ; 4.601      ;
; 2.603 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.331      ;
; 2.607 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 7.326      ;
; 2.607 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 7.326      ;
; 2.607 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 7.326      ;
; 2.607 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 7.326      ;
; 2.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.322      ;
; 2.613 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.321      ;
; 2.617 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.317      ;
; 2.619 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.315      ;
; 2.627 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.307      ;
; 2.633 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.301      ;
; 2.648 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.286      ;
; 2.649 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.285      ;
; 2.650 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[1]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.284      ;
; 2.650 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.284      ;
; 2.650 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.284      ;
; 2.650 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.284      ;
; 2.650 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.284      ;
; 2.650 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.284      ;
; 2.650 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[3]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 7.284      ;
; 2.650 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 7.290      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.120 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.132     ; 7.247      ;
; 5.163 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 7.196      ;
; 5.263 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.155     ; 7.081      ;
; 5.263 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.155     ; 7.081      ;
; 5.309 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.132     ; 7.058      ;
; 5.315 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.152     ; 7.032      ;
; 5.319 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.132     ; 7.048      ;
; 5.362 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 6.997      ;
; 5.465 ; Decompressor:decompressor|col_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.155     ; 6.879      ;
; 5.506 ; Decompressor:decompressor|row_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.131     ; 6.862      ;
; 5.508 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.132     ; 6.859      ;
; 5.515 ; Decompressor:decompressor|row_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.845      ;
; 5.517 ; Decompressor:decompressor|row_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.131     ; 6.851      ;
; 5.518 ; Decompressor:decompressor|row_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.842      ;
; 5.519 ; Decompressor:decompressor|row_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.131     ; 6.849      ;
; 5.525 ; Decompressor:decompressor|col_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.155     ; 6.819      ;
; 5.529 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.831      ;
; 5.537 ; Decompressor:decompressor|row_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.823      ;
; 5.597 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.144     ; 6.758      ;
; 5.600 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.147     ; 6.752      ;
; 5.601 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.154     ; 6.744      ;
; 5.601 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.154     ; 6.744      ;
; 5.603 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.147     ; 6.749      ;
; 5.609 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.751      ;
; 5.614 ; Decompressor:decompressor|col_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.155     ; 6.730      ;
; 5.643 ; Decompressor:decompressor|row_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.132     ; 6.724      ;
; 5.644 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.716      ;
; 5.652 ; Decompressor:decompressor|row_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.131     ; 6.716      ;
; 5.653 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.151     ; 6.695      ;
; 5.655 ; Decompressor:decompressor|row_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.131     ; 6.713      ;
; 5.665 ; Decompressor:decompressor|row_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.140     ; 6.694      ;
; 5.674 ; Decompressor:decompressor|row_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.131     ; 6.694      ;
; 5.699 ; Decompressor:decompressor|col_counter_r[1]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.155     ; 6.645      ;
; 5.728 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.632      ;
; 5.734 ; Decompressor:decompressor|col_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.155     ; 6.610      ;
; 5.782 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.154     ; 6.563      ;
; 5.782 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.154     ; 6.563      ;
; 5.787 ; Decompressor:decompressor|row_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.573      ;
; 5.802 ; Decompressor:decompressor|row_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.131     ; 6.566      ;
; 5.802 ; Decompressor:decompressor|row_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.132     ; 6.565      ;
; 5.802 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.147     ; 6.550      ;
; 5.802 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.147     ; 6.550      ;
; 5.803 ; Decompressor:decompressor|col_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.147     ; 6.549      ;
; 5.803 ; Decompressor:decompressor|col_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.154     ; 6.542      ;
; 5.808 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.552      ;
; 5.810 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.550      ;
; 5.818 ; Decompressor:decompressor|row_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.131     ; 6.550      ;
; 5.828 ; Decompressor:decompressor|col_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.155     ; 6.516      ;
; 5.834 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.151     ; 6.514      ;
; 5.845 ; Decompressor:decompressor|row_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.515      ;
; 5.854 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.144     ; 6.501      ;
; 5.863 ; Decompressor:decompressor|col_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.154     ; 6.482      ;
; 5.878 ; Decompressor:decompressor|col_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.147     ; 6.474      ;
; 5.889 ; Decompressor:decompressor|col_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.147     ; 6.463      ;
; 5.913 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.447      ;
; 5.915 ; Decompressor:decompressor|row_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.138     ; 6.446      ;
; 5.924 ; Decompressor:decompressor|row_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.131     ; 6.444      ;
; 5.926 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.142     ; 6.431      ;
; 5.926 ; Decompressor:decompressor|row_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.138     ; 6.435      ;
; 5.928 ; Decompressor:decompressor|row_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.138     ; 6.433      ;
; 5.932 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.157     ; 6.410      ;
; 5.932 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.157     ; 6.410      ;
; 5.943 ; Decompressor:decompressor|row_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.138     ; 6.418      ;
; 5.946 ; Decompressor:decompressor|row_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.138     ; 6.415      ;
; 5.949 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.154     ; 6.396      ;
; 5.949 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.154     ; 6.396      ;
; 5.952 ; Decompressor:decompressor|col_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.154     ; 6.393      ;
; 5.956 ; Decompressor:decompressor|row_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.138     ; 6.405      ;
; 5.959 ; Decompressor:decompressor|row_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.138     ; 6.402      ;
; 5.965 ; Decompressor:decompressor|row_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.138     ; 6.396      ;
; 5.978 ; Decompressor:decompressor|row_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.138     ; 6.383      ;
; 5.984 ; Decompressor:decompressor|col_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.154     ; 6.361      ;
; 5.984 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.154     ; 6.361      ;
; 5.989 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_B[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.143     ; 6.367      ;
; 5.991 ; Decompressor:decompressor|row_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.131     ; 6.377      ;
; 6.001 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.151     ; 6.347      ;
; 6.004 ; Decompressor:decompressor|col_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.147     ; 6.348      ;
; 6.020 ; Decompressor:decompressor|col_counter_r[1]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.147     ; 6.332      ;
; 6.037 ; Decompressor:decompressor|col_counter_r[1]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.154     ; 6.308      ;
; 6.044 ; Decompressor:decompressor|col_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.154     ; 6.301      ;
; 6.052 ; Decompressor:decompressor|row_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.308      ;
; 6.064 ; Decompressor:decompressor|col_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.147     ; 6.288      ;
; 6.072 ; Decompressor:decompressor|col_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.154     ; 6.273      ;
; 6.075 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_R[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.163     ; 6.261      ;
; 6.075 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_R[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.163     ; 6.261      ;
; 6.078 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_B[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.143     ; 6.278      ;
; 6.087 ; Decompressor:decompressor|col_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.147     ; 6.265      ;
; 6.088 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.001     ; 6.410      ;
; 6.092 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.142     ; 6.265      ;
; 6.093 ; Decompressor:decompressor|row_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.267      ;
; 6.093 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_B[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.158     ; 6.248      ;
; 6.093 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_B[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.158     ; 6.248      ;
; 6.101 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_R[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.160     ; 6.238      ;
; 6.106 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_B[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.143     ; 6.250      ;
; 6.106 ; Decompressor:decompressor|row_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.254      ;
; 6.108 ; Decompressor:decompressor|col_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.147     ; 6.244      ;
; 6.112 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.139     ; 6.248      ;
; 6.112 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_B[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.158     ; 6.229      ;
; 6.112 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_B[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.158     ; 6.229      ;
; 6.116 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.007      ; 6.390      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.277 ; Sdram_Control:u7|mDATAOUT[23]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 0.869      ;
; 0.286 ; Sdram_Control:u7|mDATAOUT[11]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a8~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 0.878      ;
; 0.321 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 0.961      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mADDR[6]                                                                                                                                                            ; Sdram_Control:u7|mADDR[6]                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Write                                                                                                                                                               ; Sdram_Control:u7|Write                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a0                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a0                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.389      ; 0.946      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; Sdram_Control:u7|Read                                                                                                                                                                ; Sdram_Control:u7|Read                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.368 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[0]                                                                     ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 0.960      ;
; 0.371 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[6]                                                                     ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 0.964      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.968      ;
; 0.379 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[1]                                                                     ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 0.971      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.639      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.641      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.625      ;
; 0.389 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.978      ;
; 0.391 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[6]                     ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.633      ;
; 0.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 0.990      ;
; 0.395 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                           ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.389      ; 0.986      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[7]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[7]                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                             ; Sdram_Control:u7|BA[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[5]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.396      ; 0.897      ;
; 0.308 ; Compressor:compressor|decomp_new_r[15]                                                                                                                                                                                                                                                                       ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.400      ; 0.909      ;
; 0.310 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[4]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.396      ; 0.907      ;
; 0.320 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[1]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 0.918      ;
; 0.333 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[0]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 0.931      ;
; 0.338 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][4]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][4]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][11]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][11]                                                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][1]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][1]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][3]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][3]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][5]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][5]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][4]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][4]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][0]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][0]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 0.597      ;
; 0.341 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][0]                                                                                                                                                                                                                                             ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][0]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][0]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][0]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][3]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][3]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][2]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][2]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 0.597      ;
; 0.348 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]                                                                                                                                                                                                                     ; RAM_Controller:ram_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.392      ; 0.941      ;
; 0.353 ; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                                                                                                                                                                         ; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_4                                                                                                                                                                                                                                                                                        ; Reset_Delay:u2|oRST_4                                                                                                                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_3                                                                                                                                                                                                                                                                                        ; Reset_Delay:u2|oRST_3                                                                                                                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                        ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                                                                                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                                                                                                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                                                                                                                    ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                                                                                                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r                                                                                                                                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r                                                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][0]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][0]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][2]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][2]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][12]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][12]                                                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][10]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][10]                                                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][9]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][9]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][8]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][8]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][7]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][7]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][6]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][6]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][5]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][5]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][12]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][12]                                                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][11]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][11]                                                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][10]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][10]                                                                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][9]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][9]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][8]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][8]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][7]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][7]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][6]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][6]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][3]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][3]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][2]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][2]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][1]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][1]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[9]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[9]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[1]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[1]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[0]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[0]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[2]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[2]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[5]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[5]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[3]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[3]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[4]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[4]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[8]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[8]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[6]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[6]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[7]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[7]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][12]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][12]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][11]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][11]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][10]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][10]                                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][9]                                                                                                                                                                                                                                             ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][9]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][8]                                                                                                                                                                                                                                             ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][8]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][7]                                                                                                                                                                                                                                             ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][7]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][6]                                                                                                                                                                                                                                             ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][6]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][5]                                                                                                                                                                                                                                             ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][5]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][3]                                                                                                                                                                                                                                             ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][3]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_hmp:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_hmp:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a0                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a0                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a4                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a4                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a3                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a3                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a6                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a6                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a8                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a8                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a7                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a7                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a5                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a5                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a2                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a2                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a1                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a1                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|row_counter_r[0]                                                                                                                                                                                                                                                                     ; Image_Generator:img_gen|row_counter_r[0]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|row_counter_r[1]                                                                                                                                                                                                                                                                     ; Image_Generator:img_gen|row_counter_r[1]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|row_counter_r[2]                                                                                                                                                                                                                                                                     ; Image_Generator:img_gen|row_counter_r[2]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][4]                                                                                                                                                                                                                                             ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][4]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][2]                                                                                                                                                                                                                                             ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][2]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.339 ; Decompressor:decompressor|decomp_new_r[16]                                                                                                        ; Decompressor:decompressor|decomp_new_r[16]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[17]                                                                                                        ; Decompressor:decompressor|decomp_new_r[17]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[18]                                                                                                        ; Decompressor:decompressor|decomp_new_r[18]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[19]                                                                                                        ; Decompressor:decompressor|decomp_new_r[19]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[20]                                                                                                        ; Decompressor:decompressor|decomp_new_r[20]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[21]                                                                                                        ; Decompressor:decompressor|decomp_new_r[21]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[22]                                                                                                        ; Decompressor:decompressor|decomp_new_r[22]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[23]                                                                                                        ; Decompressor:decompressor|decomp_new_r[23]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[8]                                                                                                         ; Decompressor:decompressor|decomp_new_r[8]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[9]                                                                                                         ; Decompressor:decompressor|decomp_new_r[9]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[10]                                                                                                        ; Decompressor:decompressor|decomp_new_r[10]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[11]                                                                                                        ; Decompressor:decompressor|decomp_new_r[11]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[12]                                                                                                        ; Decompressor:decompressor|decomp_new_r[12]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[13]                                                                                                        ; Decompressor:decompressor|decomp_new_r[13]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[14]                                                                                                        ; Decompressor:decompressor|decomp_new_r[14]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[15]                                                                                                        ; Decompressor:decompressor|decomp_new_r[15]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[0]                                                                                                         ; Decompressor:decompressor|decomp_new_r[0]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[1]                                                                                                         ; Decompressor:decompressor|decomp_new_r[1]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[2]                                                                                                         ; Decompressor:decompressor|decomp_new_r[2]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[3]                                                                                                         ; Decompressor:decompressor|decomp_new_r[3]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[4]                                                                                                         ; Decompressor:decompressor|decomp_new_r[4]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[5]                                                                                                         ; Decompressor:decompressor|decomp_new_r[5]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[6]                                                                                                         ; Decompressor:decompressor|decomp_new_r[6]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor|decomp_new_r[7]                                                                                                         ; Decompressor:decompressor|decomp_new_r[7]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.341 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                     ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.368 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.389      ; 0.958      ;
; 0.381 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.389      ; 0.971      ;
; 0.381 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.623      ;
; 0.383 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.389      ; 0.973      ;
; 0.401 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.643      ;
; 0.403 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.389      ; 0.993      ;
; 0.405 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.389      ; 0.995      ;
; 0.414 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.399      ; 1.014      ;
; 0.416 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.399      ; 1.016      ;
; 0.419 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.389      ; 1.009      ;
; 0.423 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.386      ; 1.010      ;
; 0.425 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.386      ; 1.012      ;
; 0.431 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.396      ; 1.028      ;
; 0.433 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.396      ; 1.030      ;
; 0.436 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.399      ; 1.036      ;
; 0.436 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.396      ; 1.033      ;
; 0.438 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.396      ; 1.035      ;
; 0.440 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.329      ; 0.970      ;
; 0.450 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.329      ; 0.980      ;
; 0.465 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.329      ; 0.995      ;
; 0.479 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.329      ; 1.009      ;
; 0.482 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.329      ; 1.012      ;
; 0.494 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.736      ;
; 0.501 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.329      ; 1.031      ;
; 0.535 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.777      ;
; 0.559 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.801      ;
; 0.564 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.822      ;
; 0.565 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.823      ;
; 0.566 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.824      ;
; 0.567 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.825      ;
; 0.568 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.826      ;
; 0.568 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.826      ;
; 0.570 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.828      ;
; 0.570 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.828      ;
; 0.572 ; Decompressor:decompressor|row_counter_r[5]                                                                                                        ; Decompressor:decompressor|row_counter_r[5]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.830      ;
; 0.574 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.817      ;
; 0.574 ; VGA_Controller:u1|V_Cont[8]                                                                                                                       ; VGA_Controller:u1|V_Cont[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.830      ;
; 0.576 ; VGA_Controller:u1|V_Cont[7]                                                                                                                       ; VGA_Controller:u1|V_Cont[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.832      ;
; 0.577 ; Decompressor:decompressor|row_counter_r[8]                                                                                                        ; Decompressor:decompressor|row_counter_r[8]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.835      ;
; 0.579 ; VGA_Controller:u1|V_Cont[10]                                                                                                                      ; VGA_Controller:u1|V_Cont[10]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.835      ;
; 0.580 ; VGA_Controller:u1|H_Cont[11]                                                                                                                      ; VGA_Controller:u1|H_Cont[11]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.837      ;
; 0.581 ; Decompressor:decompressor|col_counter_r[4]                                                                                                        ; Decompressor:decompressor|col_counter_r[4]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.841      ;
; 0.581 ; VGA_Controller:u1|V_Cont[11]                                                                                                                      ; VGA_Controller:u1|V_Cont[11]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.837      ;
; 0.581 ; VGA_Controller:u1|V_Cont[12]                                                                                                                      ; VGA_Controller:u1|V_Cont[12]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.837      ;
; 0.584 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                     ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.840      ;
; 0.585 ; Decompressor:decompressor|col_counter_r[1]                                                                                                        ; Decompressor:decompressor|col_counter_r[1]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.845      ;
; 0.585 ; VGA_Controller:u1|H_Cont[10]                                                                                                                      ; VGA_Controller:u1|H_Cont[10]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.842      ;
; 0.585 ; VGA_Controller:u1|H_Cont[3]                                                                                                                       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.842      ;
; 0.586 ; VGA_Controller:u1|H_Cont[5]                                                                                                                       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.843      ;
; 0.587 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; VGA_Controller:u1|V_Cont[2]                                                                                                                       ; VGA_Controller:u1|V_Cont[2]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.843      ;
; 0.587 ; VGA_Controller:u1|V_Cont[3]                                                                                                                       ; VGA_Controller:u1|V_Cont[3]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.843      ;
; 0.587 ; VGA_Controller:u1|H_Cont[6]                                                                                                                       ; VGA_Controller:u1|H_Cont[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.844      ;
; 0.587 ; VGA_Controller:u1|H_Cont[12]                                                                                                                      ; VGA_Controller:u1|H_Cont[12]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.844      ;
; 0.589 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; VGA_Controller:u1|V_Cont[1]                                                                                                                       ; VGA_Controller:u1|V_Cont[1]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.845      ;
; 0.589 ; VGA_Controller:u1|H_Cont[7]                                                                                                                       ; VGA_Controller:u1|H_Cont[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.846      ;
; 0.590 ; VGA_Controller:u1|V_Cont[9]                                                                                                                       ; VGA_Controller:u1|V_Cont[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.846      ;
; 0.590 ; VGA_Controller:u1|H_Cont[9]                                                                                                                       ; VGA_Controller:u1|H_Cont[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.847      ;
; 0.592 ; Decompressor:decompressor|col_counter_r[7]                                                                                                        ; Decompressor:decompressor|col_counter_r[7]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.852      ;
; 0.592 ; VGA_Controller:u1|V_Cont[6]                                                                                                                       ; VGA_Controller:u1|V_Cont[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.848      ;
; 0.592 ; VGA_Controller:u1|V_Cont[4]                                                                                                                       ; VGA_Controller:u1|V_Cont[4]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.848      ;
; 0.592 ; VGA_Controller:u1|H_Cont[8]                                                                                                                       ; VGA_Controller:u1|H_Cont[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.849      ;
; 0.593 ; VGA_Controller:u1|H_Cont[1]                                                                                                                       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.850      ;
; 0.594 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.836      ;
; 0.596 ; VGA_Controller:u1|H_Cont[0]                                                                                                                       ; VGA_Controller:u1|H_Cont[0]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.853      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                           ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -3.524 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.867     ; 3.106      ;
; -3.162 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.499     ; 3.112      ;
; -3.162 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.499     ; 3.112      ;
; -3.162 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.499     ; 3.112      ;
; -3.162 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.499     ; 3.112      ;
; -3.162 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.499     ; 3.112      ;
; -3.162 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.499     ; 3.112      ;
; -3.162 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.499     ; 3.112      ;
; -3.162 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.499     ; 3.112      ;
; -3.162 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.499     ; 3.112      ;
; -3.162 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.499     ; 3.112      ;
; -3.162 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.499     ; 3.112      ;
; -3.162 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.499     ; 3.112      ;
; -3.162 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.499     ; 3.112      ;
; -3.161 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.504     ; 3.106      ;
; -3.161 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.504     ; 3.106      ;
; -3.161 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.504     ; 3.106      ;
; -3.154 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.484     ; 3.119      ;
; -3.154 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.484     ; 3.119      ;
; -3.154 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.481     ; 3.122      ;
; -3.154 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.481     ; 3.122      ;
; -3.154 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.481     ; 3.122      ;
; -3.154 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.481     ; 3.122      ;
; -3.154 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.481     ; 3.122      ;
; -3.154 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.485     ; 3.118      ;
; -3.154 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.485     ; 3.118      ;
; -3.154 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.485     ; 3.118      ;
; -3.154 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.484     ; 3.119      ;
; -3.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.482     ; 3.120      ;
; -3.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.482     ; 3.120      ;
; -3.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.482     ; 3.120      ;
; -3.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.482     ; 3.120      ;
; -3.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.474     ; 3.128      ;
; -3.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.474     ; 3.128      ;
; -3.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.482     ; 3.120      ;
; -3.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.474     ; 3.128      ;
; -3.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.474     ; 3.128      ;
; -3.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.474     ; 3.128      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.493     ; 3.108      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.493     ; 3.108      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.493     ; 3.108      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.493     ; 3.108      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.493     ; 3.108      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.493     ; 3.108      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.493     ; 3.108      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.493     ; 3.108      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.493     ; 3.108      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.493     ; 3.108      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.493     ; 3.108      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.493     ; 3.108      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.493     ; 3.108      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.490     ; 3.111      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.490     ; 3.111      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.490     ; 3.111      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.490     ; 3.111      ;
; -3.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -2.490     ; 3.111      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.258 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.571     ; 3.568      ;
; -1.154 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.566     ; 3.568      ;
; -1.043 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.830     ; 3.162      ;
; -1.043 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.830     ; 3.162      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.828     ; 3.163      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.828     ; 3.163      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.828     ; 3.163      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.828     ; 3.163      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.828     ; 3.163      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.828     ; 3.163      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.828     ; 3.163      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.828     ; 3.163      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.828     ; 3.163      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.828     ; 3.163      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.828     ; 3.163      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.828     ; 3.163      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.827     ; 3.164      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.827     ; 3.164      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.827     ; 3.164      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.827     ; 3.164      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.827     ; 3.164      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.828     ; 3.163      ;
; -1.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.827     ; 3.164      ;
; -0.690 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.477     ; 3.162      ;
; -0.662 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.441     ; 3.170      ;
; -0.662 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.441     ; 3.170      ;
; -0.662 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.441     ; 3.170      ;
; -0.662 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.441     ; 3.170      ;
; -0.662 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -2.441     ; 3.170      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.532     ; 4.803      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.808      ;
; 2.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.527     ; 4.803      ;
; 2.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.522     ; 4.808      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.783     ; 4.405      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.783     ; 4.405      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.783     ; 4.405      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.783     ; 4.405      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.783     ; 4.405      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.783     ; 4.405      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.791     ; 4.397      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.791     ; 4.397      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.791     ; 4.397      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.783     ; 4.405      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.782     ; 4.406      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.782     ; 4.406      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.783     ; 4.405      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.782     ; 4.406      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.782     ; 4.406      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.782     ; 4.406      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.783     ; 4.405      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.782     ; 4.406      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.783     ; 4.405      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.782     ; 4.406      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.782     ; 4.406      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.783     ; 4.405      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.782     ; 4.406      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.782     ; 4.406      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.783     ; 4.405      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.778     ; 4.410      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.778     ; 4.410      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.777     ; 4.411      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.778     ; 4.410      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.777     ; 4.411      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.777     ; 4.411      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.777     ; 4.411      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.777     ; 4.411      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.777     ; 4.411      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 10.977 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 8.909      ;
; 12.234 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.560      ; 8.325      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.150 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.771      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.153 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.768      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.233 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.688      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.261 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.666      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.348 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.573      ;
; 14.430 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.497      ;
; 14.430 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.497      ;
; 14.430 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.497      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.921 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.164      ;
; 0.921 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.164      ;
; 0.921 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.164      ;
; 1.271 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.801      ;
; 1.271 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.801      ;
; 1.271 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.801      ;
; 1.271 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.801      ;
; 1.271 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.801      ;
; 1.271 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.801      ;
; 1.271 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.801      ;
; 1.271 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.801      ;
; 1.271 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.801      ;
; 1.271 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.801      ;
; 1.271 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.801      ;
; 1.271 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.801      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a1                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a2                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a3                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a4                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a5                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a6                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a7                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a8                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a9                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a10                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a11                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a12                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a13                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a14                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a15                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a16                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.273 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a17                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.803      ;
; 1.276 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.806      ;
; 1.276 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.806      ;
; 1.276 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.806      ;
; 1.276 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.806      ;
; 1.276 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.806      ;
; 1.276 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.806      ;
; 1.276 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a6                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.806      ;
; 1.276 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a7                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.806      ;
; 1.276 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a8                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.362      ; 1.806      ;
; 1.283 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.521      ;
; 1.283 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.521      ;
; 1.283 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.521      ;
; 1.283 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.521      ;
; 1.283 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.521      ;
; 1.283 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.521      ;
; 1.283 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.521      ;
; 1.283 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.521      ;
; 1.285 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.367      ; 1.820      ;
; 1.285 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a1  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.367      ; 1.820      ;
; 1.285 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a2  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.367      ; 1.820      ;
; 1.285 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a3  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.367      ; 1.820      ;
; 1.285 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a4  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.367      ; 1.820      ;
; 1.285 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a5  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.367      ; 1.820      ;
; 1.285 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a6  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.367      ; 1.820      ;
; 1.285 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a7  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.367      ; 1.820      ;
; 1.285 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a8  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.367      ; 1.820      ;
; 1.285 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a9  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.367      ; 1.820      ;
; 1.285 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a10 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.367      ; 1.820      ;
; 1.285 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a11 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.367      ; 1.820      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a1                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a2                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a3                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a4                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a5                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a6                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a7                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a8                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a9                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a10                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a11                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a12                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a13                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a14                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a15                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a16                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a17                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.364      ; 1.821      ;
; 1.303 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.357      ; 1.828      ;
; 1.303 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.357      ; 1.828      ;
; 1.303 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.357      ; 1.828      ;
; 1.303 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.357      ; 1.828      ;
; 1.303 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.357      ; 1.828      ;
; 1.303 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.357      ; 1.828      ;
; 1.317 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.554      ;
; 1.317 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.554      ;
; 1.317 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.554      ;
; 1.345 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.584      ;
; 1.345 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.584      ;
; 1.345 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.584      ;
; 1.345 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.584      ;
; 1.345 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.584      ;
; 1.345 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.584      ;
; 1.345 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.584      ;
; 1.345 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.584      ;
; 1.345 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.584      ;
; 1.345 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.584      ;
; 1.345 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.584      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.163 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.030     ; 2.301      ;
; 2.163 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a1                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.030     ; 2.301      ;
; 2.163 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a2                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.030     ; 2.301      ;
; 2.163 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a3                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.030     ; 2.301      ;
; 2.163 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a4                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.030     ; 2.301      ;
; 2.163 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a5                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.030     ; 2.301      ;
; 2.163 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a6                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.030     ; 2.301      ;
; 2.163 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a7                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.030     ; 2.301      ;
; 2.163 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a14                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.030     ; 2.301      ;
; 2.440 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.023     ; 2.585      ;
; 2.440 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a17                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.023     ; 2.585      ;
; 2.440 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a18                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.023     ; 2.585      ;
; 2.440 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a19                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.023     ; 2.585      ;
; 2.440 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a20                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.023     ; 2.585      ;
; 2.440 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a21                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.023     ; 2.585      ;
; 2.468 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.020     ; 2.616      ;
; 2.468 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a9                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.020     ; 2.616      ;
; 2.468 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a10                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.020     ; 2.616      ;
; 2.468 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a11                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.020     ; 2.616      ;
; 2.468 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a12                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.020     ; 2.616      ;
; 2.468 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a13                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.020     ; 2.616      ;
; 2.468 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a15                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.020     ; 2.616      ;
; 2.468 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a22                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.020     ; 2.616      ;
; 2.468 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a23                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.020     ; 2.616      ;
; 4.524 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.878     ; 2.917      ;
; 4.526 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[0]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.870     ; 2.927      ;
; 4.526 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[1]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.870     ; 2.927      ;
; 4.526 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[2]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.870     ; 2.927      ;
; 4.526 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[3]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.870     ; 2.927      ;
; 4.526 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[4]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.870     ; 2.927      ;
; 4.526 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[6]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.870     ; 2.927      ;
; 4.526 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[7]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.870     ; 2.927      ;
; 4.526 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[8]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.870     ; 2.927      ;
; 4.526 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[9]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.870     ; 2.927      ;
; 4.530 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[5]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.873     ; 2.928      ;
; 4.532 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[0]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.886     ; 2.917      ;
; 4.532 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[1]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.886     ; 2.917      ;
; 4.532 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[2]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.886     ; 2.917      ;
; 4.532 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[9]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.885     ; 2.918      ;
; 4.532 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[6]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.885     ; 2.918      ;
; 4.532 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[4]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.886     ; 2.917      ;
; 4.532 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[3]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.885     ; 2.918      ;
; 4.532 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[5]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.886     ; 2.917      ;
; 4.532 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[7]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.886     ; 2.917      ;
; 4.532 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[8]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.886     ; 2.917      ;
; 4.556 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[3]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.898     ; 2.929      ;
; 4.556 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[2]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.898     ; 2.929      ;
; 4.556 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[1]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.898     ; 2.929      ;
; 4.556 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[14]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.898     ; 2.929      ;
; 4.556 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[13]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.898     ; 2.929      ;
; 4.557 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[8]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.905     ; 2.923      ;
; 4.557 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[15]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.905     ; 2.923      ;
; 4.557 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[12]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.905     ; 2.923      ;
; 4.557 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[22]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.905     ; 2.923      ;
; 4.557 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[21]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.905     ; 2.923      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|req_r                                                                                                                                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.909     ; 2.920      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[7]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.908     ; 2.921      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[6]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.909     ; 2.920      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[5]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.909     ; 2.920      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[4]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.909     ; 2.920      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.912     ; 2.917      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.912     ; 2.917      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.912     ; 2.917      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.912     ; 2.917      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.912     ; 2.917      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.912     ; 2.917      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.912     ; 2.917      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.912     ; 2.917      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.912     ; 2.917      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.912     ; 2.917      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[0]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.907     ; 2.922      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[11]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.907     ; 2.922      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[10]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.907     ; 2.922      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[9]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.907     ; 2.922      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[23]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.907     ; 2.922      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[20]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.915     ; 2.914      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[19]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.915     ; 2.914      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[18]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.915     ; 2.914      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[17]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.915     ; 2.914      ;
; 4.558 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[16]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.915     ; 2.914      ;
; 4.564 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.876     ; 2.959      ;
; 4.591 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.898     ; 2.964      ;
; 4.591 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.898     ; 2.964      ;
; 4.591 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.898     ; 2.964      ;
; 4.591 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.898     ; 2.964      ;
; 4.591 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.898     ; 2.964      ;
; 4.591 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.898     ; 2.964      ;
; 4.591 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.898     ; 2.964      ;
; 4.591 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.898     ; 2.964      ;
; 4.591 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.898     ; 2.964      ;
; 4.594 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.896     ; 2.969      ;
; 4.594 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.896     ; 2.969      ;
; 4.594 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.896     ; 2.969      ;
; 4.594 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.896     ; 2.969      ;
; 4.594 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.896     ; 2.969      ;
; 4.594 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.896     ; 2.969      ;
; 4.594 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.896     ; 2.969      ;
; 4.594 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.896     ; 2.969      ;
; 4.624 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.933     ; 2.962      ;
; 4.991 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 2.963      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                             ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.554 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.886     ; 2.939      ;
; 4.554 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.886     ; 2.939      ;
; 4.554 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.886     ; 2.939      ;
; 4.554 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.886     ; 2.939      ;
; 4.554 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.886     ; 2.939      ;
; 4.554 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.886     ; 2.939      ;
; 4.554 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.886     ; 2.939      ;
; 4.564 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.960      ;
; 4.564 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.960      ;
; 4.564 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.960      ;
; 4.564 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.960      ;
; 4.564 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.960      ;
; 4.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_WRITE                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.325     ; 2.926      ;
; 4.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_RTOW                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.325     ; 2.926      ;
; 4.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_IDLE                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.325     ; 2.926      ;
; 4.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_READ                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.325     ; 2.926      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.319     ; 2.933      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.307     ; 2.945      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.307     ; 2.945      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.307     ; 2.945      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.313     ; 2.939      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.313     ; 2.939      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.313     ; 2.939      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.313     ; 2.939      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.313     ; 2.939      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.318     ; 2.934      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.318     ; 2.934      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.319     ; 2.933      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.319     ; 2.933      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.313     ; 2.939      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.319     ; 2.933      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.319     ; 2.933      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.313     ; 2.939      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.319     ; 2.933      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.319     ; 2.933      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.319     ; 2.933      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.319     ; 2.933      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.319     ; 2.933      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.319     ; 2.933      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.319     ; 2.933      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.313     ; 2.939      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.318     ; 2.934      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.319     ; 2.933      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.318     ; 2.934      ;
; 4.981 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.319     ; 2.933      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.315     ; 2.938      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.315     ; 2.938      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.315     ; 2.938      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.315     ; 2.938      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.307     ; 2.946      ;
; 4.982 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[1]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.314     ; 2.939      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[6]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.274     ; 2.982      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[7]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.274     ; 2.982      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[8]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.274     ; 2.982      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[11]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.273     ; 2.983      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[4]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.274     ; 2.982      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[3]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.274     ; 2.982      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[1]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.274     ; 2.982      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[2]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.273     ; 2.983      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[0]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.273     ; 2.983      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[5]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.273     ; 2.983      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|change_r                                                                                                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.273     ; 2.983      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[1]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.272     ; 2.984      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[2]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.272     ; 2.984      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[3]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.272     ; 2.984      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[4]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.272     ; 2.984      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[5]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.272     ; 2.984      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[6]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.272     ; 2.984      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[7]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.272     ; 2.984      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[8]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.272     ; 2.984      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[9]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.272     ; 2.984      ;
; 4.985 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[0]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.272     ; 2.984      ;
; 4.987 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_side_req_r                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.294     ; 2.964      ;
; 4.987 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.294     ; 2.964      ;
; 4.987 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.294     ; 2.964      ;
; 4.987 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.294     ; 2.964      ;
; 4.987 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.294     ; 2.964      ;
; 4.987 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.294     ; 2.964      ;
; 4.987 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.294     ; 2.964      ;
; 4.987 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.294     ; 2.964      ;
; 4.987 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[9]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.272     ; 2.986      ;
; 4.987 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[10]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.272     ; 2.986      ;
; 4.987 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[12]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.273     ; 2.985      ;
; 4.987 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[13]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.272     ; 2.986      ;
; 4.987 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[14]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.273     ; 2.985      ;
; 4.987 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[15]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.272     ; 2.986      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[0]                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[1]                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[2]                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[3]                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[4]                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[0]                     ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[1]                     ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[2]                     ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[4]                     ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[5]                     ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[7]                     ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[8]                     ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                   ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|mDATAOUT[2]                                                                                                                                                          ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                                   ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[1]                                                   ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|SA[0]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|SA[10]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|SA[1]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|SA[2]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|SA[3]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|SA[4]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|SA[5]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|SA[6]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|SA[7]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|SA[8]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[6]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[9]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[1]                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[5]                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|command:u_command|SA[9]                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                             ;
+-------+--------------+----------------+-----------------+-----------+------------+--------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+--------------------------------------------------------------------------------+
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[18] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[19] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[20] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[21] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[22] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[23] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[24] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[25] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[26] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[27] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[28] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[29] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[30] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[31] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[32] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[33] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[34] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[35] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[0]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[10] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[11] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[12] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[13] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[14] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[15] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[16] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[17] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[1]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[2]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[3]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[4]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[5]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[6]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[7]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[8]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[9]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[18] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[19] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[20] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[21] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[22] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[23] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[24] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[25] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[26] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[27] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[28] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[29] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[30] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[31] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[32] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[33] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[34] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[35] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[0]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[10] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[11] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[12] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[13] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[14] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[15] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[16] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[17] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[1]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[2]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[3]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[4]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[5]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[6]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[7]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[8]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[9]  ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[0]  ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[10] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[11] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[12] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[13] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[14] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[15] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[16] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[17] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[1]  ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[2]  ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[3]  ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[4]  ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[5]  ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[6]  ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[7]  ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[8]  ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|E_r[9]  ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[0]  ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[10] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[11] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[12] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[13] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[14] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[15] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[16] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[17] ;
; 9.447 ; 9.777        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[1]  ;
+-------+--------------+----------------+-----------------+-----------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[12]                                                                                                                      ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[13]                                                                                                                      ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[14]                                                                                                                      ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[15]                                                                                                                      ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[16]                                                                                                                      ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[17]                                                                                                                      ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[18]                                                                                                                      ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[19]                                                                                                                      ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[1]                                                                                                                       ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[20]                                                                                                                      ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[21]                                                                                                                      ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[22]                                                                                                                      ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[2]                                                                                                                       ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[3]                                                                                                                       ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[4]                                                                                                                       ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[5]                                                                                                                       ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[6]                                                                                                                       ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[7]                                                                                                                       ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[8]                                                                                                                       ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                                          ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                          ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                          ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                          ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                          ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                                          ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                          ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                          ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                          ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                          ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[0]                                                                                                                       ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[10]                                                                                                                      ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[11]                                                                                                                      ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[23]                                                                                                                      ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|decomp_new_r[9]                                                                                                                       ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|req_r                                                                                                                                 ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[3]                                                                                                                      ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[6]                                                                                                                      ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[9]                                                                                                                      ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[5]                                                                                                                      ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[0]                                                                                                                      ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[1]                                                                                                                      ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[2]                                                                                                                      ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[4]                                                                                                                      ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[5]                                                                                                                      ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[7]                                                                                                                      ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|row_counter_r[8]                                                                                                                      ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                      ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ;
; 12.190 ; 12.408       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[0]                                                                                                                      ;
; 12.190 ; 12.408       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[1]                                                                                                                      ;
; 12.190 ; 12.408       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[2]                                                                                                                      ;
; 12.190 ; 12.408       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[3]                                                                                                                      ;
; 12.190 ; 12.408       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[4]                                                                                                                      ;
; 12.190 ; 12.408       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[6]                                                                                                                      ;
; 12.190 ; 12.408       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[7]                                                                                                                      ;
; 12.190 ; 12.408       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[8]                                                                                                                      ;
; 12.190 ; 12.408       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|col_counter_r[9]                                                                                                                      ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                          ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                                          ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[2]                                          ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                                          ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                          ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[5]                                          ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                          ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                          ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                          ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[9]                                          ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.244 ; 4.733 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.244 ; 4.733 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.356 ; 3.746 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.356 ; 3.746 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.702 ; 4.954 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.277 ; 3.616 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.845 ; 4.131 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.630 ; 3.944 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.973 ; 4.288 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.747 ; 4.039 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.835 ; 4.134 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.882 ; 4.171 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.286 ; 3.621 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.856 ; 4.148 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.912 ; 4.227 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.329 ; 3.664 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.217 ; 4.541 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.287 ; 3.625 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.901 ; 4.198 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.898 ; 4.186 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.258 ; 4.577 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.282 ; 4.609 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.344 ; 4.620 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.399 ; 4.668 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.176 ; 4.477 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.702 ; 4.954 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.053 ; 4.344 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.121 ; 4.415 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.574 ; 3.899 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.558 ; 3.882 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.782 ; 4.076 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.874 ; 4.169 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.995 ; 4.315 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.237 ; 3.575 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.870 ; 4.170 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; KEY[*]       ; CLOCK2_50  ; 7.833 ; 8.273 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]      ; CLOCK2_50  ; 7.833 ; 8.273 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.109 ; 4.530 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.959 ; 4.316 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 4.109 ; 4.530 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.726 ; 4.109 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.044 ; 4.430 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.939 ; 4.311 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.760 ; 4.153 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.827 ; 4.232 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.985 ; 4.350 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.815 ; 4.131 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.461 ; 3.805 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.104 ; 4.438 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.815 ; 4.180 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 4.075 ; 4.388 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 4.099 ; 4.497 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.933 ; 4.289 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 4.037 ; 4.446 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -0.931 ; -1.255 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -0.931 ; -1.255 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.206 ; -1.505 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.206 ; -1.505 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.534 ; -2.853 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -2.576 ; -2.896 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -3.121 ; -3.390 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.897 ; -3.200 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.257 ; -3.562 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.026 ; -3.300 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.111 ; -3.393 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.157 ; -3.428 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.582 ; -2.899 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.132 ; -3.407 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.185 ; -3.481 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.627 ; -2.942 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -3.492 ; -3.804 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.585 ; -2.904 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -3.177 ; -3.456 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.174 ; -3.444 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -3.529 ; -3.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -3.553 ; -3.868 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.600 ; -3.858 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.652 ; -3.904 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.437 ; -3.720 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -3.943 ; -4.178 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.319 ; -3.593 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.384 ; -3.660 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.859 ; -3.165 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.843 ; -3.148 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -3.059 ; -3.335 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.148 ; -3.425 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -3.278 ; -3.586 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.534 ; -2.853 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.158 ; -3.449 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; KEY[*]       ; CLOCK2_50  ; -5.373 ; -5.772 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]      ; CLOCK2_50  ; -5.373 ; -5.772 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -2.752 ; -3.084 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -3.227 ; -3.575 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -3.370 ; -3.780 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -3.003 ; -3.376 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -3.309 ; -3.684 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -3.208 ; -3.569 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -3.036 ; -3.418 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -3.100 ; -3.493 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -3.251 ; -3.607 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -3.093 ; -3.398 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -2.752 ; -3.084 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -3.371 ; -3.692 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -3.093 ; -3.444 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -3.342 ; -3.643 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -3.362 ; -3.748 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -3.202 ; -3.548 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -3.302 ; -3.699 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 11.017 ; 10.936 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 9.956  ; 9.616  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.263  ; 5.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.948  ; 3.804  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.887  ; 4.674  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.555  ; 4.441  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.492  ; 4.275  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.253  ; 4.082  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.602  ; 4.431  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.902  ; 4.780  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.593  ; 4.485  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.559  ; 4.378  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.376  ; 4.262  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.894  ; 3.778  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.263  ; 5.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.521  ; 4.380  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.521  ; 4.380  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.011  ; 3.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.926  ; 4.728  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.947  ; 4.796  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ; 2.630  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.477  ; 3.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 9.209  ; 9.067  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 6.615  ; 6.343  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.408  ; 6.175  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.907  ; 6.695  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.317  ; 6.056  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.229  ; 6.099  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.441  ; 6.207  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.457  ; 6.225  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.930  ; 6.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.381  ; 6.122  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.131  ; 5.904  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.438  ; 6.200  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.206  ; 5.962  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.941  ; 6.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 5.798  ; 5.555  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.355  ; 6.156  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.345  ; 6.071  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.815  ; 7.492  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.568  ; 7.420  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.186  ; 6.888  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.348  ; 8.085  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.974  ; 7.764  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 9.209  ; 9.067  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.709  ; 7.471  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.717  ; 7.535  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.305  ; 6.030  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.385  ; 7.242  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.613  ; 6.344  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.003  ; 6.812  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.673  ; 6.483  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.556  ; 6.227  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.950  ; 6.680  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.852  ; 6.590  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.131  ; 4.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.909  ; 3.736  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.570  ; 4.401  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.131  ; 4.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.691  ; 4.503  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.333  ; 4.167  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.846  ; 4.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 9.384  ; 8.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 6.829  ; 6.616  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 6.436  ; 6.203  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 7.084  ; 6.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 6.854  ; 6.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 6.677  ; 6.443  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 6.748  ; 6.463  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 6.632  ; 6.396  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 6.094  ; 5.858  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 6.698  ; 6.527  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 9.330  ; 8.824  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 6.961  ; 6.800  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 7.798  ; 7.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 8.737  ; 8.186  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 7.284  ; 7.057  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 7.749  ; 7.465  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 9.384  ; 8.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 8.114  ; 7.809  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 6.788  ; 6.569  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 6.922  ; 6.705  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 9.033  ; 8.487  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_CE_N      ; CLOCK2_50  ; 6.888  ; 7.013  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 5.583  ; 5.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 5.583  ; 5.368  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 5.458  ; 5.229  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 4.919  ; 4.719  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 5.163  ; 4.939  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 5.140  ; 4.933  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 5.209  ; 4.985  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 5.122  ; 4.890  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 5.139  ; 4.908  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 5.183  ; 4.908  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 5.576  ; 5.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 5.014  ; 4.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 4.838  ; 4.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 5.059  ; 4.787  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 5.057  ; 4.808  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 4.843  ; 4.622  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 5.271  ; 4.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK2_50  ; 5.203  ; 4.946  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; 2.467  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.659  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.495  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.642  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.918  ; 5.681  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.427  ; 5.233  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.465  ; 5.292  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.503  ; 4.349  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.926  ; 4.779  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.918  ; 5.681  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.424  ; 5.266  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.497  ; 4.337  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.701  ; 5.503  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.822  ; 4.645  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.481  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.751  ; 4.563  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 4.642  ; 4.530  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.746  ; 4.561  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.581  ; 4.420  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.751  ; 4.563  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.330  ; 4.212  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.081  ; 3.983  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.466  ; 4.305  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.536  ; 4.364  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 5.107  ; 4.951  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 5.513  ; 5.347  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.135  ; 4.974  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.513  ; 5.347  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.357  ; 5.151  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.206  ; 4.947  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.565  ; 4.411  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 5.281  ; 5.056  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.874  ; 4.697  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.269  ; 4.138  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 4.794  ; 4.667  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 10.597 ; 10.516 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 9.582  ; 9.251  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.331  ; 3.217  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.386  ; 3.243  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.288  ; 4.078  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.966  ; 3.852  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 3.910  ; 3.697  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.679  ; 3.511  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.014  ; 3.846  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.299  ; 4.178  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.003  ; 3.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 3.973  ; 3.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.798  ; 3.684  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.331  ; 3.217  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.650  ; 4.446  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.448  ; 3.292  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.934  ; 3.795  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.448  ; 3.292  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.326  ; 4.131  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.347  ; 4.197  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ; 2.130  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.936  ; 2.834  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.582  ; 4.301  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.250  ; 4.932  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 4.956  ; 4.645  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.439  ; 5.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 4.832  ; 4.492  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 4.771  ; 4.513  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 5.033  ; 4.734  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 4.973  ; 4.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.422  ; 5.059  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 4.913  ; 4.613  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 4.647  ; 4.359  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 4.696  ; 4.397  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 4.762  ; 4.491  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 4.668  ; 4.372  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 4.668  ; 4.333  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 4.582  ; 4.323  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 4.642  ; 4.301  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.012  ; 5.630  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.493  ; 5.284  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.426  ; 5.063  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.290  ; 5.905  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 6.198  ; 5.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.378  ; 7.103  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 5.725  ; 5.358  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.136  ; 5.814  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 4.922  ; 4.585  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 5.618  ; 5.329  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 5.430  ; 5.125  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 5.177  ; 4.986  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.200  ; 4.888  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.277  ; 4.957  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 5.675  ; 5.338  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.245  ; 4.915  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.350  ; 3.180  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.350  ; 3.180  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 3.984  ; 3.817  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.523  ; 4.318  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.095  ; 3.912  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.757  ; 3.593  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.250  ; 4.062  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 3.976  ; 3.820  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 4.255  ; 4.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 4.207  ; 4.014  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 4.364  ; 4.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 4.360  ; 4.133  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 4.288  ; 4.028  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 4.171  ; 3.939  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 4.118  ; 3.894  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 4.042  ; 3.838  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 3.976  ; 3.820  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 7.119  ; 6.567  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 4.154  ; 3.994  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 5.339  ; 5.073  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 6.096  ; 5.537  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 5.125  ; 4.891  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 4.854  ; 4.608  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 6.496  ; 6.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 5.240  ; 4.994  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 4.281  ; 4.092  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 4.260  ; 4.043  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 6.929  ; 6.383  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_CE_N      ; CLOCK2_50  ; 5.936  ; 6.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 4.261  ; 4.015  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 4.975  ; 4.764  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 4.854  ; 4.630  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 4.337  ; 4.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 4.571  ; 4.353  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 4.548  ; 4.346  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 4.615  ; 4.396  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 4.532  ; 4.305  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 4.547  ; 4.322  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 4.592  ; 4.324  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 4.969  ; 4.772  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 4.429  ; 4.145  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 4.261  ; 4.015  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 4.472  ; 4.207  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 4.469  ; 4.226  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 4.263  ; 4.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 4.674  ; 4.405  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK2_50  ; 4.592  ; 4.341  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; 1.971  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.160  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.142  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.914  ; 3.756  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.808  ; 4.618  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.845  ; 4.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 3.920  ; 3.769  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.327  ; 4.182  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.279  ; 5.048  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.804  ; 4.648  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 3.914  ; 3.756  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.070  ; 4.876  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.225  ; 4.052  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.984  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.516  ; 3.418  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 4.051  ; 3.940  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.152  ; 3.970  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.994  ; 3.836  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.156  ; 3.972  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.753  ; 3.636  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.516  ; 3.418  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 3.883  ; 3.725  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 3.951  ; 3.782  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 4.498  ; 4.344  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.694  ; 3.564  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.525  ; 4.367  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.888  ; 4.725  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.740  ; 4.538  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.593  ; 4.341  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.978  ; 3.826  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.665  ; 4.445  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.274  ; 4.100  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 3.694  ; 3.564  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 4.200  ; 4.074  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.975 ;    ;    ; 8.348 ;
; SW[1]      ; LEDR[1]     ; 7.558 ;    ;    ; 7.938 ;
; SW[2]      ; LEDR[2]     ; 7.660 ;    ;    ; 7.965 ;
; SW[3]      ; LEDR[3]     ; 7.589 ;    ;    ; 7.865 ;
; SW[4]      ; LEDR[4]     ; 7.508 ;    ;    ; 7.865 ;
; SW[5]      ; LEDR[5]     ; 7.642 ;    ;    ; 8.051 ;
; SW[6]      ; LEDR[6]     ; 8.001 ;    ;    ; 8.392 ;
; SW[7]      ; LEDR[7]     ; 7.840 ;    ;    ; 8.201 ;
; SW[8]      ; LEDR[8]     ; 8.312 ;    ;    ; 8.736 ;
; SW[9]      ; LEDR[9]     ; 8.741 ;    ;    ; 9.171 ;
; SW[10]     ; LEDR[10]    ; 8.672 ;    ;    ; 8.979 ;
; SW[11]     ; LEDR[11]    ; 8.255 ;    ;    ; 8.646 ;
; SW[12]     ; LEDR[12]    ; 8.244 ;    ;    ; 8.609 ;
; SW[13]     ; LEDR[13]    ; 7.940 ;    ;    ; 8.344 ;
; SW[14]     ; LEDR[14]    ; 8.089 ;    ;    ; 8.529 ;
; SW[15]     ; LEDR[15]    ; 9.386 ;    ;    ; 9.835 ;
; SW[16]     ; LEDR[16]    ; 7.947 ;    ;    ; 8.351 ;
; SW[17]     ; LEDR[17]    ; 7.929 ;    ;    ; 8.333 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.687 ;    ;    ; 8.045 ;
; SW[1]      ; LEDR[1]     ; 7.284 ;    ;    ; 7.649 ;
; SW[2]      ; LEDR[2]     ; 7.382 ;    ;    ; 7.676 ;
; SW[3]      ; LEDR[3]     ; 7.313 ;    ;    ; 7.579 ;
; SW[4]      ; LEDR[4]     ; 7.235 ;    ;    ; 7.578 ;
; SW[5]      ; LEDR[5]     ; 7.364 ;    ;    ; 7.758 ;
; SW[6]      ; LEDR[6]     ; 7.710 ;    ;    ; 8.086 ;
; SW[7]      ; LEDR[7]     ; 7.555 ;    ;    ; 7.903 ;
; SW[8]      ; LEDR[8]     ; 8.006 ;    ;    ; 8.414 ;
; SW[9]      ; LEDR[9]     ; 8.467 ;    ;    ; 8.882 ;
; SW[10]     ; LEDR[10]    ; 8.352 ;    ;    ; 8.647 ;
; SW[11]     ; LEDR[11]    ; 7.952 ;    ;    ; 8.328 ;
; SW[12]     ; LEDR[12]    ; 7.941 ;    ;    ; 8.293 ;
; SW[13]     ; LEDR[13]    ; 7.649 ;    ;    ; 8.038 ;
; SW[14]     ; LEDR[14]    ; 7.792 ;    ;    ; 8.216 ;
; SW[15]     ; LEDR[15]    ; 9.084 ;    ;    ; 9.518 ;
; SW[16]     ; LEDR[16]    ; 7.655 ;    ;    ; 8.044 ;
; SW[17]     ; LEDR[17]    ; 7.637 ;    ;    ; 8.027 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.758 ; 3.593 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.428 ; 4.263 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.422 ; 4.257 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.359 ; 4.194 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.436 ; 4.271 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.359 ; 4.194 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.458 ; 4.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.458 ; 4.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.372 ; 4.207 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.261 ; 4.096 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.261 ; 4.096 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.429 ; 4.264 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.293 ; 4.128 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.429 ; 4.264 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.466 ; 4.301 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.354 ; 4.224 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.261 ; 4.096 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.639 ; 4.474 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.939 ; 4.774 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.597 ; 4.432 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.947 ; 4.782 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.947 ; 4.782 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.277 ; 5.112 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.639 ; 4.474 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.932 ; 4.767 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.261 ; 4.096 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.362 ; 4.197 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.362 ; 4.197 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.362 ; 4.197 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.372 ; 4.207 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.041 ; 3.876 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.372 ; 4.207 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.758 ; 3.593 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.439 ; 4.274 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.946 ; 5.801 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.141 ; 5.996 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.714 ; 5.569 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.714 ; 5.569 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.670 ; 5.525 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.368 ; 5.223 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.368 ; 5.223 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.997 ; 4.852 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.765 ; 4.600 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.439 ; 4.274 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.099 ; 4.934 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.084 ; 4.919 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.580 ; 6.415 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.116 ; 5.971 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.670 ; 5.525 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.116 ; 5.971 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.226 ; 3.061 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.869 ; 3.704 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.863 ; 3.698 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.803 ; 3.638 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.877 ; 3.712 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.803 ; 3.638 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.898 ; 3.733 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.898 ; 3.733 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.816 ; 3.651 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.709 ; 3.544 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.709 ; 3.544 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.870 ; 3.705 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.740 ; 3.575 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.870 ; 3.705 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.906 ; 3.741 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.795 ; 3.665 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.709 ; 3.544 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.072 ; 3.907 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.360 ; 4.195 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.032 ; 3.867 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.367 ; 4.202 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.367 ; 4.202 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.684 ; 4.519 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.072 ; 3.907 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.353 ; 4.188 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.709 ; 3.544 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.806 ; 3.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.806 ; 3.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.806 ; 3.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.816 ; 3.651 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.498 ; 3.333 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.816 ; 3.651 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.226 ; 3.061 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 3.880 ; 3.715 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.289 ; 5.144 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.476 ; 5.331 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.066 ; 4.921 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.066 ; 4.921 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.024 ; 4.879 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.734 ; 4.589 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.734 ; 4.589 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.378 ; 4.233 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.193 ; 4.028 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.880 ; 3.715 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.514 ; 4.349 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.499 ; 4.334 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.935 ; 5.770 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.452 ; 5.307 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.024 ; 4.879 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.452 ; 5.307 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.584     ; 3.749     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.253     ; 4.418     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.246     ; 4.411     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.158     ; 4.323     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.260     ; 4.425     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.158     ; 4.323     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.284     ; 4.449     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.284     ; 4.449     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.184     ; 4.349     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.048     ; 4.213     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.048     ; 4.213     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.253     ; 4.418     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.079     ; 4.244     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.253     ; 4.418     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.292     ; 4.457     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.211     ; 4.341     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.048     ; 4.213     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.430     ; 4.595     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.725     ; 4.890     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.395     ; 4.560     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.732     ; 4.897     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.732     ; 4.897     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.044     ; 5.209     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.430     ; 4.595     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.717     ; 4.882     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.048     ; 4.213     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.180     ; 4.345     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.180     ; 4.345     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.180     ; 4.345     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.184     ; 4.349     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.853     ; 4.018     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.184     ; 4.349     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.584     ; 3.749     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.277     ; 4.442     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.631     ; 5.776     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.801     ; 5.946     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.425     ; 5.570     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.425     ; 5.570     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.377     ; 5.522     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.097     ; 5.242     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.097     ; 5.242     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.727     ; 4.872     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.589     ; 4.754     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.277     ; 4.442     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.910     ; 5.075     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.894     ; 5.059     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.230     ; 6.395     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.779     ; 5.924     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.377     ; 5.522     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.779     ; 5.924     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.053     ; 3.218     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.695     ; 3.860     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.688     ; 3.853     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.604     ; 3.769     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.702     ; 3.867     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.604     ; 3.769     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.724     ; 3.889     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.724     ; 3.889     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.629     ; 3.794     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.498     ; 3.663     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.498     ; 3.663     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.695     ; 3.860     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.528     ; 3.693     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.695     ; 3.860     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.732     ; 3.897     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.653     ; 3.783     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.498     ; 3.663     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.865     ; 4.030     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.148     ; 4.313     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.832     ; 3.997     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.155     ; 4.320     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.155     ; 4.320     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.455     ; 4.620     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.865     ; 4.030     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.140     ; 4.305     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.498     ; 3.663     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.625     ; 3.790     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.625     ; 3.790     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.625     ; 3.790     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.629     ; 3.794     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.311     ; 3.476     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.629     ; 3.794     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.053     ; 3.218     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 3.718     ; 3.883     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.981     ; 5.126     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.144     ; 5.289     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.783     ; 4.928     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.783     ; 4.928     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.737     ; 4.882     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.468     ; 4.613     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.468     ; 4.613     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.113     ; 4.258     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.018     ; 4.183     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.718     ; 3.883     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.326     ; 4.491     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.311     ; 4.476     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.593     ; 5.758     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.123     ; 5.268     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.737     ; 4.882     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.123     ; 5.268     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 95
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.873 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 1.647 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; 5.413 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 8.530 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.098 ; 0.000         ;
; CLOCK2_50                                      ; 0.100 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.159 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[3] ; -1.151 ; -52.312       ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; 5.499  ; 0.000         ;
; CLOCK2_50                                      ; 14.677 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.483 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 1.145 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; 2.765 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[1] ; 4.757  ; 0.000         ;
; CLOCK2_50                                      ; 9.205  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.256 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.647 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.274     ;
; 1.662 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 18.258     ;
; 1.683 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.238     ;
; 1.688 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.233     ;
; 1.727 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 18.175     ;
; 1.727 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.194     ;
; 1.731 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 18.189     ;
; 1.742 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 18.159     ;
; 1.747 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.174     ;
; 1.753 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 18.167     ;
; 1.756 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.165     ;
; 1.763 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 18.139     ;
; 1.768 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 18.134     ;
; 1.772 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.149     ;
; 1.786 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 18.134     ;
; 1.787 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 18.133     ;
; 1.796 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.125     ;
; 1.806 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 18.114     ;
; 1.807 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 18.095     ;
; 1.808 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.113     ;
; 1.811 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 18.090     ;
; 1.813 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.108     ;
; 1.815 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[606] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.106     ;
; 1.819 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.137      ; 18.305     ;
; 1.820 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.143      ; 18.310     ;
; 1.827 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 18.075     ;
; 1.833 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 18.068     ;
; 1.834 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.136      ; 18.289     ;
; 1.835 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.142      ; 18.294     ;
; 1.836 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 18.066     ;
; 1.838 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[627]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 18.090     ;
; 1.842 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.110      ; 18.255     ;
; 1.843 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.137      ; 18.281     ;
; 1.852 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[623]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 18.068     ;
; 1.852 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.069     ;
; 1.855 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.137      ; 18.269     ;
; 1.856 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 18.064     ;
; 1.856 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.143      ; 18.274     ;
; 1.857 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.109      ; 18.239     ;
; 1.858 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.136      ; 18.265     ;
; 1.860 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.137      ; 18.264     ;
; 1.861 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.143      ; 18.269     ;
; 1.863 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[605] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.058     ;
; 1.865 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.098      ; 18.220     ;
; 1.866 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 18.035     ;
; 1.872 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.049     ;
; 1.875 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 18.045     ;
; 1.876 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 18.026     ;
; 1.878 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 18.042     ;
; 1.878 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.110      ; 18.219     ;
; 1.879 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.137      ; 18.245     ;
; 1.880 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.134      ; 18.241     ;
; 1.880 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.097      ; 18.204     ;
; 1.881 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.040     ;
; 1.883 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.110      ; 18.214     ;
; 1.884 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.137      ; 18.240     ;
; 1.886 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 18.015     ;
; 1.887 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[608] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.034     ;
; 1.888 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[629]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 18.050     ;
; 1.895 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[606] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 18.007     ;
; 1.895 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.133      ; 18.225     ;
; 1.897 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.167      ; 18.257     ;
; 1.897 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.169      ; 18.259     ;
; 1.899 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.137      ; 18.225     ;
; 1.900 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.143      ; 18.230     ;
; 1.900 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.143      ; 18.230     ;
; 1.901 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.098      ; 18.184     ;
; 1.903 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.110      ; 18.194     ;
; 1.903 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.136      ; 18.220     ;
; 1.904 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.142      ; 18.225     ;
; 1.906 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.098      ; 18.179     ;
; 1.908 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 18.005     ;
; 1.911 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 18.009     ;
; 1.914 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[26][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.127      ; 18.200     ;
; 1.915 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.142      ; 18.214     ;
; 1.916 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.134      ; 18.205     ;
; 1.918 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[625]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 18.002     ;
; 1.918 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[627]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 17.991     ;
; 1.918 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.109      ; 18.178     ;
; 1.919 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.137      ; 18.205     ;
; 1.920 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.143      ; 18.210     ;
; 1.921 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 18.000     ;
; 1.921 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.134      ; 18.200     ;
; 1.921 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.167      ; 18.233     ;
; 1.921 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.169      ; 18.235     ;
; 1.922 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[26][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.124      ; 18.189     ;
; 1.922 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.110      ; 18.175     ;
; 1.923 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.137      ; 18.201     ;
; 1.923 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 17.989     ;
; 1.925 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.136      ; 18.198     ;
; 1.926 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.142      ; 18.203     ;
; 1.926 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.109      ; 18.170     ;
; 1.927 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.136      ; 18.196     ;
; 1.928 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[628]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 18.000     ;
; 1.928 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.137      ; 18.196     ;
; 1.929 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.143      ; 18.201     ;
; 1.929 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[26][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.126      ; 18.184     ;
; 1.931 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[607] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 17.990     ;
; 1.931 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 17.989     ;
; 1.931 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_2|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.167      ; 18.223     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.413 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[22]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.712     ; 2.812      ;
; 5.413 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[21]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.712     ; 2.812      ;
; 5.422 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[12]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.711     ; 2.804      ;
; 5.422 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[7]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.711     ; 2.804      ;
; 5.428 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[18]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.712     ; 2.797      ;
; 5.428 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[19]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.712     ; 2.797      ;
; 5.428 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[20]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.712     ; 2.797      ;
; 5.451 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[6]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.713     ; 2.773      ;
; 5.520 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mRD                                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.713     ; 2.704      ;
; 5.520 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[1]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.713     ; 2.704      ;
; 5.520 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[0]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.713     ; 2.704      ;
; 5.544 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mWR                                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.713     ; 2.680      ;
; 5.544 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|WR_MASK[0]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.713     ; 2.680      ;
; 5.544 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|WR_MASK[1]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.713     ; 2.680      ;
; 5.596 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mLENGTH[6]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.713     ; 2.628      ;
; 5.596 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mLENGTH[7]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.713     ; 2.628      ;
; 5.596 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[8]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.714     ; 2.627      ;
; 5.596 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[9]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.714     ; 2.627      ;
; 5.596 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[10]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.714     ; 2.627      ;
; 5.596 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[11]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.713     ; 2.628      ;
; 5.596 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[13]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.714     ; 2.627      ;
; 5.596 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[14]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.713     ; 2.628      ;
; 5.596 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[15]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.713     ; 2.628      ;
; 5.596 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[16]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.713     ; 2.628      ;
; 5.596 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[17]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.713     ; 2.628      ;
; 5.823 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 4.113      ;
; 5.883 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 4.070      ;
; 5.887 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 4.049      ;
; 5.888 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 4.048      ;
; 5.893 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 4.043      ;
; 5.904 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 4.032      ;
; 5.925 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 4.021      ;
; 5.925 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 4.021      ;
; 5.925 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 4.021      ;
; 5.941 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 4.022      ;
; 5.941 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 4.022      ;
; 5.941 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 4.022      ;
; 5.941 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 4.012      ;
; 5.942 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 4.011      ;
; 5.946 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 4.007      ;
; 5.948 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 4.005      ;
; 5.951 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.985      ;
; 5.953 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 4.000      ;
; 5.968 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.968      ;
; 5.969 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.967      ;
; 5.974 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.962      ;
; 5.982 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.953      ;
; 5.982 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.953      ;
; 5.982 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.953      ;
; 5.982 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.953      ;
; 5.986 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 3.966      ;
; 5.986 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 3.966      ;
; 5.986 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 3.966      ;
; 5.986 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 3.966      ;
; 5.999 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.937      ;
; 6.002 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.951      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 4.049      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.940      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.940      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.940      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 3.957      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 3.957      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 3.957      ;
; 6.006 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.947      ;
; 6.007 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.946      ;
; 6.007 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.946      ;
; 6.011 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 3.952      ;
; 6.011 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 3.952      ;
; 6.011 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 3.952      ;
; 6.011 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.942      ;
; 6.011 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.942      ;
; 6.012 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.941      ;
; 6.015 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.921      ;
; 6.016 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.920      ;
; 6.016 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.937      ;
; 6.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.117      ; 4.051      ;
; 6.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.117      ; 4.051      ;
; 6.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.117      ; 4.051      ;
; 6.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.117      ; 4.051      ;
; 6.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.117      ; 4.051      ;
; 6.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.117      ; 4.051      ;
; 6.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.117      ; 4.051      ;
; 6.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.117      ; 4.051      ;
; 6.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.117      ; 4.051      ;
; 6.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.117      ; 4.051      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 8.530 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.010     ; 3.947      ;
; 8.532 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.000      ; 3.955      ;
; 8.611 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.000      ; 3.876      ;
; 8.623 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.010     ; 3.854      ;
; 8.625 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.000      ; 3.862      ;
; 8.642 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.022     ; 3.823      ;
; 8.643 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.022     ; 3.822      ;
; 8.666 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.022     ; 3.799      ;
; 8.704 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.000      ; 3.783      ;
; 8.704 ; Decompressor:decompressor|row_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.009     ; 3.774      ;
; 8.706 ; Decompressor:decompressor|row_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.001      ; 3.782      ;
; 8.709 ; Decompressor:decompressor|row_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.009     ; 3.769      ;
; 8.711 ; Decompressor:decompressor|row_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.001      ; 3.777      ;
; 8.714 ; Decompressor:decompressor|row_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.009     ; 3.764      ;
; 8.716 ; Decompressor:decompressor|row_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.001      ; 3.772      ;
; 8.751 ; Decompressor:decompressor|col_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.022     ; 3.714      ;
; 8.759 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.012     ; 3.716      ;
; 8.760 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.012     ; 3.715      ;
; 8.763 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.052      ; 3.776      ;
; 8.774 ; Decompressor:decompressor|col_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.022     ; 3.691      ;
; 8.779 ; Decompressor:decompressor|row_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.010     ; 3.698      ;
; 8.781 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.007     ; 3.699      ;
; 8.781 ; Decompressor:decompressor|row_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.000      ; 3.706      ;
; 8.783 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.012     ; 3.692      ;
; 8.784 ; Decompressor:decompressor|col_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.022     ; 3.681      ;
; 8.785 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.007     ; 3.695      ;
; 8.785 ; Decompressor:decompressor|row_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.001      ; 3.703      ;
; 8.790 ; Decompressor:decompressor|row_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.001      ; 3.698      ;
; 8.795 ; Decompressor:decompressor|row_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.001      ; 3.693      ;
; 8.807 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.042      ; 3.722      ;
; 8.833 ; Decompressor:decompressor|row_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.009     ; 3.645      ;
; 8.835 ; Decompressor:decompressor|row_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.001      ; 3.653      ;
; 8.838 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.052      ; 3.701      ;
; 8.840 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.628      ;
; 8.841 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.627      ;
; 8.850 ; Decompressor:decompressor|row_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.009     ; 3.628      ;
; 8.852 ; Decompressor:decompressor|row_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.001      ; 3.636      ;
; 8.860 ; Decompressor:decompressor|row_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.000      ; 3.627      ;
; 8.864 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.604      ;
; 8.865 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.042      ; 3.664      ;
; 8.868 ; Decompressor:decompressor|col_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.012     ; 3.607      ;
; 8.874 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.007     ; 3.606      ;
; 8.878 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.052      ; 3.661      ;
; 8.878 ; Decompressor:decompressor|col_counter_r[1]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.022     ; 3.587      ;
; 8.878 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.007     ; 3.602      ;
; 8.885 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.007     ; 3.595      ;
; 8.891 ; Decompressor:decompressor|col_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.012     ; 3.584      ;
; 8.892 ; Decompressor:decompressor|col_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.022     ; 3.573      ;
; 8.893 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.575      ;
; 8.894 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.574      ;
; 8.900 ; Decompressor:decompressor|col_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.022     ; 3.565      ;
; 8.901 ; Decompressor:decompressor|col_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.012     ; 3.574      ;
; 8.914 ; Decompressor:decompressor|row_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.001      ; 3.574      ;
; 8.917 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.551      ;
; 8.931 ; Decompressor:decompressor|row_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.001      ; 3.557      ;
; 8.949 ; Decompressor:decompressor|col_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.519      ;
; 8.955 ; Decompressor:decompressor|row_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.006     ; 3.526      ;
; 8.959 ; Decompressor:decompressor|row_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.006     ; 3.522      ;
; 8.960 ; Decompressor:decompressor|row_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.006     ; 3.521      ;
; 8.964 ; Decompressor:decompressor|row_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.006     ; 3.517      ;
; 8.965 ; Decompressor:decompressor|row_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.006     ; 3.516      ;
; 8.969 ; Decompressor:decompressor|row_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.006     ; 3.512      ;
; 8.972 ; Decompressor:decompressor|col_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.496      ;
; 8.978 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.007     ; 3.502      ;
; 8.982 ; Decompressor:decompressor|col_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.486      ;
; 8.995 ; Decompressor:decompressor|col_counter_r[1]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.012     ; 3.480      ;
; 8.999 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.007     ; 3.481      ;
; 9.002 ; Decompressor:decompressor|col_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.466      ;
; 9.004 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.045      ; 3.528      ;
; 9.009 ; Decompressor:decompressor|col_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.012     ; 3.466      ;
; 9.012 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.456      ;
; 9.013 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.455      ;
; 9.016 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.045      ; 3.516      ;
; 9.017 ; Decompressor:decompressor|col_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.012     ; 3.458      ;
; 9.025 ; Decompressor:decompressor|col_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.443      ;
; 9.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.052      ; 3.511      ;
; 9.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.052      ; 3.511      ;
; 9.030 ; Decompressor:decompressor|row_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.007     ; 3.450      ;
; 9.032 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.010     ; 3.445      ;
; 9.032 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.012     ; 3.443      ;
; 9.033 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.012     ; 3.442      ;
; 9.034 ; Decompressor:decompressor|row_counter_r[9]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.007     ; 3.446      ;
; 9.035 ; Decompressor:decompressor|col_counter_r[8]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.433      ;
; 9.036 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.432      ;
; 9.045 ; Decompressor:decompressor|col_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_R[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.028     ; 3.414      ;
; 9.046 ; Decompressor:decompressor|col_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_R[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.028     ; 3.413      ;
; 9.056 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.012     ; 3.419      ;
; 9.059 ; Decompressor:decompressor|row_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.006     ; 3.422      ;
; 9.064 ; Decompressor:decompressor|row_counter_r[4]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.006     ; 3.417      ;
; 9.066 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.045      ; 3.466      ;
; 9.066 ; Decompressor:decompressor|col_counter_r[0]                                                                                             ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.022     ; 3.399      ;
; 9.069 ; Decompressor:decompressor|row_counter_r[2]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.006     ; 3.412      ;
; 9.069 ; Decompressor:decompressor|col_counter_r[5]                                                                                             ; VGA_Controller:u1|oVGA_R[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.028     ; 3.390      ;
; 9.076 ; Decompressor:decompressor|col_counter_r[1]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.392      ;
; 9.081 ; Decompressor:decompressor|row_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_B[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.011     ; 3.395      ;
; 9.083 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; 0.052      ; 3.456      ;
; 9.084 ; Decompressor:decompressor|row_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.006     ; 3.397      ;
; 9.088 ; Decompressor:decompressor|row_counter_r[7]                                                                                             ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.006     ; 3.393      ;
; 9.090 ; Decompressor:decompressor|col_counter_r[6]                                                                                             ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.019     ; 3.378      ;
; 9.092 ; Decompressor:decompressor|row_counter_r[3]                                                                                             ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.500       ; -0.007     ; 3.388      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.098 ; Sdram_Control:u7|mDATAOUT[23]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.426      ;
; 0.100 ; Sdram_Control:u7|mDATAOUT[11]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a8~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.428      ;
; 0.131 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 0.460      ;
; 0.149 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[0]                                                                     ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.480      ;
; 0.152 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[6]                                                                     ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.484      ;
; 0.155 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[1]                                                                     ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.486      ;
; 0.165 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.492      ;
; 0.165 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.492      ;
; 0.167 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.504      ;
; 0.171 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.498      ;
; 0.172 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.500      ;
; 0.174 ; Sdram_Control:u7|mDATAOUT[17]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.502      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.501      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.502      ;
; 0.175 ; Sdram_Control:u7|mDATAOUT[17]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.498      ;
; 0.177 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.514      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|mADDR[6]                                                                                                                                                            ; Sdram_Control:u7|mADDR[6]                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Write                                                                                                                                                               ; Sdram_Control:u7|Write                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                        ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a0                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a0                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                           ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|mADDR[19]                                                                                                                                                           ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Read                                                                                                                                                                ; Sdram_Control:u7|Read                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.100 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[5]                                                                                                                                                                                           ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.234      ; 0.438      ;
; 0.106 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[4]                                                                                                                                                                                           ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.234      ; 0.444      ;
; 0.108 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[1]                                                                                                                                                                                           ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.447      ;
; 0.112 ; Compressor:compressor|decomp_new_r[15]                                                                                                                                                                                                                                                                      ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.446      ;
; 0.117 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[0]                                                                                                                                                                                           ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.456      ;
; 0.140 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]                                                                                                                                                                                                                    ; RAM_Controller:ram_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.226      ; 0.470      ;
; 0.144 ; Compressor:compressor|decomp_new_r[9]                                                                                                                                                                                                                                                                       ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.229      ; 0.477      ;
; 0.146 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                                                                                                                                                                                     ; RAM_Controller:ram_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; Compressor:compressor|decomp_new_r[10]                                                                                                                                                                                                                                                                      ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.480      ;
; 0.148 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                                                                                                                                                                                     ; RAM_Controller:ram_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.229      ; 0.481      ;
; 0.149 ; Compressor:compressor|decomp_new_r[1]                                                                                                                                                                                                                                                                       ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.480      ;
; 0.149 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[2] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_92b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.242      ; 0.495      ;
; 0.150 ; Compressor:compressor|decomp_new_r[12]                                                                                                                                                                                                                                                                      ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.484      ;
; 0.150 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[2] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_92b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.240      ; 0.494      ;
; 0.150 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.489      ;
; 0.151 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.233      ; 0.488      ;
; 0.153 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|cntr_bpf:cntr1|counter_reg_bit[2]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.487      ;
; 0.153 ; Compressor:compressor|decomp_new_r[8]                                                                                                                                                                                                                                                                       ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.229      ; 0.486      ;
; 0.154 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|cntr_bpf:cntr1|counter_reg_bit[2]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.228      ; 0.486      ;
; 0.154 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.495      ;
; 0.154 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[6]                                                                                                                                                                                           ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.234      ; 0.492      ;
; 0.155 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|cntr_bpf:cntr1|counter_reg_bit[1]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.489      ;
; 0.155 ; Compressor:compressor|decomp_new_r[13]                                                                                                                                                                                                                                                                      ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.489      ;
; 0.155 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.494      ;
; 0.156 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|cntr_bpf:cntr1|counter_reg_bit[1]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.228      ; 0.488      ;
; 0.156 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[2] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.496      ;
; 0.157 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[2]                                                                                                                                                                                           ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.234      ; 0.495      ;
; 0.158 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|cntr_bpf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.492      ;
; 0.158 ; Compressor:compressor|decomp_new_r[2]                                                                                                                                                                                                                                                                       ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[2] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.233      ; 0.495      ;
; 0.158 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[3] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.497      ;
; 0.159 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.238      ; 0.501      ;
; 0.159 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|cntr_bpf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.228      ; 0.491      ;
; 0.159 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[3] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.233      ; 0.496      ;
; 0.160 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.236      ; 0.500      ;
; 0.161 ; Compressor:compressor|decomp_new_r[14]                                                                                                                                                                                                                                                                      ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.495      ;
; 0.162 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.238      ; 0.504      ;
; 0.162 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|cntr_oqf:cntr1|counter_reg_bit[1]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.503      ;
; 0.163 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.236      ; 0.503      ;
; 0.163 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|cntr_oqf:cntr1|counter_reg_bit[1]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.223      ; 0.490      ;
; 0.163 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[1] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.502      ;
; 0.163 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.502      ;
; 0.164 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.493      ;
; 0.164 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|cntr_nqf:cntr1|counter_reg_bit[1] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_cpp:auto_generated|altsyncram_r4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.233      ; 0.501      ;
; 0.165 ; Compressor:compressor|decomp_new_r[0]                                                                                                                                                                                                                                                                       ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.496      ;
; 0.165 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_52b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.234      ; 0.503      ;
; 0.166 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.502      ;
; 0.166 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_52b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.502      ;
; 0.167 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.501      ;
; 0.167 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|cntr_mqf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.229      ; 0.500      ;
; 0.168 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[1]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.238      ; 0.510      ;
; 0.168 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|cntr_mqf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.499      ;
; 0.169 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[1]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.236      ; 0.509      ;
; 0.169 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.498      ;
; 0.170 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.223      ; 0.497      ;
; 0.170 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[1] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_52b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.234      ; 0.508      ;
; 0.171 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.500      ;
; 0.171 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[1] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_52b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.507      ;
; 0.172 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.238      ; 0.514      ;
; 0.172 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.223      ; 0.499      ;
; 0.172 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.501      ;
; 0.172 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.513      ;
; 0.173 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.236      ; 0.513      ;
; 0.173 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][4]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][4]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][11]                                                                                                                                                                                                                                          ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][11]                                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.495      ;
; 0.173 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.223      ; 0.500      ;
; 0.173 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.223      ; 0.500      ;
; 0.173 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.512      ;
; 0.174 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][1]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][1]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][3]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][3]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][0]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][0]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.216      ; 0.494      ;
; 0.174 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[5]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.496      ;
; 0.174 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[2] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_52b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.234      ; 0.512      ;
; 0.175 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][5]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][5]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][4]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][4]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][0]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][0]                                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[5]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.216      ; 0.495      ;
; 0.175 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.497      ;
; 0.175 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[2]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.511      ;
; 0.175 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[2] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_52b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.511      ;
; 0.176 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][0]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][0]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][3]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][3]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][2]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][2]                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.216      ; 0.496      ;
; 0.176 ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[2]                                                                                                                                                                                          ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.510      ;
; 0.177 ; Compressor:compressor|decomp_new_r[19]                                                                                                                                                                                                                                                                      ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.209      ; 0.490      ;
; 0.177 ; Compressor:compressor|decomp_new_r[3]                                                                                                                                                                                                                                                                       ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.216      ; 0.497      ;
; 0.178 ; Compressor:compressor|decomp_new_r[4]                                                                                                                                                                                                                                                                       ; Compressor:compressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.216      ; 0.498      ;
; 0.179 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.520      ;
; 0.180 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.519      ;
; 0.181 ; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                                                                                                                                                                        ; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                                                                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                                                                                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                                                                                                                                ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                                                                                                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                                                                                                                                ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.159 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.223      ; 0.486      ;
; 0.164 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 0.493      ;
; 0.165 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.223      ; 0.492      ;
; 0.171 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                     ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.307      ;
; 0.172 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 0.501      ;
; 0.173 ; Decompressor:decompressor|decomp_new_r[21]                                                                                                        ; Decompressor:decompressor|decomp_new_r[21]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Decompressor:decompressor|decomp_new_r[22]                                                                                                        ; Decompressor:decompressor|decomp_new_r[22]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Decompressor:decompressor|decomp_new_r[8]                                                                                                         ; Decompressor:decompressor|decomp_new_r[8]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Decompressor:decompressor|decomp_new_r[12]                                                                                                        ; Decompressor:decompressor|decomp_new_r[12]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Decompressor:decompressor|decomp_new_r[15]                                                                                                        ; Decompressor:decompressor|decomp_new_r[15]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.223      ; 0.500      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[16]                                                                                                        ; Decompressor:decompressor|decomp_new_r[16]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[17]                                                                                                        ; Decompressor:decompressor|decomp_new_r[17]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[18]                                                                                                        ; Decompressor:decompressor|decomp_new_r[18]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[19]                                                                                                        ; Decompressor:decompressor|decomp_new_r[19]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[20]                                                                                                        ; Decompressor:decompressor|decomp_new_r[20]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[23]                                                                                                        ; Decompressor:decompressor|decomp_new_r[23]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[9]                                                                                                         ; Decompressor:decompressor|decomp_new_r[9]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[10]                                                                                                        ; Decompressor:decompressor|decomp_new_r[10]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[11]                                                                                                        ; Decompressor:decompressor|decomp_new_r[11]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[13]                                                                                                        ; Decompressor:decompressor|decomp_new_r[13]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[14]                                                                                                        ; Decompressor:decompressor|decomp_new_r[14]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[0]                                                                                                         ; Decompressor:decompressor|decomp_new_r[0]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[1]                                                                                                         ; Decompressor:decompressor|decomp_new_r[1]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[2]                                                                                                         ; Decompressor:decompressor|decomp_new_r[2]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[3]                                                                                                         ; Decompressor:decompressor|decomp_new_r[3]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[4]                                                                                                         ; Decompressor:decompressor|decomp_new_r[4]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[5]                                                                                                         ; Decompressor:decompressor|decomp_new_r[5]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[6]                                                                                                         ; Decompressor:decompressor|decomp_new_r[6]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Decompressor:decompressor|decomp_new_r[7]                                                                                                         ; Decompressor:decompressor|decomp_new_r[7]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.177 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 0.506      ;
; 0.180 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.235      ; 0.519      ;
; 0.181 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.233      ; 0.518      ;
; 0.182 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.233      ; 0.519      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.231      ; 0.519      ;
; 0.186 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.235      ; 0.525      ;
; 0.186 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.233      ; 0.523      ;
; 0.187 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.231      ; 0.522      ;
; 0.189 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.516      ;
; 0.191 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.220      ; 0.515      ;
; 0.193 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 0.488      ;
; 0.199 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 0.494      ;
; 0.202 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 0.497      ;
; 0.202 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.327      ;
; 0.206 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 0.501      ;
; 0.209 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 0.504      ;
; 0.218 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 0.513      ;
; 0.248 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.373      ;
; 0.268 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.394      ;
; 0.272 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.397      ;
; 0.274 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.400      ;
; 0.280 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 0.575      ;
; 0.281 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.414      ;
; 0.282 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                               ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.408      ;
; 0.283 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.416      ;
; 0.283 ; VGA_Controller:u1|V_Cont[7]                                                                                                                       ; VGA_Controller:u1|V_Cont[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.419      ;
; 0.283 ; VGA_Controller:u1|V_Cont[8]                                                                                                                       ; VGA_Controller:u1|V_Cont[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.419      ;
; 0.285 ; Decompressor:decompressor|row_counter_r[5]                                                                                                        ; Decompressor:decompressor|row_counter_r[5]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.418      ;
; 0.286 ; VGA_Controller:u1|V_Cont[11]                                                                                                                      ; VGA_Controller:u1|V_Cont[11]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.422      ;
; 0.286 ; VGA_Controller:u1|V_Cont[12]                                                                                                                      ; VGA_Controller:u1|V_Cont[12]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.422      ;
; 0.287 ; Decompressor:decompressor|row_counter_r[8]                                                                                                        ; Decompressor:decompressor|row_counter_r[8]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.420      ;
; 0.287 ; VGA_Controller:u1|V_Cont[10]                                                                                                                      ; VGA_Controller:u1|V_Cont[10]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.423      ;
; 0.288 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                     ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.424      ;
; 0.288 ; VGA_Controller:u1|H_Cont[11]                                                                                                                      ; VGA_Controller:u1|H_Cont[11]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.424      ;
; 0.289 ; VGA_Controller:u1|V_Cont[3]                                                                                                                       ; VGA_Controller:u1|V_Cont[3]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.425      ;
; 0.289 ; VGA_Controller:u1|H_Cont[10]                                                                                                                      ; VGA_Controller:u1|H_Cont[10]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.425      ;
; 0.289 ; VGA_Controller:u1|H_Cont[3]                                                                                                                       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.425      ;
; 0.289 ; VGA_Controller:u1|H_Cont[5]                                                                                                                       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.425      ;
; 0.290 ; Decompressor:decompressor|col_counter_r[4]                                                                                                        ; Decompressor:decompressor|col_counter_r[4]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.424      ;
; 0.290 ; VGA_Controller:u1|V_Cont[1]                                                                                                                       ; VGA_Controller:u1|V_Cont[1]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.426      ;
; 0.290 ; VGA_Controller:u1|V_Cont[2]                                                                                                                       ; VGA_Controller:u1|V_Cont[2]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.426      ;
; 0.290 ; VGA_Controller:u1|H_Cont[6]                                                                                                                       ; VGA_Controller:u1|H_Cont[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.426      ;
; 0.290 ; VGA_Controller:u1|H_Cont[7]                                                                                                                       ; VGA_Controller:u1|H_Cont[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.426      ;
; 0.290 ; VGA_Controller:u1|H_Cont[12]                                                                                                                      ; VGA_Controller:u1|H_Cont[12]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.426      ;
; 0.291 ; VGA_Controller:u1|V_Cont[6]                                                                                                                       ; VGA_Controller:u1|V_Cont[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.427      ;
; 0.291 ; VGA_Controller:u1|V_Cont[4]                                                                                                                       ; VGA_Controller:u1|V_Cont[4]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.427      ;
; 0.291 ; VGA_Controller:u1|V_Cont[9]                                                                                                                       ; VGA_Controller:u1|V_Cont[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.427      ;
; 0.291 ; VGA_Controller:u1|H_Cont[8]                                                                                                                       ; VGA_Controller:u1|H_Cont[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.427      ;
; 0.291 ; VGA_Controller:u1|H_Cont[9]                                                                                                                       ; VGA_Controller:u1|H_Cont[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.427      ;
; 0.292 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                            ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; Decompressor:decompressor|col_counter_r[1]                                                                                                        ; Decompressor:decompressor|col_counter_r[1]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; VGA_Controller:u1|H_Cont[1]                                                                                                                       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.428      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                           ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.151 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.780     ; 1.808      ;
; -0.935 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.564     ; 1.808      ;
; -0.935 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.564     ; 1.808      ;
; -0.935 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.564     ; 1.808      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.559     ; 1.812      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.559     ; 1.812      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.559     ; 1.812      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.559     ; 1.812      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.559     ; 1.812      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.559     ; 1.812      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.559     ; 1.812      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.559     ; 1.812      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.559     ; 1.812      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.559     ; 1.812      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.559     ; 1.812      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.559     ; 1.812      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.559     ; 1.812      ;
; -0.930 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.535     ; 1.832      ;
; -0.930 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.535     ; 1.832      ;
; -0.930 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.535     ; 1.832      ;
; -0.930 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.535     ; 1.832      ;
; -0.930 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.535     ; 1.832      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.556     ; 1.810      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.556     ; 1.810      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.556     ; 1.810      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.556     ; 1.810      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.556     ; 1.810      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.556     ; 1.810      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.556     ; 1.810      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.556     ; 1.810      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.556     ; 1.810      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.556     ; 1.810      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.556     ; 1.810      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.556     ; 1.810      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.556     ; 1.810      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.546     ; 1.820      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.546     ; 1.820      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.546     ; 1.820      ;
; -0.929 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.545     ; 1.821      ;
; -0.928 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.547     ; 1.818      ;
; -0.928 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.547     ; 1.818      ;
; -0.928 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.542     ; 1.823      ;
; -0.928 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.542     ; 1.823      ;
; -0.928 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.545     ; 1.820      ;
; -0.928 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.542     ; 1.823      ;
; -0.928 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.545     ; 1.820      ;
; -0.928 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.545     ; 1.820      ;
; -0.928 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.545     ; 1.820      ;
; -0.928 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.542     ; 1.823      ;
; -0.928 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.542     ; 1.823      ;
; -0.928 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.545     ; 1.820      ;
; -0.927 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.551     ; 1.813      ;
; -0.927 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.551     ; 1.813      ;
; -0.927 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.551     ; 1.813      ;
; -0.927 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.551     ; 1.813      ;
; -0.927 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -1.551     ; 1.813      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.219  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.045      ;
; 1.255  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.641     ; 2.063      ;
; 1.299  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.791     ; 1.847      ;
; 1.299  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.791     ; 1.847      ;
; 1.299  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.791     ; 1.847      ;
; 1.299  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.795     ; 1.843      ;
; 1.299  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.791     ; 1.847      ;
; 1.299  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.795     ; 1.843      ;
; 1.299  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.791     ; 1.847      ;
; 1.299  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.791     ; 1.847      ;
; 1.300  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.792     ; 1.845      ;
; 1.300  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.792     ; 1.845      ;
; 1.300  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.792     ; 1.845      ;
; 1.300  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.792     ; 1.845      ;
; 1.300  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.792     ; 1.845      ;
; 1.300  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.792     ; 1.845      ;
; 1.300  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.792     ; 1.845      ;
; 1.300  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.792     ; 1.845      ;
; 1.300  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.792     ; 1.845      ;
; 1.300  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.792     ; 1.845      ;
; 1.300  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.792     ; 1.845      ;
; 1.300  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.792     ; 1.845      ;
; 1.300  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.792     ; 1.845      ;
; 1.482  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.611     ; 1.844      ;
; 1.494  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.588     ; 1.855      ;
; 1.494  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.588     ; 1.855      ;
; 1.494  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.588     ; 1.855      ;
; 1.494  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.588     ; 1.855      ;
; 1.494  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -1.588     ; 1.855      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                              ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.807      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.801      ;
; 5.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.599     ; 2.825      ;
; 5.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.604     ; 2.819      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 2.641      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 2.641      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 2.641      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 2.641      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 2.641      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 2.641      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[2]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 2.641      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 2.641      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[9]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 2.641      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[8]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 2.641      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 2.641      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.717     ; 2.642      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 2.641      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.717     ; 2.642      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 2.641      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.717     ; 2.642      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.717     ; 2.642      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.717     ; 2.642      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.717     ; 2.642      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.717     ; 2.642      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.717     ; 2.642      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.717     ; 2.642      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.722     ; 2.637      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.722     ; 2.637      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.722     ; 2.637      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[5]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.722     ; 2.637      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[5]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.719     ; 2.640      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.722     ; 2.637      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[4]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.719     ; 2.640      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.722     ; 2.637      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[2]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.722     ; 2.637      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[9]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.722     ; 2.637      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[8]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.722     ; 2.637      ;
; 5.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[8]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.721     ; 2.638      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 14.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.237      ;
; 15.409 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.353      ; 4.931      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.293      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.291      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.247      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.229      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 3.166      ;
; 16.794 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.156      ;
; 16.794 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.156      ;
; 16.794 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 3.156      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.483 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.608      ;
; 0.483 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.608      ;
; 0.483 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.608      ;
; 0.666 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.787      ;
; 0.666 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.787      ;
; 0.666 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.787      ;
; 0.666 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.787      ;
; 0.666 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.787      ;
; 0.666 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.787      ;
; 0.666 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.787      ;
; 0.666 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.787      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a1                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a2                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a3                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a4                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a5                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a6                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a7                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a8                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a9                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a10                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a11                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a12                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a13                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a14                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a15                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a16                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.673 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a17                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.973      ;
; 0.677 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]                                                                                                                                                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 0.797      ;
; 0.677 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 0.797      ;
; 0.677 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 0.797      ;
; 0.677 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.978      ;
; 0.677 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.978      ;
; 0.677 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.978      ;
; 0.677 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.978      ;
; 0.677 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.978      ;
; 0.677 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.978      ;
; 0.677 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.978      ;
; 0.677 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.978      ;
; 0.677 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.978      ;
; 0.677 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.978      ;
; 0.677 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.978      ;
; 0.677 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.978      ;
; 0.679 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.987      ;
; 0.679 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a1  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.987      ;
; 0.679 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a2  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.987      ;
; 0.679 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a3  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.987      ;
; 0.679 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a4  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.987      ;
; 0.679 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a5  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.987      ;
; 0.679 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a6  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.987      ;
; 0.679 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a7  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.987      ;
; 0.679 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a8  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.987      ;
; 0.679 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a9  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.987      ;
; 0.679 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a10 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.987      ;
; 0.679 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|dffe4 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_app:auto_generated|altsyncram_o4b1:altsyncram2|ram_block5a11 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.218      ; 0.987      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.981      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.981      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.981      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.981      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.981      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.981      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a6                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.981      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a7                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.981      ;
; 0.680 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4                 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a8                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.211      ; 0.981      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a1                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a2                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a3                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a4                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a5                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a6                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a7                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a8                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a9                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a10                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a11                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a12                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a13                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a14                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a15                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a16                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|dffe4                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a17                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.213      ; 0.985      ;
; 0.692 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.813      ;
; 0.692 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.813      ;
; 0.692 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.813      ;
; 0.692 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.813      ;
; 0.692 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.813      ;
; 0.692 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.813      ;
; 0.692 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.813      ;
; 0.692 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.813      ;
; 0.692 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.813      ;
; 0.692 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.813      ;
; 0.692 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.813      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.145 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.013      ; 1.248      ;
; 1.145 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a1                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.013      ; 1.248      ;
; 1.145 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a2                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.013      ; 1.248      ;
; 1.145 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a3                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.013      ; 1.248      ;
; 1.145 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a4                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.013      ; 1.248      ;
; 1.145 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a5                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.013      ; 1.248      ;
; 1.145 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a6                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.013      ; 1.248      ;
; 1.145 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a7                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.013      ; 1.248      ;
; 1.145 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a14                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.013      ; 1.248      ;
; 1.298 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.021      ; 1.409      ;
; 1.298 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a17                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.021      ; 1.409      ;
; 1.298 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a18                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.021      ; 1.409      ;
; 1.298 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a19                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.021      ; 1.409      ;
; 1.298 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a20                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.021      ; 1.409      ;
; 1.298 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a21                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.021      ; 1.409      ;
; 1.312 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.023      ; 1.425      ;
; 1.312 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a9                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.023      ; 1.425      ;
; 1.312 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a10                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.023      ; 1.425      ;
; 1.312 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a11                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.023      ; 1.425      ;
; 1.312 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a12                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.023      ; 1.425      ;
; 1.312 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a13                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.023      ; 1.425      ;
; 1.312 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a15                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.023      ; 1.425      ;
; 1.312 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a22                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.023      ; 1.425      ;
; 1.312 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a23                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.023      ; 1.425      ;
; 2.741 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.255     ; 1.670      ;
; 2.745 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[0]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.247     ; 1.682      ;
; 2.745 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[1]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.247     ; 1.682      ;
; 2.745 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[2]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.247     ; 1.682      ;
; 2.745 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[3]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.247     ; 1.682      ;
; 2.745 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[4]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.247     ; 1.682      ;
; 2.745 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[6]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.247     ; 1.682      ;
; 2.745 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[7]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.247     ; 1.682      ;
; 2.745 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[8]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.247     ; 1.682      ;
; 2.745 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[9]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.247     ; 1.682      ;
; 2.746 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|col_counter_r[5]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.247     ; 1.683      ;
; 2.748 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[0]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.260     ; 1.672      ;
; 2.748 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[1]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.260     ; 1.672      ;
; 2.748 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[2]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.260     ; 1.672      ;
; 2.748 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[9]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.259     ; 1.673      ;
; 2.748 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[6]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.259     ; 1.673      ;
; 2.748 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[4]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.260     ; 1.672      ;
; 2.748 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[3]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.259     ; 1.673      ;
; 2.748 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[5]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.260     ; 1.672      ;
; 2.748 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[7]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.260     ; 1.672      ;
; 2.748 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|row_counter_r[8]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.260     ; 1.672      ;
; 2.756 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[8]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.263     ; 1.677      ;
; 2.756 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[6]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.267     ; 1.673      ;
; 2.756 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[5]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.267     ; 1.673      ;
; 2.756 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[4]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.267     ; 1.673      ;
; 2.756 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[15]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.263     ; 1.677      ;
; 2.756 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[12]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.263     ; 1.677      ;
; 2.756 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[22]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.263     ; 1.677      ;
; 2.756 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[21]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.263     ; 1.677      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|req_r                                                                                                                                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.268     ; 1.673      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[7]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.266     ; 1.675      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[3]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.256     ; 1.685      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[2]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.256     ; 1.685      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.271     ; 1.670      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.271     ; 1.670      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.271     ; 1.670      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.271     ; 1.670      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.271     ; 1.670      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.271     ; 1.670      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.271     ; 1.670      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.271     ; 1.670      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.271     ; 1.670      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.271     ; 1.670      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[1]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.256     ; 1.685      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[0]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.266     ; 1.675      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[14]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.256     ; 1.685      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[13]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.256     ; 1.685      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[11]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.266     ; 1.675      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[10]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.266     ; 1.675      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[9]                                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.266     ; 1.675      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[23]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.266     ; 1.675      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[20]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.273     ; 1.668      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[19]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.273     ; 1.668      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[18]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.273     ; 1.668      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[17]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.273     ; 1.668      ;
; 2.757 ; Reset_Delay:u2|oRST_2                                                                      ; Decompressor:decompressor|decomp_new_r[16]                                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.273     ; 1.668      ;
; 2.776 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.266     ; 1.694      ;
; 2.785 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.699      ;
; 2.785 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.699      ;
; 2.785 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.699      ;
; 2.785 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.699      ;
; 2.785 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.699      ;
; 2.785 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.699      ;
; 2.785 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.699      ;
; 2.785 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.699      ;
; 2.785 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.699      ;
; 2.786 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.263     ; 1.707      ;
; 2.786 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.263     ; 1.707      ;
; 2.786 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.263     ; 1.707      ;
; 2.786 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.263     ; 1.707      ;
; 2.786 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.263     ; 1.707      ;
; 2.786 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.263     ; 1.707      ;
; 2.786 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.263     ; 1.707      ;
; 2.786 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.263     ; 1.707      ;
; 2.800 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.287     ; 1.697      ;
; 2.989 ; Reset_Delay:u2|oRST_1                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.475     ; 1.698      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                             ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.765 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.274     ; 1.675      ;
; 2.765 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.274     ; 1.675      ;
; 2.765 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.274     ; 1.675      ;
; 2.765 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.274     ; 1.675      ;
; 2.765 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.274     ; 1.675      ;
; 2.765 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.274     ; 1.675      ;
; 2.765 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.274     ; 1.675      ;
; 2.776 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.265     ; 1.695      ;
; 2.776 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.265     ; 1.695      ;
; 2.776 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.265     ; 1.695      ;
; 2.776 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.265     ; 1.695      ;
; 2.776 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.265     ; 1.695      ;
; 2.978 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.494     ; 1.668      ;
; 2.978 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.494     ; 1.668      ;
; 2.978 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.494     ; 1.668      ;
; 2.978 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_WRITE                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.501     ; 1.661      ;
; 2.978 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_RTOW                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.501     ; 1.661      ;
; 2.978 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_IDLE                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.501     ; 1.661      ;
; 2.978 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.494     ; 1.668      ;
; 2.978 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_READ                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.501     ; 1.661      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.667      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.683      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.683      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.683      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.675      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.675      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.675      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.675      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.675      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.667      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.667      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.675      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.667      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.667      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.675      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.667      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.667      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.667      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.667      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.667      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.667      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.667      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe11a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.675      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[1]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.674      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.667      ;
; 2.979 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.667      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.673      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.673      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.673      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.673      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.681      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[6]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.449     ; 1.719      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[7]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.449     ; 1.719      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[8]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.449     ; 1.719      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[11]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.448     ; 1.720      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[12]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.447     ; 1.721      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[14]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.447     ; 1.721      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[17]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.447     ; 1.721      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[18]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.447     ; 1.721      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[19]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.447     ; 1.721      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[4]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.449     ; 1.719      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[3]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.449     ; 1.719      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[1]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.449     ; 1.719      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[2]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.448     ; 1.720      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[0]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.448     ; 1.720      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[5]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.448     ; 1.720      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|change_r                                                                                                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.448     ; 1.720      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[1]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.448     ; 1.720      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[2]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.448     ; 1.720      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[3]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.448     ; 1.720      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[4]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.448     ; 1.720      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[5]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.448     ; 1.720      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[6]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.448     ; 1.720      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[7]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.448     ; 1.720      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[8]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.448     ; 1.720      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[9]                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.448     ; 1.720      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[10]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.446     ; 1.722      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[11]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.446     ; 1.722      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[12]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.446     ; 1.722      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[13]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.446     ; 1.722      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[14]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.446     ; 1.722      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[15]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.446     ; 1.722      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[17]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.446     ; 1.722      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[18]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.446     ; 1.722      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[19]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.446     ; 1.722      ;
; 2.984 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[16]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.446     ; 1.722      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_we_reg        ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a8~porta_address_reg0  ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a8~porta_we_reg        ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_address_reg0                      ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_we_reg                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a8~porta_datain_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~porta_datain_reg0                       ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                                             ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                                             ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                                             ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                                             ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                                             ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                                             ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block8a0~portb_address_reg0                     ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a0~porta_address_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~porta_address_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~porta_address_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a0~porta_address_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; RAM_Controller:ram_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; RAM_Controller:ram_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_re_reg                                                                                                                                                                           ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; RAM_Controller:ram_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                           ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a6                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a7                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a8                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_k6p:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_r6p:auto_generated|altsyncram_d2b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_f6p:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a0                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a0~portb_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a1                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a2                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a3                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a4                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a5                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a6                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a7                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_l6p:auto_generated|altsyncram_82b1:altsyncram2|ram_block5a8                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_j6p:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0~porta_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_28p:auto_generated|altsyncram_k2b1:altsyncram2|ram_block5a0~porta_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~portb_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a1                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a10                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a11                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a12                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a13                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a14                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a15                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a16                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a17                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a2                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a3                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a4                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a5                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a6                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a7                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a8                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a9                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~portb_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a1                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a10                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a11                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a12                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a13                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a14                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a15                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a16                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a17                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a2                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a3                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a4                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a5                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a6                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a7                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a8                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_p6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a9                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a0                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a0~portb_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a1                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a10                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a11                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a12                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a13                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a14                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_o6p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a15                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[0]                                                                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[10]                                                                                                                      ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[11]                                                                                                                      ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[12]                                                                                                                      ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[1]                                                                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[2]                                                                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[3]                                                                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[4]                                                                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[5]                                                                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[6]                                                                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[7]                                                                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[8]                                                                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[9]                                                                                                                       ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_R[0]                                                                                                                       ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_R[1]                                                                                                                       ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_R[2]                                                                                                                       ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_R[3]                                                                                                                       ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_R[4]                                                                                                                       ;
; 12.258 ; 12.488       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0  ;
; 12.258 ; 12.488       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0  ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                     ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oRequest                                                                                                                        ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_B[0]                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_B[4]                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_B[5]                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_G[0]                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_G[1]                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_G[2]                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_G[3]                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                       ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0                     ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0  ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a1                     ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a10                    ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a11                    ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a12                    ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a13                    ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a14                    ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a15                    ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0 ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a2                     ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a22                    ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a23                    ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a3                     ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a4                     ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a5                     ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a6                     ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a7                     ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8                     ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0  ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a9                     ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_B[1]                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_B[2]                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_B[3]                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_B[7]                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_G[5]                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                       ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0   ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16                    ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0 ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a17                    ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a18                    ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a19                    ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a20                    ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a21                    ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0   ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[0]                                                                                                                       ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[10]                                                                                                                      ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[11]                                                                                                                      ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[12]                                                                                                                      ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[1]                                                                                                                       ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[2]                                                                                                                       ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[3]                                                                                                                       ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[4]                                                                                                                       ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[5]                                                                                                                       ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[6]                                                                                                                       ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[7]                                                                                                                       ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[8]                                                                                                                       ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[9]                                                                                                                       ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                     ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_BLANK                                                                                                                      ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                     ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Decompressor:decompressor|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_datain_reg0  ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]             ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]            ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]            ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]            ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]            ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]            ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]            ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]             ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]             ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]             ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]             ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 2.470 ; 3.076 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 2.470 ; 3.076 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 1.804 ; 2.625 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 1.804 ; 2.625 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.752 ; 3.576 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.032 ; 2.751 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.316 ; 3.069 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.220 ; 2.963 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.393 ; 3.135 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.263 ; 3.006 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.324 ; 3.078 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.346 ; 3.104 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.027 ; 2.750 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.324 ; 3.082 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.371 ; 3.141 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.071 ; 2.793 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.511 ; 3.279 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.043 ; 2.762 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.374 ; 3.132 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.360 ; 3.118 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.525 ; 3.297 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.533 ; 3.309 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.578 ; 3.371 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.604 ; 3.405 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.492 ; 3.285 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.752 ; 3.576 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.421 ; 3.196 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.443 ; 3.231 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.172 ; 2.918 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.158 ; 2.904 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.282 ; 3.032 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.328 ; 3.091 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.382 ; 3.139 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 1.992 ; 2.711 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.317 ; 3.045 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; KEY[*]       ; CLOCK2_50  ; 4.468 ; 5.617 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]      ; CLOCK2_50  ; 4.468 ; 5.617 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.516 ; 3.379 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 2.421 ; 3.244 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 2.516 ; 3.379 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 2.308 ; 3.115 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 2.485 ; 3.326 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 2.412 ; 3.238 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 2.332 ; 3.147 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 2.371 ; 3.201 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 2.427 ; 3.262 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 2.335 ; 3.126 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.146 ; 2.912 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 2.497 ; 3.322 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 2.346 ; 3.147 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 2.466 ; 3.280 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 2.504 ; 3.352 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 2.409 ; 3.221 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 2.475 ; 3.317 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -0.499 ; -1.245 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -0.499 ; -1.245 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.650 ; -1.416 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.650 ; -1.416 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.586 ; -2.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -1.627 ; -2.334 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -1.900 ; -2.639 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -1.796 ; -2.533 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -1.979 ; -2.715 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -1.847 ; -2.577 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -1.906 ; -2.648 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.928 ; -2.673 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.621 ; -2.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -1.907 ; -2.652 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -1.952 ; -2.707 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -1.665 ; -2.375 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.090 ; -2.851 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -1.637 ; -2.344 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -1.957 ; -2.702 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -1.943 ; -2.688 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -2.103 ; -2.868 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -2.112 ; -2.880 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.150 ; -2.929 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.174 ; -2.960 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -2.067 ; -2.844 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.316 ; -3.124 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -1.999 ; -2.759 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.019 ; -2.792 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -1.760 ; -2.494 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.745 ; -2.479 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -1.867 ; -2.603 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -1.910 ; -2.660 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.966 ; -2.716 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.586 ; -2.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -1.904 ; -2.627 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; KEY[*]       ; CLOCK2_50  ; -3.160 ; -4.151 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]      ; CLOCK2_50  ; -3.160 ; -4.151 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -1.730 ; -2.489 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -1.997 ; -2.808 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -2.087 ; -2.937 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -1.888 ; -2.684 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -2.058 ; -2.887 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -1.987 ; -2.802 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -1.911 ; -2.715 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -1.948 ; -2.766 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -2.001 ; -2.825 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -1.912 ; -2.695 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -1.730 ; -2.489 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -2.068 ; -2.883 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -1.922 ; -2.714 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -2.037 ; -2.841 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -2.076 ; -2.911 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -1.984 ; -2.785 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -2.048 ; -2.878 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 6.273 ; 6.697 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 5.743 ; 5.866 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.902 ; 3.004 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.193 ; 2.199 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.698 ; 2.749 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.493 ; 2.581 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.471 ; 2.500 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.347 ; 2.368 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.519 ; 2.585 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.692 ; 2.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.525 ; 2.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.507 ; 2.559 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.436 ; 2.492 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.132 ; 2.158 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.902 ; 3.004 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.468 ; 2.535 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.468 ; 2.535 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.213 ; 2.223 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.723 ; 2.790 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.746 ; 2.834 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ; 1.506 ;       ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CS_N      ; CLOCK2_50  ; 1.964 ; 1.937 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.189 ; 5.380 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.689 ; 3.739 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.623 ; 3.633 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.908 ; 3.954 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.559 ; 3.559 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.553 ; 3.527 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.648 ; 3.667 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.652 ; 3.670 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.873 ; 3.920 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.565 ; 3.544 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.476 ; 3.465 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.657 ; 3.665 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.506 ; 3.508 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.879 ; 3.914 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.272 ; 3.246 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.572 ; 3.606 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.574 ; 3.569 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 4.370 ; 4.483 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 4.238 ; 4.371 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 4.007 ; 4.077 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 4.637 ; 4.696 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 4.494 ; 4.567 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 5.189 ; 5.380 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 4.325 ; 4.326 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 4.308 ; 4.407 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.526 ; 3.523 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 4.155 ; 4.172 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.686 ; 3.737 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.942 ; 4.041 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.763 ; 3.763 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.562 ; 3.683 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.893 ; 3.943 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.888 ; 3.903 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.859 ; 2.948 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.171 ; 2.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.525 ; 2.581 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.859 ; 2.948 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.571 ; 2.642 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.388 ; 2.426 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.685 ; 2.746 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 5.767 ; 5.563 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 3.812 ; 3.858 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 3.592 ; 3.598 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 3.993 ; 4.044 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 3.901 ; 3.859 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 3.748 ; 3.731 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 3.742 ; 3.763 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 3.743 ; 3.721 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 3.424 ; 3.389 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 3.798 ; 3.794 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 5.686 ; 5.536 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 3.978 ; 3.937 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 4.361 ; 4.420 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 5.354 ; 5.167 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 4.101 ; 4.136 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 4.332 ; 4.370 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 5.767 ; 5.563 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 4.505 ; 4.604 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 3.799 ; 3.785 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 3.865 ; 3.872 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 5.498 ; 5.365 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_CE_N      ; CLOCK2_50  ; 3.914 ; 3.968 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 3.103 ; 3.190 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 3.103 ; 3.190 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 3.020 ; 3.093 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 2.736 ; 2.785 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 2.862 ; 2.918 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 2.843 ; 2.902 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 2.898 ; 2.950 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 2.846 ; 2.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 2.835 ; 2.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 2.869 ; 2.914 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 3.086 ; 3.184 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 2.760 ; 2.787 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 2.685 ; 2.705 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 2.797 ; 2.826 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 2.778 ; 2.823 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 2.668 ; 2.707 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 2.894 ; 2.942 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK2_50  ; 2.813 ; 2.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;       ; 1.473 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.534 ;       ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;       ; 1.502 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.514 ;       ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.281 ; 3.403 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 3.028 ; 3.118 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 3.082 ; 3.184 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.545 ; 2.562 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.784 ; 2.839 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.281 ; 3.403 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.022 ; 3.121 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.520 ; 2.540 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 3.178 ; 3.288 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.685 ; 2.730 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;       ; 1.482 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.647 ; 2.678 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.624 ; 2.670 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.647 ; 2.676 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.567 ; 2.598 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.642 ; 2.678 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.468 ; 2.483 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.345 ; 2.345 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.501 ; 2.514 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.551 ; 2.568 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 2.841 ; 2.918 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.066 ; 3.181 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.867 ; 2.941 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 3.066 ; 3.181 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.961 ; 3.044 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.856 ; 2.907 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.549 ; 2.581 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.914 ; 2.985 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.717 ; 2.777 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.406 ; 2.418 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 2.672 ; 2.766 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 6.046 ; 6.451 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 5.540 ; 5.658 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.816 ; 1.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 1.878 ; 1.880 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.362 ; 2.409 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.162 ; 2.245 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.145 ; 2.170 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.026 ; 2.043 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.190 ; 2.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.353 ; 2.456 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.193 ; 2.282 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.178 ; 2.225 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.111 ; 2.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 1.816 ; 1.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.559 ; 2.654 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 1.895 ; 1.903 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.139 ; 2.201 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 1.895 ; 1.903 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.387 ; 2.448 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.409 ; 2.491 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ; 1.220 ;       ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CS_N      ; CLOCK2_50  ; 1.657 ; 1.629 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.463 ; 2.516 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 2.823 ; 2.904 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 2.681 ; 2.740 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 2.927 ; 3.028 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 2.606 ; 2.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 2.590 ; 2.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 2.735 ; 2.802 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 2.700 ; 2.756 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 2.904 ; 2.988 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.635 ; 2.679 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 2.512 ; 2.538 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.562 ; 2.589 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 2.577 ; 2.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.540 ; 2.570 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 2.522 ; 2.545 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 2.463 ; 2.516 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 2.496 ; 2.518 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.243 ; 3.375 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 2.986 ; 3.120 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 2.900 ; 2.989 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.349 ; 3.489 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.317 ; 3.469 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 4.018 ; 4.290 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.074 ; 3.175 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.269 ; 3.430 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 2.626 ; 2.682 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.023 ; 3.133 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 2.928 ; 3.013 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 2.826 ; 2.941 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.796 ; 2.873 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.847 ; 2.929 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.043 ; 3.144 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 2.843 ; 2.915 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.857 ; 1.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.857 ; 1.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.196 ; 2.247 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.517 ; 2.599 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.236 ; 2.302 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.065 ; 2.098 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.350 ; 2.407 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 2.178 ; 2.141 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 2.306 ; 2.369 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 2.255 ; 2.299 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 2.390 ; 2.464 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 2.332 ; 2.389 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 2.299 ; 2.339 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 2.236 ; 2.271 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 2.224 ; 2.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 2.178 ; 2.207 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 2.237 ; 2.141 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 4.295 ; 4.235 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 2.284 ; 2.323 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 2.870 ; 2.994 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 3.783 ; 3.633 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 2.767 ; 2.866 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 2.607 ; 2.696 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 4.053 ; 3.909 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 2.837 ; 2.952 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 2.318 ; 2.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 2.280 ; 2.268 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 4.199 ; 4.130 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_CE_N      ; CLOCK2_50  ; 3.464 ; 3.318 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 2.339 ; 2.374 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 2.758 ; 2.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 2.677 ; 2.745 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 2.405 ; 2.450 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 2.526 ; 2.577 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 2.508 ; 2.562 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 2.560 ; 2.609 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 2.511 ; 2.549 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 2.499 ; 2.549 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 2.538 ; 2.578 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 2.745 ; 2.836 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 2.432 ; 2.456 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 2.361 ; 2.377 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 2.467 ; 2.492 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 2.445 ; 2.486 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 2.339 ; 2.374 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 2.556 ; 2.600 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK2_50  ; 2.469 ; 2.540 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;       ; 1.187 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250 ;       ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;       ; 1.216 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229 ;       ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.185 ; 2.202 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.674 ; 2.759 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.726 ; 2.822 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.210 ; 2.224 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.441 ; 2.491 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.917 ; 3.033 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.667 ; 2.761 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.185 ; 2.202 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.817 ; 2.921 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.343 ; 2.385 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;       ; 1.195 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.019 ; 2.016 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.285 ; 2.327 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.306 ; 2.332 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.231 ; 2.258 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.301 ; 2.333 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.136 ; 2.148 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.019 ; 2.016 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.167 ; 2.177 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.216 ; 2.230 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 2.492 ; 2.564 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.075 ; 2.085 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.518 ; 2.586 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.709 ; 2.817 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.609 ; 2.687 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.507 ; 2.553 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.212 ; 2.240 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.563 ; 2.629 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.374 ; 2.429 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.075 ; 2.085 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 2.332 ; 2.421 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.641 ;    ;    ; 5.565 ;
; SW[1]      ; LEDR[1]     ; 4.386 ;    ;    ; 5.282 ;
; SW[2]      ; LEDR[2]     ; 4.415 ;    ;    ; 5.296 ;
; SW[3]      ; LEDR[3]     ; 4.364 ;    ;    ; 5.233 ;
; SW[4]      ; LEDR[4]     ; 4.351 ;    ;    ; 5.233 ;
; SW[5]      ; LEDR[5]     ; 4.449 ;    ;    ; 5.361 ;
; SW[6]      ; LEDR[6]     ; 4.656 ;    ;    ; 5.591 ;
; SW[7]      ; LEDR[7]     ; 4.551 ;    ;    ; 5.465 ;
; SW[8]      ; LEDR[8]     ; 4.791 ;    ;    ; 5.770 ;
; SW[9]      ; LEDR[9]     ; 5.306 ;    ;    ; 6.258 ;
; SW[10]     ; LEDR[10]    ; 4.949 ;    ;    ; 5.925 ;
; SW[11]     ; LEDR[11]    ; 4.768 ;    ;    ; 5.730 ;
; SW[12]     ; LEDR[12]    ; 4.753 ;    ;    ; 5.705 ;
; SW[13]     ; LEDR[13]    ; 4.593 ;    ;    ; 5.534 ;
; SW[14]     ; LEDR[14]    ; 4.688 ;    ;    ; 5.652 ;
; SW[15]     ; LEDR[15]    ; 5.646 ;    ;    ; 6.659 ;
; SW[16]     ; LEDR[16]    ; 4.588 ;    ;    ; 5.530 ;
; SW[17]     ; LEDR[17]    ; 4.582 ;    ;    ; 5.524 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.481 ;    ;    ; 5.392 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;    ;    ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.261 ;    ;    ; 5.130 ;
; SW[3]      ; LEDR[3]     ; 4.212 ;    ;    ; 5.070 ;
; SW[4]      ; LEDR[4]     ; 4.200 ;    ;    ; 5.070 ;
; SW[5]      ; LEDR[5]     ; 4.293 ;    ;    ; 5.193 ;
; SW[6]      ; LEDR[6]     ; 4.494 ;    ;    ; 5.416 ;
; SW[7]      ; LEDR[7]     ; 4.392 ;    ;    ; 5.293 ;
; SW[8]      ; LEDR[8]     ; 4.621 ;    ;    ; 5.584 ;
; SW[9]      ; LEDR[9]     ; 5.154 ;    ;    ; 6.093 ;
; SW[10]     ; LEDR[10]    ; 4.773 ;    ;    ; 5.733 ;
; SW[11]     ; LEDR[11]    ; 4.599 ;    ;    ; 5.546 ;
; SW[12]     ; LEDR[12]    ; 4.585 ;    ;    ; 5.523 ;
; SW[13]     ; LEDR[13]    ; 4.431 ;    ;    ; 5.358 ;
; SW[14]     ; LEDR[14]    ; 4.521 ;    ;    ; 5.471 ;
; SW[15]     ; LEDR[15]    ; 5.478 ;    ;    ; 6.477 ;
; SW[16]     ; LEDR[16]    ; 4.425 ;    ;    ; 5.353 ;
; SW[17]     ; LEDR[17]    ; 4.420 ;    ;    ; 5.348 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.132 ; 2.039 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.497 ; 2.404 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.484 ; 2.391 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.450 ; 2.357 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.485 ; 2.392 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.450 ; 2.357 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.505 ; 2.412 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.505 ; 2.412 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.445 ; 2.352 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.377 ; 2.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.377 ; 2.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.491 ; 2.398 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.396 ; 2.303 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.491 ; 2.398 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.517 ; 2.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.426 ; 2.361 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.377 ; 2.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.637 ; 2.544 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.809 ; 2.716 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.620 ; 2.527 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.803 ; 2.710 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.803 ; 2.710 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.988 ; 2.895 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.637 ; 2.544 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.802 ; 2.709 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.377 ; 2.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.457 ; 2.364 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.457 ; 2.364 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.457 ; 2.364 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.445 ; 2.352 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.278 ; 2.185 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.445 ; 2.352 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.132 ; 2.039 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.494 ; 2.401 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.213 ; 3.139 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.306 ; 3.232 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.093 ; 3.019 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.093 ; 3.019 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.077 ; 3.003 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 2.922 ; 2.848 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 2.922 ; 2.848 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 2.726 ; 2.652 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 2.661 ; 2.568 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.494 ; 2.401 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 2.844 ; 2.751 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 2.843 ; 2.750 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.579 ; 3.486 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.295 ; 3.221 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.077 ; 3.003 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.295 ; 3.221 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.825 ; 1.732 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.176 ; 2.083 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.163 ; 2.070 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.130 ; 2.037 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.163 ; 2.070 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.130 ; 2.037 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.183 ; 2.090 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.183 ; 2.090 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.126 ; 2.033 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.060 ; 1.967 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.060 ; 1.967 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.170 ; 2.077 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.078 ; 1.985 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.170 ; 2.077 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.195 ; 2.102 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.104 ; 2.039 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.060 ; 1.967 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.310 ; 2.217 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.475 ; 2.382 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.294 ; 2.201 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.469 ; 2.376 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.469 ; 2.376 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.646 ; 2.553 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.310 ; 2.217 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.468 ; 2.375 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.060 ; 1.967 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.137 ; 2.044 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.137 ; 2.044 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.137 ; 2.044 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.126 ; 2.033 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 1.965 ; 1.872 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.126 ; 2.033 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 1.825 ; 1.732 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.173 ; 2.080 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 2.852 ; 2.778 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 2.942 ; 2.868 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 2.737 ; 2.663 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 2.737 ; 2.663 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 2.722 ; 2.648 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 2.573 ; 2.499 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 2.573 ; 2.499 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 2.385 ; 2.311 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 2.332 ; 2.239 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.173 ; 2.080 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 2.508 ; 2.415 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 2.507 ; 2.414 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.214 ; 3.121 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 2.931 ; 2.857 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 2.722 ; 2.648 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 2.931 ; 2.857 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.094     ; 2.187     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.522     ; 2.615     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.511     ; 2.604     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.459     ; 2.552     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.514     ; 2.607     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.459     ; 2.552     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.537     ; 2.630     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.537     ; 2.630     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.465     ; 2.558     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.375     ; 2.468     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.375     ; 2.468     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.518     ; 2.611     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.401     ; 2.494     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.518     ; 2.611     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.550     ; 2.643     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.479     ; 2.544     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.375     ; 2.468     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.667     ; 2.760     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.861     ; 2.954     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.642     ; 2.735     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.857     ; 2.950     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.857     ; 2.950     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.064     ; 3.157     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.667     ; 2.760     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.854     ; 2.947     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.375     ; 2.468     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.474     ; 2.567     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.474     ; 2.567     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.474     ; 2.567     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.465     ; 2.558     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.264     ; 2.357     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.465     ; 2.558     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.094     ; 2.187     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.517     ; 2.610     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.348     ; 3.422     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.454     ; 3.528     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.211     ; 3.285     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.211     ; 3.285     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.188     ; 3.262     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.008     ; 3.082     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.008     ; 3.082     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 2.771     ; 2.845     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 2.712     ; 2.805     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.517     ; 2.610     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 2.917     ; 3.010     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 2.912     ; 3.005     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.755     ; 3.848     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.440     ; 3.514     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.188     ; 3.262     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.440     ; 3.514     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.784     ; 1.877     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.195     ; 2.288     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.185     ; 2.278     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.135     ; 2.228     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.188     ; 2.281     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.135     ; 2.228     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.210     ; 2.303     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.210     ; 2.303     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.141     ; 2.234     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.054     ; 2.147     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.054     ; 2.147     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.192     ; 2.285     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.079     ; 2.172     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.192     ; 2.285     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.222     ; 2.315     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.152     ; 2.217     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.054     ; 2.147     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.335     ; 2.428     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.521     ; 2.614     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.311     ; 2.404     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.517     ; 2.610     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.517     ; 2.610     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.715     ; 2.808     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.335     ; 2.428     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.514     ; 2.607     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.054     ; 2.147     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.150     ; 2.243     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.150     ; 2.243     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.150     ; 2.243     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.141     ; 2.234     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 1.948     ; 2.041     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.141     ; 2.234     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 1.784     ; 1.877     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.191     ; 2.284     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 2.979     ; 3.053     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.081     ; 3.155     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 2.847     ; 2.921     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 2.847     ; 2.921     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 2.826     ; 2.900     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 2.652     ; 2.726     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 2.652     ; 2.726     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 2.425     ; 2.499     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 2.378     ; 2.471     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.191     ; 2.284     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 2.575     ; 2.668     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 2.570     ; 2.663     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.379     ; 3.472     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.068     ; 3.142     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 2.826     ; 2.900     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.068     ; 3.142     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 95
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.237 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+-------------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                           ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -16.291    ; 0.098 ; -4.265   ; 0.483   ; 4.680               ;
;  CLOCK2_50                                      ; -16.291    ; 0.100 ; 10.052   ; 0.483   ; 9.205               ;
;  CLOCK3_50                                      ; N/A        ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; N/A        ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  u6|altpll_component|auto_generated|pll1|clk[1] ; 1.448      ; 0.098 ; 1.673    ; 2.765   ; 4.680               ;
;  u6|altpll_component|auto_generated|pll1|clk[3] ; 4.361      ; 0.159 ; -4.265   ; 1.145   ; 12.180              ;
; Design-wide TNS                                 ; -10548.603 ; 0.0   ; -388.224 ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                      ; -10548.603 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                      ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[1] ; 0.000      ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000      ; 0.000 ; -388.224 ; 0.000   ; 0.000               ;
+-------------------------------------------------+------------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.769 ; 5.274 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.769 ; 5.274 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.770 ; 4.283 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.770 ; 4.283 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.350 ; 5.742 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.820 ; 4.241 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.428 ; 4.819 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.201 ; 4.602 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.569 ; 4.977 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.322 ; 4.716 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.413 ; 4.821 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.465 ; 4.862 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.830 ; 4.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.442 ; 4.835 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.506 ; 4.920 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.875 ; 4.294 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.829 ; 5.268 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.831 ; 4.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.481 ; 4.885 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.481 ; 4.876 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.874 ; 5.306 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.905 ; 5.346 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.957 ; 5.369 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.013 ; 5.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.784 ; 5.211 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.350 ; 5.742 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.646 ; 5.063 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.725 ; 5.144 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.142 ; 4.560 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.125 ; 4.543 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.359 ; 4.755 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.460 ; 4.864 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.594 ; 5.015 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.781 ; 4.201 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.455 ; 4.847 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; KEY[*]       ; CLOCK2_50  ; 8.708 ; 9.430 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]      ; CLOCK2_50  ; 8.708 ; 9.430 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.675 ; 5.225 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.515 ; 4.989 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 4.675 ; 5.225 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.262 ; 4.757 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.613 ; 5.111 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.497 ; 4.983 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.307 ; 4.806 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.380 ; 4.890 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.536 ; 5.029 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.361 ; 4.775 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.983 ; 4.412 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.662 ; 5.122 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.361 ; 4.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 4.639 ; 5.070 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 4.665 ; 5.191 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.487 ; 4.958 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 4.599 ; 5.136 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -0.499 ; -1.245 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -0.499 ; -1.245 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.650 ; -1.416 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.650 ; -1.416 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.586 ; -2.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -1.627 ; -2.334 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -1.900 ; -2.639 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -1.796 ; -2.533 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -1.979 ; -2.715 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -1.847 ; -2.577 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -1.906 ; -2.648 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.928 ; -2.673 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.621 ; -2.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -1.907 ; -2.652 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -1.952 ; -2.707 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -1.665 ; -2.375 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.090 ; -2.851 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -1.637 ; -2.344 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -1.957 ; -2.702 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -1.943 ; -2.688 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -2.103 ; -2.868 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -2.112 ; -2.880 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.150 ; -2.929 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.174 ; -2.960 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -2.067 ; -2.844 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.316 ; -3.124 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -1.999 ; -2.759 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.019 ; -2.792 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -1.760 ; -2.494 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.745 ; -2.479 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -1.867 ; -2.603 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -1.910 ; -2.660 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.966 ; -2.716 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.586 ; -2.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -1.904 ; -2.627 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; KEY[*]       ; CLOCK2_50  ; -3.160 ; -4.151 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]      ; CLOCK2_50  ; -3.160 ; -4.151 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -1.730 ; -2.489 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -1.997 ; -2.808 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -2.087 ; -2.937 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -1.888 ; -2.684 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -2.058 ; -2.887 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -1.987 ; -2.802 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -1.911 ; -2.715 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -1.948 ; -2.766 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -2.001 ; -2.825 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -1.912 ; -2.695 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -1.730 ; -2.489 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -2.068 ; -2.883 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -1.922 ; -2.714 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -2.037 ; -2.841 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -2.076 ; -2.911 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -1.984 ; -2.785 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -2.048 ; -2.878 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 11.996 ; 12.163 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 10.850 ; 10.620 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.693  ; 5.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.284  ; 4.210  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.287  ; 5.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.893  ; 4.852  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.842  ; 4.742  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.600  ; 4.528  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.979  ; 4.912  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.270  ; 5.221  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.931  ; 4.893  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.923  ; 4.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.748  ; 4.718  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.182  ; 4.111  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.693  ; 5.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.851  ; 4.784  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.851  ; 4.784  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.352  ; 4.263  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.333  ; 5.231  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.357  ; 5.311  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ; 2.821  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.790  ; 3.731  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 10.012 ; 9.970  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.137  ; 7.026  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.930  ; 6.816  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 7.503  ; 7.395  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.817  ; 6.685  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.811  ; 6.695  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.971  ; 6.854  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.984  ; 6.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.470  ; 7.348  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.877  ; 6.711  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.632  ; 6.517  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.959  ; 6.844  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.718  ; 6.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 7.489  ; 7.352  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.269  ; 6.120  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.831  ; 6.727  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.840  ; 6.701  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.433  ; 8.263  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.178  ; 8.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.745  ; 7.616  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 9.021  ; 8.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 8.689  ; 8.548  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 10.012 ; 9.970  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 8.356  ; 8.211  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.397  ; 8.304  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.807  ; 6.666  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 8.030  ; 7.950  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.135  ; 7.025  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.575  ; 7.538  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.278  ; 7.131  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.095  ; 6.924  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.506  ; 7.391  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 7.429  ; 7.290  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.538  ; 5.431  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.229  ; 4.134  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.943  ; 4.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.538  ; 5.431  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.024  ; 4.903  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.701  ; 4.611  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.242  ; 5.151  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 10.236 ; 9.773  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 7.332  ; 7.215  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 6.906  ; 6.758  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 7.631  ; 7.531  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 7.432  ; 7.281  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 7.181  ; 7.049  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 7.225  ; 7.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 7.155  ; 7.028  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 6.567  ; 6.402  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 7.189  ; 7.088  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 10.197 ; 9.759  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 7.588  ; 7.427  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 8.373  ; 8.221  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 9.475  ; 9.042  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 7.881  ; 7.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 8.325  ; 8.195  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 10.236 ; 9.773  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 8.701  ; 8.515  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 7.274  ; 7.090  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 7.422  ; 7.262  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 9.854  ; 9.453  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_CE_N      ; CLOCK2_50  ; 7.464  ; 7.624  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 6.046  ; 5.985  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 6.023  ; 5.881  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 5.889  ; 5.731  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 5.297  ; 5.170  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 5.564  ; 5.416  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 5.548  ; 5.415  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 5.615  ; 5.457  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 5.519  ; 5.353  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 5.558  ; 5.385  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 5.622  ; 5.449  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 6.046  ; 5.985  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 5.423  ; 5.248  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 5.252  ; 5.096  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 5.483  ; 5.325  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 5.434  ; 5.279  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 5.211  ; 5.067  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 5.659  ; 5.485  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK2_50  ; 5.588  ; 5.407  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; 2.665  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 6.391  ; 6.244  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.866  ; 5.750  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.904  ; 5.800  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.878  ; 4.758  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.330  ; 5.238  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 6.391  ; 6.244  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.856  ; 5.797  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.871  ; 4.761  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 6.167  ; 6.044  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.222  ; 5.089  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 5.150  ; 5.004  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.031  ; 4.963  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.135  ; 4.999  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.948  ; 4.852  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.150  ; 5.004  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.695  ; 4.605  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.429  ; 4.348  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.845  ; 4.715  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.907  ; 4.789  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 5.525  ; 5.436  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 5.973  ; 5.871  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.554  ; 5.461  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.973  ; 5.871  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.783  ; 5.665  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.627  ; 5.445  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.944  ; 4.838  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 5.699  ; 5.565  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.269  ; 5.150  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.628  ; 4.529  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 5.157  ; 5.117  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 6.046 ; 6.451 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 5.540 ; 5.658 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.816 ; 1.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 1.878 ; 1.880 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.362 ; 2.409 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.162 ; 2.245 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.145 ; 2.170 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.026 ; 2.043 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.190 ; 2.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.353 ; 2.456 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.193 ; 2.282 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.178 ; 2.225 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.111 ; 2.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 1.816 ; 1.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.559 ; 2.654 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 1.895 ; 1.903 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.139 ; 2.201 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 1.895 ; 1.903 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.387 ; 2.448 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.409 ; 2.491 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ; 1.220 ;       ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CS_N      ; CLOCK2_50  ; 1.657 ; 1.629 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.463 ; 2.516 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 2.823 ; 2.904 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 2.681 ; 2.740 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 2.927 ; 3.028 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 2.606 ; 2.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 2.590 ; 2.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 2.735 ; 2.802 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 2.700 ; 2.756 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 2.904 ; 2.988 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.635 ; 2.679 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 2.512 ; 2.538 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.562 ; 2.589 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 2.577 ; 2.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.540 ; 2.570 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 2.522 ; 2.545 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 2.463 ; 2.516 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 2.496 ; 2.518 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.243 ; 3.375 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 2.986 ; 3.120 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 2.900 ; 2.989 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.349 ; 3.489 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.317 ; 3.469 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 4.018 ; 4.290 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.074 ; 3.175 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.269 ; 3.430 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 2.626 ; 2.682 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.023 ; 3.133 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 2.928 ; 3.013 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 2.826 ; 2.941 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.796 ; 2.873 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.847 ; 2.929 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.043 ; 3.144 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 2.843 ; 2.915 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.857 ; 1.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.857 ; 1.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.196 ; 2.247 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.517 ; 2.599 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.236 ; 2.302 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.065 ; 2.098 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.350 ; 2.407 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 2.178 ; 2.141 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 2.306 ; 2.369 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 2.255 ; 2.299 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 2.390 ; 2.464 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 2.332 ; 2.389 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 2.299 ; 2.339 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 2.236 ; 2.271 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 2.224 ; 2.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 2.178 ; 2.207 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 2.237 ; 2.141 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 4.295 ; 4.235 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 2.284 ; 2.323 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 2.870 ; 2.994 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 3.783 ; 3.633 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 2.767 ; 2.866 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 2.607 ; 2.696 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 4.053 ; 3.909 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 2.837 ; 2.952 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 2.318 ; 2.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 2.280 ; 2.268 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 4.199 ; 4.130 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_CE_N      ; CLOCK2_50  ; 3.464 ; 3.318 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 2.339 ; 2.374 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 2.758 ; 2.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 2.677 ; 2.745 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 2.405 ; 2.450 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 2.526 ; 2.577 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 2.508 ; 2.562 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 2.560 ; 2.609 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 2.511 ; 2.549 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 2.499 ; 2.549 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 2.538 ; 2.578 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 2.745 ; 2.836 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 2.432 ; 2.456 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 2.361 ; 2.377 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 2.467 ; 2.492 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 2.445 ; 2.486 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 2.339 ; 2.374 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 2.556 ; 2.600 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK2_50  ; 2.469 ; 2.540 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;       ; 1.187 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250 ;       ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;       ; 1.216 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229 ;       ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.185 ; 2.202 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.674 ; 2.759 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.726 ; 2.822 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.210 ; 2.224 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.441 ; 2.491 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.917 ; 3.033 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.667 ; 2.761 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.185 ; 2.202 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.817 ; 2.921 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.343 ; 2.385 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;       ; 1.195 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.019 ; 2.016 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.285 ; 2.327 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.306 ; 2.332 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.231 ; 2.258 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.301 ; 2.333 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.136 ; 2.148 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.019 ; 2.016 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.167 ; 2.177 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.216 ; 2.230 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 2.492 ; 2.564 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.075 ; 2.085 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.518 ; 2.586 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.709 ; 2.817 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.609 ; 2.687 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.507 ; 2.553 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.212 ; 2.240 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.563 ; 2.629 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.374 ; 2.429 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.075 ; 2.085 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 2.332 ; 2.421 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.879  ;    ;    ; 9.426  ;
; SW[1]      ; LEDR[1]     ; 8.443  ;    ;    ; 8.975  ;
; SW[2]      ; LEDR[2]     ; 8.542  ;    ;    ; 9.006  ;
; SW[3]      ; LEDR[3]     ; 8.473  ;    ;    ; 8.897  ;
; SW[4]      ; LEDR[4]     ; 8.385  ;    ;    ; 8.895  ;
; SW[5]      ; LEDR[5]     ; 8.534  ;    ;    ; 9.091  ;
; SW[6]      ; LEDR[6]     ; 8.916  ;    ;    ; 9.467  ;
; SW[7]      ; LEDR[7]     ; 8.743  ;    ;    ; 9.266  ;
; SW[8]      ; LEDR[8]     ; 9.249  ;    ;    ; 9.866  ;
; SW[9]      ; LEDR[9]     ; 9.791  ;    ;    ; 10.421 ;
; SW[10]     ; LEDR[10]    ; 9.617  ;    ;    ; 10.137 ;
; SW[11]     ; LEDR[11]    ; 9.190  ;    ;    ; 9.761  ;
; SW[12]     ; LEDR[12]    ; 9.166  ;    ;    ; 9.722  ;
; SW[13]     ; LEDR[13]    ; 8.848  ;    ;    ; 9.426  ;
; SW[14]     ; LEDR[14]    ; 9.015  ;    ;    ; 9.631  ;
; SW[15]     ; LEDR[15]    ; 10.482 ;    ;    ; 11.168 ;
; SW[16]     ; LEDR[16]    ; 8.860  ;    ;    ; 9.440  ;
; SW[17]     ; LEDR[17]    ; 8.839  ;    ;    ; 9.416  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.481 ;    ;    ; 5.392 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;    ;    ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.261 ;    ;    ; 5.130 ;
; SW[3]      ; LEDR[3]     ; 4.212 ;    ;    ; 5.070 ;
; SW[4]      ; LEDR[4]     ; 4.200 ;    ;    ; 5.070 ;
; SW[5]      ; LEDR[5]     ; 4.293 ;    ;    ; 5.193 ;
; SW[6]      ; LEDR[6]     ; 4.494 ;    ;    ; 5.416 ;
; SW[7]      ; LEDR[7]     ; 4.392 ;    ;    ; 5.293 ;
; SW[8]      ; LEDR[8]     ; 4.621 ;    ;    ; 5.584 ;
; SW[9]      ; LEDR[9]     ; 5.154 ;    ;    ; 6.093 ;
; SW[10]     ; LEDR[10]    ; 4.773 ;    ;    ; 5.733 ;
; SW[11]     ; LEDR[11]    ; 4.599 ;    ;    ; 5.546 ;
; SW[12]     ; LEDR[12]    ; 4.585 ;    ;    ; 5.523 ;
; SW[13]     ; LEDR[13]    ; 4.431 ;    ;    ; 5.358 ;
; SW[14]     ; LEDR[14]    ; 4.521 ;    ;    ; 5.471 ;
; SW[15]     ; LEDR[15]    ; 5.478 ;    ;    ; 6.477 ;
; SW[16]     ; LEDR[16]    ; 4.425 ;    ;    ; 5.353 ;
; SW[17]     ; LEDR[17]    ; 4.420 ;    ;    ; 5.348 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_CTS      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_CTS      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_CTS      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SDATA     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; CLOCK2_50                                      ; 2523341      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 56           ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 33429        ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 9            ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 9            ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 9029         ; 40       ; 7337     ; 1707     ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; CLOCK2_50                                      ; 2523341      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 56           ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 33429        ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[1] ; 9            ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 9            ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 9029         ; 40       ; 7337     ; 1707     ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                          ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 7281     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 506      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 113      ; 0        ; 56       ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 24       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                           ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 7281     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[1] ; 506      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; 113      ; 0        ; 56       ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 24       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 83    ; 83   ;
; Unconstrained Input Port Paths  ; 379   ; 379  ;
; Unconstrained Output Ports      ; 201   ; 201  ;
; Unconstrained Output Port Paths ; 528   ; 528  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sat Jun 17 21:48:16 2023
Info: Command: quartus_sta DE2_115_AR -c DE2_115_AR
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 80 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_9lj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_md9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_ejj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_ohj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe12|dffe13a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe9|dffe10a* 
Info (332104): Reading SDC File: 'Image_Loader_Wrapper/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE2_115_AR.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[3]} {u6|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Frame_Cont[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Warning (332060): Node: Corner_Finder:corner_finder|col_counter_r[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Corner_Finder:corner_finder|last_ul_addr_w[0][11] is being clocked by Corner_Finder:corner_finder|col_counter_r[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.291          -10548.603 CLOCK2_50 
    Info (332119):     1.448               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.361               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.277               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.286               0.000 CLOCK2_50 
    Info (332119):     0.371               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -4.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.265            -388.224 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.673               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    10.052               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.014
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.014               0.000 CLOCK2_50 
    Info (332119):     2.393               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     5.198               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.689               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.417               0.000 CLOCK2_50 
    Info (332119):    12.188               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 95 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 95
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.415 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Frame_Cont[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Warning (332060): Node: Corner_Finder:corner_finder|col_counter_r[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Corner_Finder:corner_finder|last_ul_addr_w[0][11] is being clocked by Corner_Finder:corner_finder|col_counter_r[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.809
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.809           -7672.052 CLOCK2_50 
    Info (332119):     2.266               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.120               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.277               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.300               0.000 CLOCK2_50 
    Info (332119):     0.339               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -3.524
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.524            -267.082 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.546               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    10.977               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.921
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.921               0.000 CLOCK2_50 
    Info (332119):     2.163               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.554               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.680
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.680               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.443               0.000 CLOCK2_50 
    Info (332119):    12.180               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 95 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 95
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.873 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Frame_Cont[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Warning (332060): Node: Corner_Finder:corner_finder|col_counter_r[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Corner_Finder:corner_finder|last_ul_addr_w[0][11] is being clocked by Corner_Finder:corner_finder|col_counter_r[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.647
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.647               0.000 CLOCK2_50 
    Info (332119):     5.413               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     8.530               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.098               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.100               0.000 CLOCK2_50 
    Info (332119):     0.159               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.151             -52.312 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     5.499               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.677               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.483               0.000 CLOCK2_50 
    Info (332119):     1.145               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.765               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.757
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.757               0.000 u6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.205               0.000 CLOCK2_50 
    Info (332119):    12.256               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 95 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 95
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.237 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 5318 megabytes
    Info: Processing ended: Sat Jun 17 21:48:38 2023
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:24


