/**
 ******************************************************************************
 * @file      x32m7xx_sdram.h
 * @version   v1.0.0
 ******************************************************************************
 * @attention
 *
 * Copyright (c) 2026 X-CORE LABS PTE. LTD.
 * All rights reserved.
 *
 * Usage, modification, and distribution of this software, whether in source
 * code or compiled binary format, are authorized provided that the following
 * criteria are strictly met:
 *
 * 1. Any distribution of the source code must leave this copyright header,
 * the current list of conditions, and the enclosed disclaimer intact.
 * 2. When distributing in binary format, the corresponding documentation
 * and/or materials must clearly replicate this copyright notice, the
 * conditions, and the disclaimer.
 * 3. The name of the organization or its contributors cannot be utilized to
 * promote or endorse any derivative products built upon this software
 * without obtaining prior explicit written consent.
 *
 * THIS SOFTWARE PACKAGE IS DELIVERED ON AN "AS-IS" BASIS. THE COPYRIGHT
 * HOLDERS AND AUTHORS EXPRESSLY DISCLAIM ALL WARRANTIES, WHETHER EXPLICIT
 * OR IMPLIED, WHICH INCLUDES BUT IS NOT LIMITED TO ANY IMPLIED ASSURANCES
 * OF COMMERCIAL UTILITY OR FITNESS FOR A SPECIFIC REQUIREMENT. UNDER NO
 * CIRCUMSTANCES SHALL THE CREATORS OR CONTRIBUTORS BE HELD ACCOUNTABLE FOR
 * ANY DIRECT, INDIRECT, ACCIDENTAL, SPECIAL, PUNITIVE, OR SUBSEQUENT DAMAGES
 * (SUCH AS, BUT NOT LIMITED TO, PROCUREMENT OF ALTERNATIVE GOODS, LOSS OF
 * DATA, LOSS OF REVENUE, OR OPERATIONAL INTERRUPTIONS). THIS LIMITATION OF
 * LIABILITY APPLIES REGARDLESS OF THE LEGAL THEORY STATED - WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE) - ARISING FROM
 * ANY USE OF THIS CODE, EVEN IF PREVIOUSLY ADVISED OF SUCH POTENTIAL RISKS.
 ******************************************************************************
 */

#ifndef __X32M7XX_SDRAM_H__
#define __X32M7XX_SDRAM_H__

#ifdef __cplusplus
extern "C" {
#endif

#include "x32m7xx.h"


/**  SDRAM Timing parameters structure definition   **/
typedef struct
{
	uint32_t RowActiveTime;                /*   Defines the minimum Self Refresh period in number of memory clock cycles.
                                                This parameter can be a value between Min_Data = 1 and Max_Data = 64  TRAS 1 */
	
	uint32_t RowCycleTime;                 /*   Defines the delay between the Refresh command and the Activate command
                                                and the delay between two consecutive Refresh commands in number of
                                                memory clock cycles.
                                                This parameter can be a value between Min_Data = 1 and Max_Data = 64  TRC 2 */
	
    uint32_t RowActToRowActDelay;          /*   Defines the delay between two active commands to different banks
                                            	in number of memory clock cycles.
                                                This parameter can be a value between Min_Data = 1 and Max_Data = 64  TRRD 3 */
	
	uint32_t PrechargeTime;                /*   Defines the delay between a Precharge Command and an other command
                                                in number of memory clock cycles.
                                                This parameter can be a value between Min_Data = 1 and Max_Data = 64 TRP 4 */
	
	uint32_t WriteRecoveryTime;            /*   Defines the Write recovery Time in number of memory clock cycles.
                                                This parameter can be a value between Min_Data = 1 and Max_Data = 64 TWR 5 */

    uint32_t RefreshCycleTime;             /*   Defines the delay between any two consecutive commands in number 
	                                            of memory clock cycles.
                                                This parameter can be a value between Min_Data = 1 and Max_Data = 64  TRFC 6 */
																							
	uint32_t RAStoCASDelay;                /*   Defines the delay between the Activate Command and a Read/Write
                                                command in number of memory clock cycles.
                                                This parameter can be a value between Min_Data = 1 and Max_Data = 16 TRCD 7 */
	
} SDRAM_TimingType;

/** Defines the number of SDRAM Devices    **/
typedef enum
{
    SDRAM_DEVICE_1            = 1,
    SDRAM_DEVICE_2                      
} SDRAM_DeviceType;

/*** SDRAM Macro Definition Start ***/
#define SDRAM_REG_BIT_MASK                      ((uint32_t)0x00000000U)
/** SDRAM Device Enable **/
#define SDRAM_DEVICE_ENABLE                     (SDRAM_CFG_SDRAMEN)
#define SDRAM_DEVICE_DISABLE                    (~((uint32_t)SDRAM_CFG_SDRAMEN))

/** SDRAM Device Refresh Commands Enable **/
#define SDRAM_DEVICE_REFRESH_ENABLE             (SDRAM_CFG_REFRESHEN)
#define SDRAM_DEVICE_REFRESH_DISABLE            (~((uint32_t)SDRAM_CFG_REFRESHEN))

/** SDRAM Device Auto Precharge Enable **/
#define SDRAM_DEVICE_AUTOPRECHRG_ENABLE         (SDRAM_CFG_AUTOPCHEN)
#define SDRAM_DEVICE_AUTOPRECHRG_DISABLE        (~((uint32_t)SDRAM_CFG_AUTOPCHEN))

/** SDRAM Device Bus Width **/
#define SDRAM_DEVICE_BUSWID_8BITS               SDRAM_REG_BIT_MASK
#define SDRAM_DEVICE_BUSWID_16BITS              (SDRAM_CFG_BUSWID_0)
#define SDRAM_DEVICE_BUSWID_32BITS              (SDRAM_CFG_BUSWID_1)
#define SDRAM_DEVICE_BUSWID_MASK                (~((uint32_t)(SDRAM_CFG_BUSWID)))

/** SDRAM Device Burst Length **/
#define SDRAM_DEVICE_BURSTLEN_1                 SDRAM_REG_BIT_MASK
#define SDRAM_DEVICE_BURSTLEN_2                 (SDRAM_CFG_BURSTLEN_0)
#define SDRAM_DEVICE_BURSTLEN_4                 (SDRAM_CFG_BURSTLEN_0 | SDRAM_CFG_BURSTLEN_1)
#define SDRAM_DEVICE_BURSTLEN_8                 (SDRAM_CFG_BURSTLEN_0 | SDRAM_CFG_BURSTLEN_1 | SDRAM_CFG_BURSTLEN_2)
#define SDRAM_DEVICE_BURSTLEN_MASK              (~((uint32_t)(SDRAM_CFG_BURSTLEN)))

/** SDRAM Device CAS Latency **/
#define SDRAM_DEVICE_CASLTCY_0                  SDRAM_REG_BIT_MASK
#define SDRAM_DEVICE_CASLTCY_1                  (SDRAM_CFG_CASLATENCY_0)
#define SDRAM_DEVICE_CASLTCY_2                  (SDRAM_CFG_CASLATENCY_1)
#define SDRAM_DEVICE_CASLTCY_3                  (SDRAM_CFG_CASLATENCY_0 | SDRAM_CFG_CASLATENCY_1)
#define SDRAM_DEVICE_CASLTCY_MASK               (~((uint32_t)(SDRAM_CFG_CASLATENCY)))

/** SDRAM Device Prefetch Read Enable **/
#define SDRAM_DEVICE_PREFETCHREAD_ENABLE        (SDRAM_CFG_PREFCHRDEN)
#define SDRAM_DEVICE_PREFETCHREADG_DISABLE      (~((uint32_t)SDRAM_CFG_PREFCHRDEN))

/** SDRAM Device Store On Miss Enable **/
#define SDRAM_DEVICE_SOM_ENABLE                 (SDRAM_CFG_SOMEN)
#define SDRAM_DEVICE_SOM_DISABLE                (~((uint32_t)SDRAM_CFG_SOMEN))

/** SDRAM Device Bank Interleaving Enable **/
#define SDRAM_DEVICE_BANKIL_ENABLE              (SDRAM_CFG_BANKINTRLEN)
#define SDRAM_DEVICE_BANKIL_DISABLE             (~((uint32_t)SDRAM_CFG_BANKINTRLEN))

/** SDRAM Device Address Configration **/
#define SDRAM_BANK4_ROW4096_COL256       SDRAM_REG_BIT_MASK
#define SDRAM_BANK4_ROW4096_COL512       (SDRAM_CFG_ADDCFG_0)
#define SDRAM_BANK4_ROW4096_COL1024      (SDRAM_CFG_ADDCFG_1)
#define SDRAM_BANK4_ROW4096_COL2048      (SDRAM_CFG_ADDCFG_0 | SDRAM_CFG_ADDCFG_1)

#define SDRAM_BANK4_ROW8192_COL256       (SDRAM_CFG_ADDCFG_2)
#define SDRAM_BANK4_ROW8192_COL512       (SDRAM_CFG_ADDCFG_0 | SDRAM_CFG_ADDCFG_2)
#define SDRAM_BANK4_ROW8192_COL1024      (SDRAM_CFG_ADDCFG_1 | SDRAM_CFG_ADDCFG_2)
#define SDRAM_BANK4_ROW8192_COL2048      (SDRAM_CFG_ADDCFG_0 | SDRAM_CFG_ADDCFG_1 | SDRAM_CFG_ADDCFG_2)

#define SDRAM_BANK4_ROW2048_COL256       (SDRAM_CFG_ADDCFG_3)
#define SDRAM_BANK4_ROW2048_COL512       (SDRAM_CFG_ADDCFG_0 | SDRAM_CFG_ADDCFG_3)
#define SDRAM_BANK4_ROW2048_COL1024      (SDRAM_CFG_ADDCFG_1 | SDRAM_CFG_ADDCFG_3)
#define SDRAM_BANK4_ROW2048_COL2048      (SDRAM_CFG_ADDCFG_0 | SDRAM_CFG_ADDCFG_1 | SDRAM_CFG_ADDCFG_3)

#define SDRAM_DEVICE_ADDCFG_MASK                (~((uint32_t)SDRAM_CFG_ADDCFG))

/** SDRAM Operatio Setup of Clock enable **/
#define SDRAM_CLOCK_ENABLE                      (SDRAM_OS_CKEN)
#define SDRAM_CLOCK_DISABLE                     (~((uint32_t)SDRAM_OS_CKEN))

/** SDRAM Operatio Setup of Operation Code **/
#define SDRAM_OPCODE_NONE                       SDRAM_REG_BIT_MASK
#define SDRAM_OPCODE_PRECHRG                    (SDRAM_OS_OPCODE_0)
#define SDRAM_OPCODE_REFRESH                    (SDRAM_OS_OPCODE_1)
#define SDRAM_OPCODE_LOADMODE                   (SDRAM_OS_OPCODE_0 | SDRAM_OS_OPCODE_1)
#define SDRAM_OPCODE_MASK                       (~((uint32_t)(SDRAM_OS_OPCODE)))

/** SDRAM Operatio Setup of Chip Select **/
#define SDRAM_CS_ALL                            SDRAM_REG_BIT_MASK
#define SDRAM_CS_SDRAM2_ONLY                    (SDRAM_OS_CS_0)
#define SDRAM_CS_SDRAM1_ONLY                    (SDRAM_OS_CS_1)
#define SDRAM_CS_NONE                           (SDRAM_OS_CS_0 | SDRAM_OS_CS_1)
#define SDRAM_CS_MASK                           (~((uint32_t)(SDRAM_OS_CS)))

/** SDRAM Operatio Setup of Bank Address **/
#define SDRAM_BANKADD_1                         SDRAM_REG_BIT_MASK
#define SDRAM_BANKADD_2                         (SDRAM_OS_BANKADD_0)
#define SDRAM_BANKADD_3                         (SDRAM_OS_BANKADD_1)
#define SDRAM_BANKADD_4                         (SDRAM_OS_BANKADD_0 | SDRAM_OS_BANKADD_1)
#define SDRAM_BANKADD_MASK                      (~((uint32_t)(SDRAM_OS_BANKADD)))

/** SDRAM Operatio Setup of Address **/
#define SDRAM_OS_ADDRESS_MASK                   (~((uint32_t)SDRAM_OS_ADD))

/** SDRAM Write Protection **/
#define SDRAM_WP_SDRAM1_ENABLE                  (SDRAM_WP_WP1)
#define SDRAM_WP_SDRAM1_DISABLE                 (~((uint32_t)SDRAM_WP_WP1))
#define SDRAM_WP_SDRAM2_ENABLE                  (SDRAM_WP_WP2)
#define SDRAM_WP_SDRAM2_DISABLE                 (~((uint32_t)SDRAM_WP_WP2))

#define SDRAM_REMAP_ENABLE                  (0x1U)
#define SDRAM_REMAP_DISABLE                 (0x0U)
/*** SDRAM Macro Definition End ***/

/** SDRAM Functions **/
void SDRAM_DeInit(void);
void SDRAM_TimingInit(SDRAM_TimingType *Timing);
void SDRAM_RefreshIntervalInit(uint32_t RefreshIntervalTime);
void SDRAM_SetDeviceAddress(SDRAM_DeviceType DeviceNo, uint32_t BaseAddr, uint32_t AddrMask);
void SDRAM_EnableDevice(SDRAM_DeviceType DeviceNo, FunctionalState Cmd);
void SDRAM_EnableRefreshCMD(SDRAM_DeviceType DeviceNo, FunctionalState Cmd);
void SDRAM_EnableAutoPrecharge(SDRAM_DeviceType DeviceNo, FunctionalState Cmd);
void SDRAM_EnablePrefetchRead(SDRAM_DeviceType DeviceNo, FunctionalState Cmd);
void SDRAM_EnableSOM(SDRAM_DeviceType DeviceNo, FunctionalState Cmd);
void SDRAM_EnableBankInterleave(SDRAM_DeviceType DeviceNo, FunctionalState Cmd);
void SDRAM_ConfigBusWidth(SDRAM_DeviceType DeviceNo, uint32_t BusWidth);
void SDRAM_ConfigBurstLength(SDRAM_DeviceType DeviceNo, uint32_t BurstLength);
void SDRAM_ConfigCASLatency(SDRAM_DeviceType DeviceNo, uint32_t Latency);
void SDRAM_ConfigAddress(SDRAM_DeviceType DeviceNo, uint32_t Address);
void SDRAM_EnableClock(FunctionalState Cmd);
void SDRAM_SetOperationCode(uint32_t OperationCode);
void SDRAM_SetDeviceSelect(uint32_t ChipSelect);
void SDRAM_SetBank(uint32_t BankNo);
void SDRAM_SetAddress(uint32_t Address);
void SDRAM_EnableWriteProtection(SDRAM_DeviceType DeviceNo, FunctionalState Cmd);
void SDRAM_EnableAddressRemap(FunctionalState Cmd);

#ifdef __cplusplus
}
#endif

#endif /*__X32M7XX_SDRAM_H__ */

