

================================================================
== Vitis HLS Report for 'bf16add_fast'
================================================================
* Date:           Sat Oct 25 22:00:26 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.787 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.78>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_bits" [./bf16_accl.h:114]   --->   Operation 3 'read' 'b_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_bits" [./bf16_accl.h:114]   --->   Operation 4 'read' 'a_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mb = trunc i16 %b_bits_read" [./bf16_accl.h:114]   --->   Operation 5 'trunc' 'mb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ma = trunc i16 %a_bits_read" [./bf16_accl.h:114]   --->   Operation 6 'trunc' 'ma' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 15" [./bf16_accl.h:127]   --->   Operation 7 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 15" [./bf16_accl.h:127]   --->   Operation 8 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ea = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_read, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 9 'partselect' 'ea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%eb = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %b_bits_read, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 10 'partselect' 'eb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i7 %ma" [./bf16_accl.h:129]   --->   Operation 11 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i7 %mb" [./bf16_accl.h:129]   --->   Operation 12 'zext' 'zext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%icmp_ln134 = icmp_eq  i8 %ea, i8 255" [./bf16_accl.h:134]   --->   Operation 13 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.81ns)   --->   "%icmp_ln135 = icmp_eq  i7 %ma, i7 0" [./bf16_accl.h:135]   --->   Operation 14 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%icmp_ln142 = icmp_eq  i8 %eb, i8 255" [./bf16_accl.h:142]   --->   Operation 15 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%trunc_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_read, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 16 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%or_ln144 = or i7 %trunc_ln1, i7 %ma" [./bf16_accl.h:144]   --->   Operation 17 'or' 'or_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 14" [./bf16_accl.h:144]   --->   Operation 18 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_7, i7 %or_ln144" [./bf16_accl.h:144]   --->   Operation 19 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144 = icmp_eq  i8 %or_ln, i8 0" [./bf16_accl.h:144]   --->   Operation 20 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.28ns)   --->   "%or_ln142 = or i1 %icmp_ln142, i1 %icmp_ln144" [./bf16_accl.h:142]   --->   Operation 21 'or' 'or_ln142' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.81ns)   --->   "%icmp_ln138 = icmp_eq  i7 %mb, i7 0" [./bf16_accl.h:138]   --->   Operation 22 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%xor_ln138 = xor i1 %tmp_5, i1 %tmp_6" [./bf16_accl.h:138]   --->   Operation 23 'xor' 'xor_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%and_ln138 = and i1 %icmp_ln138, i1 %xor_ln138" [./bf16_accl.h:138]   --->   Operation 24 'and' 'and_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%and_ln138_1 = and i1 %and_ln138, i1 %icmp_ln142" [./bf16_accl.h:138]   --->   Operation 25 'and' 'and_ln138_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138 = select i1 %and_ln138_1, i16 32641, i16 %a_bits_read" [./bf16_accl.h:138]   --->   Operation 26 'select' 'select_ln138' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%trunc_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %b_bits_read, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 27 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%or_ln145_1 = or i7 %trunc_ln2, i7 %mb" [./bf16_accl.h:145]   --->   Operation 28 'or' 'or_ln145_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 14" [./bf16_accl.h:145]   --->   Operation 29 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_8, i7 %or_ln145_1" [./bf16_accl.h:145]   --->   Operation 30 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145 = icmp_eq  i8 %or_ln1, i8 0" [./bf16_accl.h:145]   --->   Operation 31 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%icmp_ln158 = icmp_ne  i8 %ea, i8 0" [./bf16_accl.h:158]   --->   Operation 32 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma" [./bf16_accl.h:158]   --->   Operation 33 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%icmp_ln158_1 = icmp_ne  i8 %eb, i8 0" [./bf16_accl.h:158]   --->   Operation 34 'icmp' 'icmp_ln158_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln158_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb" [./bf16_accl.h:158]   --->   Operation 35 'bitconcatenate' 'or_ln158_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.39ns)   --->   "%select_ln158 = select i1 %icmp_ln158, i8 %or_ln4, i8 %zext_ln129" [./bf16_accl.h:158]   --->   Operation 36 'select' 'select_ln158' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158, i8 0" [./bf16_accl.h:159]   --->   Operation 37 'bitconcatenate' 'A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.39ns)   --->   "%select_ln158_1 = select i1 %icmp_ln158_1, i8 %or_ln158_1, i8 %zext_ln129_1" [./bf16_accl.h:158]   --->   Operation 38 'select' 'select_ln158_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%B = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_1, i8 0" [./bf16_accl.h:159]   --->   Operation 39 'bitconcatenate' 'B' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%icmp_ln162 = icmp_eq  i8 %ea, i8 0" [./bf16_accl.h:162]   --->   Operation 40 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%ea1 = select i1 %icmp_ln162, i8 1, i8 %ea" [./bf16_accl.h:162]   --->   Operation 41 'select' 'ea1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%icmp_ln163 = icmp_eq  i8 %eb, i8 0" [./bf16_accl.h:163]   --->   Operation 42 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.39ns)   --->   "%eb1 = select i1 %icmp_ln163, i8 1, i8 %eb" [./bf16_accl.h:163]   --->   Operation 43 'select' 'eb1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.84ns)   --->   "%icmp_ln166 = icmp_ult  i8 %ea1, i8 %eb1" [./bf16_accl.h:166]   --->   Operation 44 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.28ns)   --->   "%xor_ln166 = xor i1 %icmp_ln166, i1 1" [./bf16_accl.h:166]   --->   Operation 45 'xor' 'xor_ln166' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node maxe_1)   --->   "%maxe = select i1 %xor_ln166, i8 %ea, i8 %eb" [./bf16_accl.h:166]   --->   Operation 46 'select' 'maxe' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i8 %ea1" [./bf16_accl.h:167]   --->   Operation 47 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i8 %eb1" [./bf16_accl.h:167]   --->   Operation 48 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.76ns)   --->   "%sub_ln167 = sub i9 %zext_ln167, i9 %zext_ln167_1" [./bf16_accl.h:167]   --->   Operation 49 'sub' 'sub_ln167' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.76ns)   --->   "%sub_ln167_1 = sub i9 %zext_ln167_1, i9 %zext_ln167" [./bf16_accl.h:167]   --->   Operation 50 'sub' 'sub_ln167_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.39ns)   --->   "%diff = select i1 %xor_ln166, i9 %sub_ln167, i9 %sub_ln167_1" [./bf16_accl.h:167]   --->   Operation 51 'select' 'diff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i9 %diff" [./bf16_accl.h:167]   --->   Operation 52 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.88ns)   --->   "%icmp_ln172 = icmp_sgt  i9 %diff, i9 11" [./bf16_accl.h:172]   --->   Operation 53 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.84ns)   --->   "%icmp_ln178 = icmp_ult  i8 %ea1, i8 %eb1" [./bf16_accl.h:178]   --->   Operation 54 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.35ns)   --->   "%B_1 = select i1 %icmp_ln178, i16 %A, i16 %B" [./bf16_accl.h:178]   --->   Operation 55 'select' 'B_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.35ns)   --->   "%A_1 = select i1 %icmp_ln178, i16 %B, i16 %A" [./bf16_accl.h:178]   --->   Operation 56 'select' 'A_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i16 %A_1" [./bf16_accl.h:178]   --->   Operation 57 'zext' 'zext_ln178_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_1 = select i1 %icmp_ln178, i8 %eb, i8 %maxe" [./bf16_accl.h:178]   --->   Operation 58 'select' 'maxe_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i8 %maxe_1" [./bf16_accl.h:166]   --->   Operation 59 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 60 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.84ns)   --->   "%icmp_ln182 = icmp_slt  i8 %tmp_9, i8 1" [./bf16_accl.h:182]   --->   Operation 61 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.88ns)   --->   "%icmp_ln184 = icmp_eq  i9 %diff, i9 0" [./bf16_accl.h:184]   --->   Operation 62 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_1, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 63 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%zext_ln184 = zext i15 %lshr_ln" [./bf16_accl.h:184]   --->   Operation 64 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%B_aln = select i1 %icmp_ln184, i16 %B_1, i16 %zext_ln184" [./bf16_accl.h:184]   --->   Operation 65 'select' 'B_aln' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln191)   --->   "%shl_ln191 = shl i32 1, i32 %sext_ln167" [./bf16_accl.h:191]   --->   Operation 66 'shl' 'shl_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln191)   --->   "%trunc_ln191 = trunc i32 %shl_ln191" [./bf16_accl.h:191]   --->   Operation 67 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191 = add i16 %trunc_ln191, i16 65535" [./bf16_accl.h:191]   --->   Operation 68 'add' 'add_ln191' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sticky)   --->   "%lost = and i16 %add_ln191, i16 %B_1" [./bf16_accl.h:191]   --->   Operation 69 'and' 'lost' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky = icmp_ne  i16 %lost, i16 0" [./bf16_accl.h:192]   --->   Operation 70 'icmp' 'sticky' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%sext_ln167cast = trunc i32 %sext_ln167" [./bf16_accl.h:193]   --->   Operation 71 'trunc' 'sext_ln167cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%B_aln_1 = lshr i16 %B_1, i16 %sext_ln167cast" [./bf16_accl.h:193]   --->   Operation 72 'lshr' 'B_aln_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_2 = select i1 %icmp_ln182, i16 %B_aln, i16 %B_aln_1" [./bf16_accl.h:182]   --->   Operation 73 'select' 'B_aln_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i16 %B_aln_2" [./bf16_accl.h:181]   --->   Operation 74 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.85ns)   --->   "%M = add i17 %zext_ln181, i17 %zext_ln178_1" [./bf16_accl.h:210]   --->   Operation 75 'add' 'M' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %M, i32 16" [./bf16_accl.h:221]   --->   Operation 76 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.76ns)   --->   "%maxe_2 = add i9 %zext_ln166, i9 1" [./bf16_accl.h:221]   --->   Operation 77 'add' 'maxe_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.39ns)   --->   "%maxe_3 = select i1 %tmp_10, i9 %maxe_2, i9 %zext_ln166" [./bf16_accl.h:221]   --->   Operation 78 'select' 'maxe_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %M, i32 1, i32 16" [./bf16_accl.h:221]   --->   Operation 79 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.85ns)   --->   "%add_ln221 = add i16 %B_aln_2, i16 %A_1" [./bf16_accl.h:221]   --->   Operation 80 'add' 'add_ln221' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.35ns)   --->   "%M_1 = select i1 %tmp_10, i16 %trunc_ln5, i16 %add_ln221" [./bf16_accl.h:221]   --->   Operation 81 'select' 'M_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i16 %M_1" [./bf16_accl.h:210]   --->   Operation 82 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_1, i32 15" [./bf16_accl.h:224]   --->   Operation 83 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln210, i1 1" [./bf16_accl.h:20]   --->   Operation 84 'ctlz' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.01ns)   --->   "%lz = add i32 %tmp, i32 4294967280" [./bf16_accl.h:225]   --->   Operation 85 'add' 'lz' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.71>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln172)   --->   "%select_ln174 = select i1 %xor_ln166, i16 %a_bits_read, i16 %b_bits_read" [./bf16_accl.h:174]   --->   Operation 86 'select' 'select_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln244)   --->   "%xor_ln182 = xor i1 %icmp_ln182, i1 1" [./bf16_accl.h:182]   --->   Operation 87 'xor' 'xor_ln182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln244)   --->   "%sticky_1 = and i1 %sticky, i1 %xor_ln182" [./bf16_accl.h:182]   --->   Operation 88 'and' 'sticky_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i9 %maxe_3" [./bf16_accl.h:221]   --->   Operation 89 'zext' 'zext_ln221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.28ns)   --->   "%xor_ln224_1 = xor i1 %tmp_11, i1 1" [./bf16_accl.h:224]   --->   Operation 90 'xor' 'xor_ln224_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.88ns)   --->   "%icmp_ln224 = icmp_eq  i9 %maxe_3, i9 0" [./bf16_accl.h:224]   --->   Operation 91 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.99ns)   --->   "%icmp_ln226 = icmp_sgt  i32 %lz, i32 0" [./bf16_accl.h:226]   --->   Operation 92 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i9 %maxe_3" [./bf16_accl.h:227]   --->   Operation 93 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.99ns)   --->   "%icmp_ln227 = icmp_slt  i32 %lz, i32 %zext_ln227" [./bf16_accl.h:227]   --->   Operation 94 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node lz_1)   --->   "%xor_ln227 = xor i1 %icmp_ln227, i1 1" [./bf16_accl.h:227]   --->   Operation 95 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_1 = select i1 %xor_ln227, i32 %zext_ln227, i32 %lz" [./bf16_accl.h:227]   --->   Operation 96 'select' 'lz_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node M_3)   --->   "%lz_1cast = trunc i32 %lz_1" [./bf16_accl.h:228]   --->   Operation 97 'trunc' 'lz_1cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node M_3)   --->   "%M_2 = shl i16 %M_1, i16 %lz_1cast" [./bf16_accl.h:228]   --->   Operation 98 'shl' 'M_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i32 %lz_1" [./bf16_accl.h:229]   --->   Operation 99 'trunc' 'trunc_ln229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.85ns)   --->   "%maxe_4 = sub i16 %zext_ln221, i16 %trunc_ln229" [./bf16_accl.h:229]   --->   Operation 100 'sub' 'maxe_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln226_1)   --->   "%xor_ln224 = xor i1 %icmp_ln224, i1 1" [./bf16_accl.h:224]   --->   Operation 101 'xor' 'xor_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln226_1)   --->   "%and_ln226 = and i1 %icmp_ln226, i1 %xor_ln224" [./bf16_accl.h:226]   --->   Operation 102 'and' 'and_ln226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln226_1 = and i1 %and_ln226, i1 %xor_ln224_1" [./bf16_accl.h:226]   --->   Operation 103 'and' 'and_ln226_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node maxe_6)   --->   "%maxe_5 = select i1 %and_ln226_1, i16 %maxe_4, i16 %zext_ln221" [./bf16_accl.h:226]   --->   Operation 104 'select' 'maxe_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node maxe_6)   --->   "%and_ln224 = and i1 %icmp_ln224, i1 %xor_ln224_1" [./bf16_accl.h:224]   --->   Operation 105 'and' 'and_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_6 = select i1 %and_ln224, i16 0, i16 %maxe_5" [./bf16_accl.h:224]   --->   Operation 106 'select' 'maxe_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.90ns) (out node of the LUT)   --->   "%M_3 = select i1 %and_ln226_1, i16 %M_2, i16 %M_1" [./bf16_accl.h:226]   --->   Operation 107 'select' 'M_3' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node round_up_3)   --->   "%round_up = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_3, i32 8" [./bf16_accl.h:234]   --->   Operation 108 'bitselect' 'round_up' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%frac_keep = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_3, i32 8, i32 15" [./bf16_accl.h:234]   --->   Operation 109 'partselect' 'frac_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_3, i32 8, i32 14" [./bf16_accl.h:235]   --->   Operation 110 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i8 %frac_keep" [./bf16_accl.h:235]   --->   Operation 111 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln244)   --->   "%tmp_s = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_1" [./bf16_accl.h:244]   --->   Operation 112 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln244)   --->   "%trunc_ln244 = trunc i16 %M_3" [./bf16_accl.h:244]   --->   Operation 113 'trunc' 'trunc_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln244)   --->   "%or_ln244 = or i2 %trunc_ln244, i2 %tmp_s" [./bf16_accl.h:244]   --->   Operation 114 'or' 'or_ln244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln244)   --->   "%tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_3, i32 2, i32 6" [./bf16_accl.h:244]   --->   Operation 115 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln244)   --->   "%or_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_13, i2 %or_ln244" [./bf16_accl.h:244]   --->   Operation 116 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln244 = icmp_ne  i7 %or_ln2, i7 0" [./bf16_accl.h:244]   --->   Operation 117 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node round_up_3)   --->   "%round_up_2 = or i1 %icmp_ln244, i1 %round_up" [./bf16_accl.h:244]   --->   Operation 118 'or' 'round_up_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node round_up_3)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_3, i32 7" [./bf16_accl.h:248]   --->   Operation 119 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_3 = and i1 %round_up_2, i1 %tmp_14" [./bf16_accl.h:248]   --->   Operation 120 'and' 'round_up_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i1 %round_up_3" [./bf16_accl.h:242]   --->   Operation 121 'zext' 'zext_ln242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i1 %round_up_3" [./bf16_accl.h:248]   --->   Operation 122 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln248_1 = zext i1 %round_up_3" [./bf16_accl.h:248]   --->   Operation 123 'zext' 'zext_ln248_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.76ns)   --->   "%rounded = add i9 %zext_ln242, i9 %zext_ln235" [./bf16_accl.h:248]   --->   Operation 124 'add' 'rounded' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.76ns)   --->   "%add_ln248_1 = add i8 %zext_ln248_1, i8 %frac_keep" [./bf16_accl.h:248]   --->   Operation 125 'add' 'add_ln248_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded, i32 8" [./bf16_accl.h:251]   --->   Operation 126 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.85ns)   --->   "%maxe_7 = add i16 %maxe_6, i16 1" [./bf16_accl.h:251]   --->   Operation 127 'add' 'maxe_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.35ns)   --->   "%maxe_8 = select i1 %tmp_15, i16 %maxe_7, i16 %maxe_6" [./bf16_accl.h:251]   --->   Operation 128 'select' 'maxe_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln3)   --->   "%trunc_ln9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln248_1, i32 1, i32 7" [./bf16_accl.h:251]   --->   Operation 129 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.77ns)   --->   "%add_ln251 = add i7 %zext_ln248, i7 %trunc_ln8" [./bf16_accl.h:251]   --->   Operation 130 'add' 'add_ln251' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln3)   --->   "%m7 = select i1 %tmp_15, i7 %trunc_ln9, i7 %add_ln251" [./bf16_accl.h:251]   --->   Operation 131 'select' 'm7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (1.10ns)   --->   "%icmp_ln254 = icmp_ugt  i16 %maxe_8, i16 254" [./bf16_accl.h:254]   --->   Operation 132 'icmp' 'icmp_ln254' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln3)   --->   "%trunc_ln23 = trunc i16 %maxe_8" [./bf16_accl.h:23]   --->   Operation 133 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln23, i7 %m7" [./bf16_accl.h:23]   --->   Operation 134 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.36>
ST_2 : Operation 135 [1/1] (0.28ns)   --->   "%or_ln142_1 = or i1 %icmp_ln134, i1 %or_ln142" [./bf16_accl.h:142]   --->   Operation 135 'or' 'or_ln142_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.28ns)   --->   "%or_ln145 = or i1 %or_ln142_1, i1 %icmp_ln145" [./bf16_accl.h:145]   --->   Operation 136 'or' 'or_ln145' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln172)   --->   "%xor_ln145 = xor i1 %or_ln145, i1 1" [./bf16_accl.h:145]   --->   Operation 137 'xor' 'xor_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln172 = and i1 %icmp_ln172, i1 %xor_ln145" [./bf16_accl.h:172]   --->   Operation 138 'and' 'and_ln172' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172 = select i1 %and_ln172, i16 %select_ln174, i16 %or_ln3" [./bf16_accl.h:172]   --->   Operation 139 'select' 'select_ln172' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln135)   --->   "%and_ln135 = and i1 %icmp_ln134, i1 %icmp_ln135" [./bf16_accl.h:135]   --->   Operation 140 'and' 'and_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135 = select i1 %and_ln135, i16 %select_ln138, i16 %select_ln172" [./bf16_accl.h:135]   --->   Operation 141 'select' 'select_ln135' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%xor_ln135 = xor i1 %icmp_ln135, i1 1" [./bf16_accl.h:135]   --->   Operation 142 'xor' 'xor_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%and_ln135_1 = and i1 %icmp_ln134, i1 %xor_ln135" [./bf16_accl.h:135]   --->   Operation 143 'and' 'and_ln135_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%xor_ln142 = xor i1 %or_ln142_1, i1 1" [./bf16_accl.h:142]   --->   Operation 144 'xor' 'xor_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%and_ln145 = and i1 %icmp_ln145, i1 %xor_ln142" [./bf16_accl.h:145]   --->   Operation 145 'and' 'and_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%or_ln145_2 = or i1 %and_ln135_1, i1 %and_ln145" [./bf16_accl.h:145]   --->   Operation 146 'or' 'or_ln145_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145 = select i1 %or_ln145_2, i16 %a_bits_read, i16 %select_ln135" [./bf16_accl.h:145]   --->   Operation 147 'select' 'select_ln145' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln142)   --->   "%xor_ln134 = xor i1 %icmp_ln134, i1 1" [./bf16_accl.h:134]   --->   Operation 148 'xor' 'xor_ln134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln142)   --->   "%and_ln142 = and i1 %or_ln142, i1 %xor_ln134" [./bf16_accl.h:142]   --->   Operation 149 'and' 'and_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln142 = select i1 %and_ln142, i16 %b_bits_read, i16 %select_ln145" [./bf16_accl.h:142]   --->   Operation 150 'select' 'select_ln142' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln254)   --->   "%or_ln172 = or i1 %or_ln145, i1 %icmp_ln172" [./bf16_accl.h:172]   --->   Operation 151 'or' 'or_ln172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln254)   --->   "%xor_ln172 = xor i1 %or_ln172, i1 1" [./bf16_accl.h:172]   --->   Operation 152 'xor' 'xor_ln172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln254)   --->   "%and_ln254 = and i1 %icmp_ln254, i1 %xor_ln172" [./bf16_accl.h:254]   --->   Operation 153 'and' 'and_ln254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln254 = select i1 %and_ln254, i16 32640, i16 %select_ln142" [./bf16_accl.h:254]   --->   Operation 154 'select' 'select_ln254' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%ret_ln258 = ret i16 %select_ln254" [./bf16_accl.h:258]   --->   Operation 155 'ret' 'ret_ln258' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.79ns
The critical path consists of the following:
	wire read operation ('b_bits', ./bf16_accl.h:114) on port 'b_bits' (./bf16_accl.h:114) [3]  (0 ns)
	'icmp' operation ('icmp_ln163', ./bf16_accl.h:163) [42]  (0.849 ns)
	'select' operation ('eb1', ./bf16_accl.h:163) [43]  (0.393 ns)
	'icmp' operation ('icmp_ln166', ./bf16_accl.h:166) [44]  (0.849 ns)
	'xor' operation ('xor_ln166', ./bf16_accl.h:166) [45]  (0.287 ns)
	'select' operation ('diff', ./bf16_accl.h:167) [51]  (0.398 ns)
	'icmp' operation ('icmp_ln184', ./bf16_accl.h:184) [63]  (0.881 ns)
	'select' operation ('B_aln', ./bf16_accl.h:184) [66]  (0 ns)
	'select' operation ('B_aln', ./bf16_accl.h:182) [74]  (0.904 ns)
	'add' operation ('M', ./bf16_accl.h:210) [78]  (0.853 ns)
	'select' operation ('M', ./bf16_accl.h:221) [85]  (0.357 ns)
	'ctlz' operation ('tmp', ./bf16_accl.h:20) [90]  (0 ns)
	'add' operation ('lz', ./bf16_accl.h:225) [91]  (1.02 ns)

 <State 2>: 6.72ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln227', ./bf16_accl.h:227) [94]  (0.991 ns)
	'xor' operation ('xor_ln227', ./bf16_accl.h:227) [95]  (0 ns)
	'select' operation ('lz', ./bf16_accl.h:227) [96]  (0.449 ns)
	'shl' operation ('M_2', ./bf16_accl.h:228) [98]  (0 ns)
	'select' operation ('M', ./bf16_accl.h:226) [107]  (0.904 ns)
	'or' operation ('or_ln244', ./bf16_accl.h:244) [114]  (0 ns)
	'icmp' operation ('icmp_ln244', ./bf16_accl.h:244) [117]  (0.817 ns)
	'or' operation ('round_up', ./bf16_accl.h:244) [118]  (0 ns)
	'and' operation ('round_up', ./bf16_accl.h:248) [120]  (0.287 ns)
	'add' operation ('rounded', ./bf16_accl.h:248) [124]  (0.765 ns)
	'select' operation ('maxe', ./bf16_accl.h:251) [128]  (0.357 ns)
	'select' operation ('select_ln172', ./bf16_accl.h:172) [139]  (0.357 ns)
	'select' operation ('select_ln135', ./bf16_accl.h:135) [141]  (0.357 ns)
	'select' operation ('select_ln145', ./bf16_accl.h:145) [147]  (0.357 ns)
	'select' operation ('select_ln142', ./bf16_accl.h:142) [150]  (0.357 ns)
	'select' operation ('select_ln254', ./bf16_accl.h:254) [154]  (0.357 ns)
	blocking operation 0.36 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
