#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Sep 28 12:27:52 2021
# Process ID: 1804
# Current directory: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2496 C:\Users\jblan\Documents\GitHub\Graphics-Processor-Senior-Project\Project Files\Senior-Project\Senior-Project.xpr
# Log file: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/vivado.log
# Journal file: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.xpr}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/frameBufferTB.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/frameBuffer.v}}
update_compile_order -fileset sim_1
move_files -fileset sim_1 [get_files  {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/frameBufferTB.v}}]
add_files -norecurse {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/frameBuffer.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/TopLevel.v} w ]
add_files {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/TopLevel.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TopLevel [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top frameBufferTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source frameBufferTB.tcl
restart
run 2 ns
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/frameBufferTB/testBuffer}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_topLevel.v} w ]
add_files -fileset sim_1 {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_topLevel.v}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_topLevel [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_ips clk_wiz_0]
generate_target all [get_files  {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.ip_user_files} -ipstatic_source_dir {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/modelsim} {questa=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/questa} {riviera=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/riviera} {activehdl=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_topLevel.tcl
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/Hsync}} 
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/Vsync}} 
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/pixel}} 
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/CLK100MHZ}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/testTopLevel/clockModule}} 
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/testTopLevel/displayEngine/Hcounter}} 
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/testTopLevel/displayEngine/Vcounter}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/testTopLevel/displayEngine/Hcounter/h_count}} 
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run all
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_topLevel.tcl
restart
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/pixel}} 
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/Vsync}} 
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/Hsync}} 
run 10 us
run 10 us
run 10 us
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/testTopLevel/frame/pixel_read}} 
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/testTopLevel/frame/frame}} 
restart
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/testTopLevel/displayEngine/v_count}} 
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/testTopLevel/displayEngine/h_count}} 
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/testTopLevel/displayEngine/active}} 
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/testTopLevel/displayEngine/clk}} 
run 10 us
restart
run 10 us
run 10 us
run 10 us
save_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_topLevel.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_topLevel.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_topLevel.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_topLevel.tcl
run all
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_topLevel.tcl
restart
run all
run 10 us
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_topLevel.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_topLevel.tcl
run 10 us
run 10 us
run all
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_topLevel.tcl
run 10 us
run all
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/testTopLevel/frame/readAddr}} 
run all
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_topLevel.tcl
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_topLevel/testTopLevel/readAddr}} 
restart
run 10 us
save_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
close_sim
launch_simulation
