{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569497730767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569497730783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 13:35:30 2019 " "Processing started: Thu Sep 26 13:35:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569497730783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569497730783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Simen_Fuglestad_L3_del2 -c Simen_Fuglestad_L3_del2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Simen_Fuglestad_L3_del2 -c Simen_Fuglestad_L3_del2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569497730783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569497731247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569497731247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l3_del1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file l3_del1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram32x8_sf-rtl " "Found design unit 1: ram32x8_sf-rtl" {  } { { "L3_del1.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/L3_del1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569497741479 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram32x8_sf " "Found entity 1: ram32x8_sf" {  } { { "L3_del1.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/L3_del1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569497741479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569497741479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simen_fuglestad_l3_del2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simen_fuglestad_l3_del2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Simen_Fuglestad_L3_del2-RTL " "Found design unit 1: Simen_Fuglestad_L3_del2-RTL" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569497741494 ""} { "Info" "ISGN_ENTITY_NAME" "1 Simen_Fuglestad_L3_del2 " "Found entity 1: Simen_Fuglestad_L3_del2" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569497741494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569497741494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_7_seg-RTL " "Found design unit 1: ROM_7_seg-RTL" {  } { { "ROM_7_seg.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/ROM_7_seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569497741494 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_7_seg " "Found entity 1: ROM_7_seg" {  } { { "ROM_7_seg.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/ROM_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569497741494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569497741494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Simen_Fuglestad_L3_del2 " "Elaborating entity \"Simen_Fuglestad_L3_del2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569497741541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram32x8_sf ram32x8_sf:ram32x8_comp " "Elaborating entity \"ram32x8_sf\" for hierarchy \"ram32x8_sf:ram32x8_comp\"" {  } { { "Simen_Fuglestad_L3_del2.vhd" "ram32x8_comp" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569497741565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_7_seg ROM_7_seg:rom_7_seg_0 " "Elaborating entity \"ROM_7_seg\" for hierarchy \"ROM_7_seg:rom_7_seg_0\"" {  } { { "Simen_Fuglestad_L3_del2.vhd" "rom_7_seg_0" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569497741565 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "comb~synth " "Converted tri-state buffer \"comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1569497741784 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "comb~synth " "Converted tri-state buffer \"comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1569497741784 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "comb~synth " "Converted tri-state buffer \"comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1569497741784 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "comb~synth " "Converted tri-state buffer \"comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1569497741784 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "comb~synth " "Converted tri-state buffer \"comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1569497741784 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "comb~synth " "Converted tri-state buffer \"comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1569497741784 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "comb~synth " "Converted tri-state buffer \"comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1569497741784 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "comb~synth " "Converted tri-state buffer \"comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1569497741784 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1569497741784 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram32x8_sf:ram32x8_comp\|mem " "RAM logic \"ram32x8_sf:ram32x8_comp\|mem\" is uninferred due to asynchronous read logic" {  } { { "L3_del1.vhd" "mem" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/L3_del1.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1569497741815 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1569497741815 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569497742177 "|Simen_Fuglestad_L3_del2|HEX7[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1569497742177 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1569497742271 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569497742867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569497742867 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569497742961 "|Simen_Fuglestad_L3_del2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569497742961 "|Simen_Fuglestad_L3_del2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569497742961 "|Simen_Fuglestad_L3_del2|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569497742961 "|Simen_Fuglestad_L3_del2|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569497742961 "|Simen_Fuglestad_L3_del2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569497742961 "|Simen_Fuglestad_L3_del2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569497742961 "|Simen_Fuglestad_L3_del2|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1569497742961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "585 " "Implemented 585 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569497742961 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569497742961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "507 " "Implemented 507 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1569497742961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569497742961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569497742992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 13:35:42 2019 " "Processing ended: Thu Sep 26 13:35:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569497742992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569497742992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569497742992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569497742992 ""}
