git clone --depth 1 --no-tags https://github.com/mfang20/Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/428109984
git clone --depth 1 --no-tags https://github.com/pierce-alvir/FPGA-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/429229478
git clone --depth 1 --no-tags https://github.com/Betelo995/Proyecto_2_Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/429277078
git clone --depth 1 --no-tags https://github.com/yangli1715977/EEE339-Digital-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/429372180
git clone --depth 1 --no-tags https://github.com/AdhamAliAbdelAal/Master-Slave.git f:/verilog_sva_gh_scraper/data/full_repos/429555782
git clone --depth 1 --no-tags https://github.com/egegonul/17-bit-processor-with-my-own-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/428996748
git clone --depth 1 --no-tags https://github.com/CaglayanDokme/VerilogExercises.git f:/verilog_sva_gh_scraper/data/full_repos/430379248
git clone --depth 1 --no-tags https://github.com/Long-jm/verilog_BinaryConvolutionProj.git f:/verilog_sva_gh_scraper/data/full_repos/428410722
git clone --depth 1 --no-tags https://github.com/thesrsakabuvttchi/Systolic_Array.git f:/verilog_sva_gh_scraper/data/full_repos/431096045
git clone --depth 1 --no-tags https://github.com/fengling-aat/digital-lab.git f:/verilog_sva_gh_scraper/data/full_repos/431748886
git clone --depth 1 --no-tags https://github.com/rejunity/Atari-2600-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/432225536
git clone --depth 1 --no-tags https://github.com/vvelfii/test1.git f:/verilog_sva_gh_scraper/data/full_repos/432483456
git clone --depth 1 --no-tags https://github.com/finncrux/216A-F-Project.git f:/verilog_sva_gh_scraper/data/full_repos/429582042
git clone --depth 1 --no-tags https://github.com/charbelcbadr/TFE4152-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/429655678
git clone --depth 1 --no-tags https://github.com/ggozdeonal/VerilogHw1.git f:/verilog_sva_gh_scraper/data/full_repos/429761456
git clone --depth 1 --no-tags https://github.com/stineolsen/dic_project.git f:/verilog_sva_gh_scraper/data/full_repos/429470906
git clone --depth 1 --no-tags https://github.com/rupavaishnavi/DIC-Project.git f:/verilog_sva_gh_scraper/data/full_repos/429943059
git clone --depth 1 --no-tags https://github.com/SafaKucukkomurler/verilog-4-digit-7-segment-timer.git f:/verilog_sva_gh_scraper/data/full_repos/428954396
git clone --depth 1 --no-tags https://github.com/DavideAlaimo/LAB1.git f:/verilog_sva_gh_scraper/data/full_repos/430202268
git clone --depth 1 --no-tags https://github.com/LucasN01/Proyecto_Final_Tecnicas_Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/430510270
git clone --depth 1 --no-tags https://github.com/abf149/spgemm_merger_gamma.git f:/verilog_sva_gh_scraper/data/full_repos/427166003
git clone --depth 1 --no-tags https://github.com/krishagrawal112/MIPS1-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/431569366
git clone --depth 1 --no-tags https://github.com/Neel1812/Half-Precision-Floating-Point-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/431784990
git clone --depth 1 --no-tags https://github.com/xph3120/EC601-ahb2wb-group-project.git f:/verilog_sva_gh_scraper/data/full_repos/429210715
git clone --depth 1 --no-tags https://github.com/vogma/arty7-sdram.git f:/verilog_sva_gh_scraper/data/full_repos/432444421
git clone --depth 1 --no-tags https://github.com/Gianmarco9/validate_injection.git f:/verilog_sva_gh_scraper/data/full_repos/431131586
git clone --depth 1 --no-tags https://github.com/H-Vlad-Montes/Reg_File_Montes_1_Hugo.git f:/verilog_sva_gh_scraper/data/full_repos/431238931
git clone --depth 1 --no-tags https://github.com/sahandzou/UARTVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/431235713
git clone --depth 1 --no-tags https://github.com/VtotheK/Verilogies.git f:/verilog_sva_gh_scraper/data/full_repos/428018284
git clone --depth 1 --no-tags https://github.com/MoienMakkiyan/verilog-tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/428466702
git clone --depth 1 --no-tags https://github.com/dianaMess/VerilogProject.git f:/verilog_sva_gh_scraper/data/full_repos/428710288
git clone --depth 1 --no-tags https://github.com/sunny0177/AES.git f:/verilog_sva_gh_scraper/data/full_repos/429687382
git clone --depth 1 --no-tags https://github.com/phani06041/16-bit-barrel-shift-adder.git f:/verilog_sva_gh_scraper/data/full_repos/429850924
git clone --depth 1 --no-tags https://github.com/letthink/FPGA_-.git f:/verilog_sva_gh_scraper/data/full_repos/427664823
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/PWM_Generator.git f:/verilog_sva_gh_scraper/data/full_repos/427198498
git clone --depth 1 --no-tags https://github.com/MaxMorning/Strontium.git f:/verilog_sva_gh_scraper/data/full_repos/426889244
git clone --depth 1 --no-tags https://github.com/osnr/wrapped_wiggly_ic_1.git f:/verilog_sva_gh_scraper/data/full_repos/426999198
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/My_Proj.git f:/verilog_sva_gh_scraper/data/full_repos/427047410
git clone --depth 1 --no-tags https://github.com/ejohnson9912/c_loop_w_memory.git f:/verilog_sva_gh_scraper/data/full_repos/426826250
git clone --depth 1 --no-tags https://github.com/maulanaisa/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/427044952
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/UART-verilog-program.git f:/verilog_sva_gh_scraper/data/full_repos/427947038
git clone --depth 1 --no-tags https://github.com/jotego/jtkicker.git f:/verilog_sva_gh_scraper/data/full_repos/427772442
git clone --depth 1 --no-tags https://github.com/Carlos-AMG/Verilog_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/431312904
git clone --depth 1 --no-tags https://github.com/anhtu0310/AES_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/431071848
git clone --depth 1 --no-tags https://github.com/imgmz29/Checkpoint5.git f:/verilog_sva_gh_scraper/data/full_repos/428832811
git clone --depth 1 --no-tags https://github.com/nimakolahi/lab1.git f:/verilog_sva_gh_scraper/data/full_repos/430499120
git clone --depth 1 --no-tags https://github.com/kevinjohnmartin/nooman-openpiton.git f:/verilog_sva_gh_scraper/data/full_repos/431014572
git clone --depth 1 --no-tags https://github.com/SafaKucukkomurler/verilog-button-debouncer.git f:/verilog_sva_gh_scraper/data/full_repos/430189947
git clone --depth 1 --no-tags https://github.com/MPego98/Isa_2021_2022_gr_01.git f:/verilog_sva_gh_scraper/data/full_repos/430402430
git clone --depth 1 --no-tags https://github.com/MoisesPerez2305/Reg_File_Perez_1_Moises.git f:/verilog_sva_gh_scraper/data/full_repos/430533729
git clone --depth 1 --no-tags https://github.com/simofii/ISA_GR02_Results.git f:/verilog_sva_gh_scraper/data/full_repos/430445451
git clone --depth 1 --no-tags https://github.com/ar7ch/fpga-tasks.git f:/verilog_sva_gh_scraper/data/full_repos/430505215
git clone --depth 1 --no-tags https://github.com/pacew/fpga-start.git f:/verilog_sva_gh_scraper/data/full_repos/431669256
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab04-2021-2-grupo0-2021-2.git f:/verilog_sva_gh_scraper/data/full_repos/431511595
git clone --depth 1 --no-tags https://github.com/Jayanth-sharma/traffic-light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/431509820
git clone --depth 1 --no-tags https://github.com/73jn/SoC-Sobel.git f:/verilog_sva_gh_scraper/data/full_repos/426682261
git clone --depth 1 --no-tags https://github.com/yukaii2019/ICLAB_HW4.git f:/verilog_sva_gh_scraper/data/full_repos/426703655
git clone --depth 1 --no-tags https://github.com/Tfaulconer/hdl_bits.git f:/verilog_sva_gh_scraper/data/full_repos/426661729
git clone --depth 1 --no-tags https://github.com/featherfeet/OscilloscopeTerminal.git f:/verilog_sva_gh_scraper/data/full_repos/427158796
git clone --depth 1 --no-tags https://github.com/jrmoulton/Vivado-DDF-Dataflow.git f:/verilog_sva_gh_scraper/data/full_repos/427109265
git clone --depth 1 --no-tags https://github.com/giraypultar/wrapped_keyvalue.git f:/verilog_sva_gh_scraper/data/full_repos/427329267
git clone --depth 1 --no-tags https://github.com/Jeon-Kyung-Chan/FPGA-project-3.git f:/verilog_sva_gh_scraper/data/full_repos/429472161
git clone --depth 1 --no-tags https://github.com/wheel-maker/wheel-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/428580615
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/FIR_IIR.git f:/verilog_sva_gh_scraper/data/full_repos/429269812
git clone --depth 1 --no-tags https://github.com/LukeJYK/Single-Cycle-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/429347234
git clone --depth 1 --no-tags https://github.com/s289577/LAB1_ISA.git f:/verilog_sva_gh_scraper/data/full_repos/429760242
git clone --depth 1 --no-tags https://github.com/rsumeshmanjunath/SPECK-32.git f:/verilog_sva_gh_scraper/data/full_repos/429482778
git clone --depth 1 --no-tags https://github.com/RedLeaves699/Multi-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/429737743
git clone --depth 1 --no-tags https://github.com/yukaii2019/ICLAB_LAB5.git f:/verilog_sva_gh_scraper/data/full_repos/432250962
git clone --depth 1 --no-tags https://github.com/lidiofidelis/DIGITAL-PICTURE-FRAME-WITH-INFRARED-CONTROL.git f:/verilog_sva_gh_scraper/data/full_repos/428146609
git clone --depth 1 --no-tags https://github.com/AlmazShai/Watches_7SEG_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/427613461
git clone --depth 1 --no-tags https://github.com/armandsarkani/Pipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/431014645
git clone --depth 1 --no-tags https://github.com/embelon/wb_ram_bus_mux.git f:/verilog_sva_gh_scraper/data/full_repos/426637767
git clone --depth 1 --no-tags https://github.com/vlade1998/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/427170597
git clone --depth 1 --no-tags https://github.com/een212020/MOS-VLSI-Project-32-Bit-Three-Operand-Binary-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/427103374
git clone --depth 1 --no-tags https://github.com/AAAAAThatsSixAs/bees_dont.git f:/verilog_sva_gh_scraper/data/full_repos/430880807
git clone --depth 1 --no-tags https://github.com/AdaShiJ/dtof_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/431884283
git clone --depth 1 --no-tags https://github.com/asimahsan1990/RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/431726487
git clone --depth 1 --no-tags https://github.com/sachacon/EE382N_LUT_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/429277003
git clone --depth 1 --no-tags https://github.com/MarcosND/infra-hard.git f:/verilog_sva_gh_scraper/data/full_repos/429244246
git clone --depth 1 --no-tags https://github.com/uosjapuelks/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/429533195
git clone --depth 1 --no-tags https://github.com/kalani9uggalle/8-bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/429391516
git clone --depth 1 --no-tags https://github.com/SondreSels/IC_Project.git f:/verilog_sva_gh_scraper/data/full_repos/429440866
git clone --depth 1 --no-tags https://github.com/wilkri002/Simulated-pixel-sensor.git f:/verilog_sva_gh_scraper/data/full_repos/429421342
git clone --depth 1 --no-tags https://github.com/rajivramroop/whack-a-mole.git f:/verilog_sva_gh_scraper/data/full_repos/429947780
git clone --depth 1 --no-tags https://github.com/rogerpease/AXIMasterSlaveStream.git f:/verilog_sva_gh_scraper/data/full_repos/430125063
git clone --depth 1 --no-tags https://github.com/laishere/2021girlsday.git f:/verilog_sva_gh_scraper/data/full_repos/426972800
git clone --depth 1 --no-tags https://github.com/gieblawe/problem2_project3.git f:/verilog_sva_gh_scraper/data/full_repos/427523597
git clone --depth 1 --no-tags https://github.com/TheJacobSales/piano-keys-DE2-115-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/432560762
git clone --depth 1 --no-tags https://github.com/ramenguy21/dld-project.git f:/verilog_sva_gh_scraper/data/full_repos/432128974
git clone --depth 1 --no-tags https://github.com/CODERGU7/i2c_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/432185388
git clone --depth 1 --no-tags https://github.com/shimo97/ISA-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/427017306
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/Accelerometer-verilog-program.git f:/verilog_sva_gh_scraper/data/full_repos/427929390
git clone --depth 1 --no-tags https://github.com/Jeon-Kyung-Chan/FPGA-project-1.git f:/verilog_sva_gh_scraper/data/full_repos/428303773
git clone --depth 1 --no-tags https://github.com/JieYan828/MyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/429338645
git clone --depth 1 --no-tags https://github.com/sannahh/2x2-DPS.git f:/verilog_sva_gh_scraper/data/full_repos/429458273
git clone --depth 1 --no-tags https://github.com/llauracampos/Sistema-Estacionamento-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/429574915
git clone --depth 1 --no-tags https://github.com/alessiocicero/isa.git f:/verilog_sva_gh_scraper/data/full_repos/430221055
git clone --depth 1 --no-tags https://github.com/nitheenithee12/HDL_COURSE_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/430368309
git clone --depth 1 --no-tags https://github.com/343-Guilty4Spark/ISA_labs_gr24.git f:/verilog_sva_gh_scraper/data/full_repos/430418784
