# TCL File Generated by Component Editor 18.1
# Mon Feb 24 06:41:54 EST 2020
# DO NOT MODIFY


# 
# QLUT_AVALON "qlut_avalon" v1.0
#  2020.02.24.06:41:54
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module QLUT_AVALON
# 
set_module_property DESCRIPTION ""
set_module_property NAME QLUT_AVALON
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME qlut_avalon
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL QLUT_AVALON
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file QLUT_2B_3IN.vhd VHDL PATH ip/QLUT_AVALON/QLUT_2B_3IN.vhd
add_fileset_file QLUT_AVALON.vhd VHDL PATH ip/QLUT_AVALON/QLUT_AVALON.vhd TOP_LEVEL_FILE
add_fileset_file QUBIC_PROCESSOR.vhd VHDL PATH ip/QLUT_AVALON/QUBIC_PROCESSOR.vhd


# 
# parameters
# 


# 
# module assignments
# 
set_module_assignment embeddedsw.dts.compatible dev,qlut_core
set_module_assignment embeddedsw.dts.group qluts
set_module_assignment embeddedsw.dts.vendor iota


# 
# display items
# 


# 
# connection point iAV_CLK
# 
add_interface iAV_CLK clock end
set_interface_property iAV_CLK clockRate 50000000
set_interface_property iAV_CLK ENABLED true
set_interface_property iAV_CLK EXPORT_OF ""
set_interface_property iAV_CLK PORT_NAME_MAP ""
set_interface_property iAV_CLK CMSIS_SVD_VARIABLES ""
set_interface_property iAV_CLK SVD_ADDRESS_GROUP ""

add_interface_port iAV_CLK iAV_CLK clk Input 1


# 
# connection point iQLUT_CLK
# 
add_interface iQLUT_CLK clock end
set_interface_property iQLUT_CLK clockRate 200000000
set_interface_property iQLUT_CLK ENABLED true
set_interface_property iQLUT_CLK EXPORT_OF ""
set_interface_property iQLUT_CLK PORT_NAME_MAP ""
set_interface_property iQLUT_CLK CMSIS_SVD_VARIABLES ""
set_interface_property iQLUT_CLK SVD_ADDRESS_GROUP ""

add_interface_port iQLUT_CLK iQLUT_CLK clk Input 1


# 
# connection point iAV_RSTn
# 
add_interface iAV_RSTn reset end
set_interface_property iAV_RSTn associatedClock iAV_CLK
set_interface_property iAV_RSTn synchronousEdges DEASSERT
set_interface_property iAV_RSTn ENABLED true
set_interface_property iAV_RSTn EXPORT_OF ""
set_interface_property iAV_RSTn PORT_NAME_MAP ""
set_interface_property iAV_RSTn CMSIS_SVD_VARIABLES ""
set_interface_property iAV_RSTn SVD_ADDRESS_GROUP ""

add_interface_port iAV_RSTn iAV_RSTn reset_n Input 1


# 
# connection point iQLUT_RSTn
# 
add_interface iQLUT_RSTn reset end
set_interface_property iQLUT_RSTn associatedClock iQLUT_CLK
set_interface_property iQLUT_RSTn synchronousEdges DEASSERT
set_interface_property iQLUT_RSTn ENABLED true
set_interface_property iQLUT_RSTn EXPORT_OF ""
set_interface_property iQLUT_RSTn PORT_NAME_MAP ""
set_interface_property iQLUT_RSTn CMSIS_SVD_VARIABLES ""
set_interface_property iQLUT_RSTn SVD_ADDRESS_GROUP ""

add_interface_port iQLUT_RSTn iQLUT_RSTn reset_n Input 1


# 
# connection point qlut_cfg_avalon_slave
# 
add_interface qlut_cfg_avalon_slave avalon end
set_interface_property qlut_cfg_avalon_slave addressUnits WORDS
set_interface_property qlut_cfg_avalon_slave associatedClock iAV_CLK
set_interface_property qlut_cfg_avalon_slave associatedReset iAV_RSTn
set_interface_property qlut_cfg_avalon_slave bitsPerSymbol 8
set_interface_property qlut_cfg_avalon_slave burstOnBurstBoundariesOnly false
set_interface_property qlut_cfg_avalon_slave burstcountUnits WORDS
set_interface_property qlut_cfg_avalon_slave explicitAddressSpan 0
set_interface_property qlut_cfg_avalon_slave holdTime 0
set_interface_property qlut_cfg_avalon_slave linewrapBursts false
set_interface_property qlut_cfg_avalon_slave maximumPendingReadTransactions 0
set_interface_property qlut_cfg_avalon_slave maximumPendingWriteTransactions 0
set_interface_property qlut_cfg_avalon_slave readLatency 0
set_interface_property qlut_cfg_avalon_slave readWaitTime 1
set_interface_property qlut_cfg_avalon_slave setupTime 0
set_interface_property qlut_cfg_avalon_slave timingUnits Cycles
set_interface_property qlut_cfg_avalon_slave writeWaitTime 0
set_interface_property qlut_cfg_avalon_slave ENABLED true
set_interface_property qlut_cfg_avalon_slave EXPORT_OF ""
set_interface_property qlut_cfg_avalon_slave PORT_NAME_MAP ""
set_interface_property qlut_cfg_avalon_slave CMSIS_SVD_VARIABLES ""
set_interface_property qlut_cfg_avalon_slave SVD_ADDRESS_GROUP ""

add_interface_port qlut_cfg_avalon_slave iAV0_ADDRESS address Input 10
add_interface_port qlut_cfg_avalon_slave iAV0_CHIP_SEL chipselect Input 1
add_interface_port qlut_cfg_avalon_slave iAV0_BYTE_EN byteenable Input 8
add_interface_port qlut_cfg_avalon_slave iAV0_WRITE write Input 1
add_interface_port qlut_cfg_avalon_slave iAV0_WRITEDATA writedata Input 64
set_interface_assignment qlut_cfg_avalon_slave embeddedsw.configuration.isFlash 0
set_interface_assignment qlut_cfg_avalon_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment qlut_cfg_avalon_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment qlut_cfg_avalon_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point qubic_proc_avalon_slave
# 
add_interface qubic_proc_avalon_slave avalon end
set_interface_property qubic_proc_avalon_slave addressUnits WORDS
set_interface_property qubic_proc_avalon_slave associatedClock iAV_CLK
set_interface_property qubic_proc_avalon_slave associatedReset iAV_RSTn
set_interface_property qubic_proc_avalon_slave bitsPerSymbol 8
set_interface_property qubic_proc_avalon_slave burstOnBurstBoundariesOnly false
set_interface_property qubic_proc_avalon_slave burstcountUnits WORDS
set_interface_property qubic_proc_avalon_slave explicitAddressSpan 0
set_interface_property qubic_proc_avalon_slave holdTime 0
set_interface_property qubic_proc_avalon_slave linewrapBursts false
set_interface_property qubic_proc_avalon_slave maximumPendingReadTransactions 0
set_interface_property qubic_proc_avalon_slave maximumPendingWriteTransactions 0
set_interface_property qubic_proc_avalon_slave readLatency 0
set_interface_property qubic_proc_avalon_slave readWaitTime 1
set_interface_property qubic_proc_avalon_slave setupTime 0
set_interface_property qubic_proc_avalon_slave timingUnits Cycles
set_interface_property qubic_proc_avalon_slave writeWaitTime 0
set_interface_property qubic_proc_avalon_slave ENABLED true
set_interface_property qubic_proc_avalon_slave EXPORT_OF ""
set_interface_property qubic_proc_avalon_slave PORT_NAME_MAP ""
set_interface_property qubic_proc_avalon_slave CMSIS_SVD_VARIABLES ""
set_interface_property qubic_proc_avalon_slave SVD_ADDRESS_GROUP ""

add_interface_port qubic_proc_avalon_slave iAV3_ADDRESS address Input 9
add_interface_port qubic_proc_avalon_slave iAV3_CHIP_SEL chipselect Input 1
add_interface_port qubic_proc_avalon_slave iAV3_BYTE_EN byteenable Input 2
add_interface_port qubic_proc_avalon_slave iAV3_WRITE write Input 1
add_interface_port qubic_proc_avalon_slave iAV3_WRITEDATA writedata Input 16
add_interface_port qubic_proc_avalon_slave iAV3_READ read Input 1
add_interface_port qubic_proc_avalon_slave oAV3_READDATA readdata Output 16
set_interface_assignment qubic_proc_avalon_slave embeddedsw.configuration.isFlash 0
set_interface_assignment qubic_proc_avalon_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment qubic_proc_avalon_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment qubic_proc_avalon_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point oQUBIC_IRQ
# 
add_interface oQUBIC_IRQ interrupt end
set_interface_property oQUBIC_IRQ associatedAddressablePoint ""
set_interface_property oQUBIC_IRQ associatedClock iAV_CLK
set_interface_property oQUBIC_IRQ associatedReset iAV_RSTn
set_interface_property oQUBIC_IRQ bridgedReceiverOffset ""
set_interface_property oQUBIC_IRQ bridgesToReceiver ""
set_interface_property oQUBIC_IRQ ENABLED true
set_interface_property oQUBIC_IRQ EXPORT_OF ""
set_interface_property oQUBIC_IRQ PORT_NAME_MAP ""
set_interface_property oQUBIC_IRQ CMSIS_SVD_VARIABLES ""
set_interface_property oQUBIC_IRQ SVD_ADDRESS_GROUP ""

add_interface_port oQUBIC_IRQ oQUBIC_IRQ irq Output 1


# 
# connection point qlut_data_avalon_slave
# 
add_interface qlut_data_avalon_slave avalon end
set_interface_property qlut_data_avalon_slave addressUnits WORDS
set_interface_property qlut_data_avalon_slave associatedClock iAV_CLK
set_interface_property qlut_data_avalon_slave associatedReset iAV_RSTn
set_interface_property qlut_data_avalon_slave bitsPerSymbol 8
set_interface_property qlut_data_avalon_slave burstOnBurstBoundariesOnly false
set_interface_property qlut_data_avalon_slave burstcountUnits WORDS
set_interface_property qlut_data_avalon_slave explicitAddressSpan 0
set_interface_property qlut_data_avalon_slave holdTime 0
set_interface_property qlut_data_avalon_slave linewrapBursts false
set_interface_property qlut_data_avalon_slave maximumPendingReadTransactions 0
set_interface_property qlut_data_avalon_slave maximumPendingWriteTransactions 0
set_interface_property qlut_data_avalon_slave readLatency 0
set_interface_property qlut_data_avalon_slave readWaitStates 2
set_interface_property qlut_data_avalon_slave readWaitTime 2
set_interface_property qlut_data_avalon_slave setupTime 0
set_interface_property qlut_data_avalon_slave timingUnits Cycles
set_interface_property qlut_data_avalon_slave writeWaitTime 0
set_interface_property qlut_data_avalon_slave ENABLED true
set_interface_property qlut_data_avalon_slave EXPORT_OF ""
set_interface_property qlut_data_avalon_slave PORT_NAME_MAP ""
set_interface_property qlut_data_avalon_slave CMSIS_SVD_VARIABLES ""
set_interface_property qlut_data_avalon_slave SVD_ADDRESS_GROUP ""

add_interface_port qlut_data_avalon_slave iAV2_ADDRESS address Input 9
add_interface_port qlut_data_avalon_slave iAV2_CHIP_SEL chipselect Input 1
add_interface_port qlut_data_avalon_slave iAV2_WRITE write Input 1
add_interface_port qlut_data_avalon_slave iAV2_WRITEDATA writedata Input 8
add_interface_port qlut_data_avalon_slave iAV2_READ read Input 1
add_interface_port qlut_data_avalon_slave oAV2_READDATA readdata Output 8
set_interface_assignment qlut_data_avalon_slave embeddedsw.configuration.isFlash 0
set_interface_assignment qlut_data_avalon_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment qlut_data_avalon_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment qlut_data_avalon_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point oQPROC_IDLE
# 
add_interface oQPROC_IDLE conduit end
set_interface_property oQPROC_IDLE associatedClock iQLUT_CLK
set_interface_property oQPROC_IDLE associatedReset ""
set_interface_property oQPROC_IDLE ENABLED true
set_interface_property oQPROC_IDLE EXPORT_OF ""
set_interface_property oQPROC_IDLE PORT_NAME_MAP ""
set_interface_property oQPROC_IDLE CMSIS_SVD_VARIABLES ""
set_interface_property oQPROC_IDLE SVD_ADDRESS_GROUP ""

add_interface_port oQPROC_IDLE oQPROC_IDLE new_signal Output 1

