
Bluepill_sinePWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005270  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  08005380  08005380  00006380  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055e8  080055e8  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080055e8  080055e8  00007068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080055e8  080055e8  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055e8  080055e8  000065e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080055ec  080055ec  000065ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080055f0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000068  08005658  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  08005658  000072e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bb60  00000000  00000000  00007091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001be4  00000000  00000000  00012bf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c38  00000000  00000000  000147d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000098d  00000000  00000000  00015410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000186dc  00000000  00000000  00015d9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d00c  00000000  00000000  0002e479  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c813  00000000  00000000  0003b485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c7c98  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e78  00000000  00000000  000c7cdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000cbb54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08005368 	.word	0x08005368

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08005368 	.word	0x08005368

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_d2uiz>:
 8000a4c:	004a      	lsls	r2, r1, #1
 8000a4e:	d211      	bcs.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d211      	bcs.n	8000a7a <__aeabi_d2uiz+0x2e>
 8000a56:	d50d      	bpl.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d40e      	bmi.n	8000a80 <__aeabi_d2uiz+0x34>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_d2uiz+0x3a>
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	4770      	bx	lr
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_d2f>:
 8000a8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a94:	bf24      	itt	cs
 8000a96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9e:	d90d      	bls.n	8000abc <__aeabi_d2f+0x30>
 8000aa0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aac:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ab0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab4:	bf08      	it	eq
 8000ab6:	f020 0001 	biceq.w	r0, r0, #1
 8000aba:	4770      	bx	lr
 8000abc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ac0:	d121      	bne.n	8000b06 <__aeabi_d2f+0x7a>
 8000ac2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac6:	bfbc      	itt	lt
 8000ac8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000acc:	4770      	bxlt	lr
 8000ace:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ad2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad6:	f1c2 0218 	rsb	r2, r2, #24
 8000ada:	f1c2 0c20 	rsb	ip, r2, #32
 8000ade:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ae2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae6:	bf18      	it	ne
 8000ae8:	f040 0001 	orrne.w	r0, r0, #1
 8000aec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af8:	ea40 000c 	orr.w	r0, r0, ip
 8000afc:	fa23 f302 	lsr.w	r3, r3, r2
 8000b00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b04:	e7cc      	b.n	8000aa0 <__aeabi_d2f+0x14>
 8000b06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b0a:	d107      	bne.n	8000b1c <__aeabi_d2f+0x90>
 8000b0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b10:	bf1e      	ittt	ne
 8000b12:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b16:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b1a:	4770      	bxne	lr
 8000b1c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b20:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b24:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	0000      	movs	r0, r0
	...

08000b30 <generate_sine_lookup_table>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void generate_sine_lookup_table(){
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
	for(int i=0;i<SINE_STEPS;i++){
 8000b36:	2300      	movs	r3, #0
 8000b38:	607b      	str	r3, [r7, #4]
 8000b3a:	e03f      	b.n	8000bbc <generate_sine_lookup_table+0x8c>
		float angle=(2.0f*M_PI*i)/SINE_STEPS;
 8000b3c:	6878      	ldr	r0, [r7, #4]
 8000b3e:	f7ff fc59 	bl	80003f4 <__aeabi_i2d>
 8000b42:	a323      	add	r3, pc, #140	@ (adr r3, 8000bd0 <generate_sine_lookup_table+0xa0>)
 8000b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b48:	f7ff fcbe 	bl	80004c8 <__aeabi_dmul>
 8000b4c:	4602      	mov	r2, r0
 8000b4e:	460b      	mov	r3, r1
 8000b50:	4610      	mov	r0, r2
 8000b52:	4619      	mov	r1, r3
 8000b54:	f04f 0200 	mov.w	r2, #0
 8000b58:	4b21      	ldr	r3, [pc, #132]	@ (8000be0 <generate_sine_lookup_table+0xb0>)
 8000b5a:	f7ff fddf 	bl	800071c <__aeabi_ddiv>
 8000b5e:	4602      	mov	r2, r0
 8000b60:	460b      	mov	r3, r1
 8000b62:	4610      	mov	r0, r2
 8000b64:	4619      	mov	r1, r3
 8000b66:	f7ff ff91 	bl	8000a8c <__aeabi_d2f>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	603b      	str	r3, [r7, #0]
		lookup[i]=(sin(angle)+1.0f)*49.5f;
 8000b6e:	6838      	ldr	r0, [r7, #0]
 8000b70:	f7ff fc52 	bl	8000418 <__aeabi_f2d>
 8000b74:	4602      	mov	r2, r0
 8000b76:	460b      	mov	r3, r1
 8000b78:	4610      	mov	r0, r2
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	f003 fc26 	bl	80043cc <sin>
 8000b80:	f04f 0200 	mov.w	r2, #0
 8000b84:	4b17      	ldr	r3, [pc, #92]	@ (8000be4 <generate_sine_lookup_table+0xb4>)
 8000b86:	f7ff fae9 	bl	800015c <__adddf3>
 8000b8a:	4602      	mov	r2, r0
 8000b8c:	460b      	mov	r3, r1
 8000b8e:	4610      	mov	r0, r2
 8000b90:	4619      	mov	r1, r3
 8000b92:	a311      	add	r3, pc, #68	@ (adr r3, 8000bd8 <generate_sine_lookup_table+0xa8>)
 8000b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b98:	f7ff fc96 	bl	80004c8 <__aeabi_dmul>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	460b      	mov	r3, r1
 8000ba0:	4610      	mov	r0, r2
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	f7ff ff52 	bl	8000a4c <__aeabi_d2uiz>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	b2d9      	uxtb	r1, r3
 8000bac:	4a0e      	ldr	r2, [pc, #56]	@ (8000be8 <generate_sine_lookup_table+0xb8>)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	460a      	mov	r2, r1
 8000bb4:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<SINE_STEPS;i++){
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	3301      	adds	r3, #1
 8000bba:	607b      	str	r3, [r7, #4]
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2b31      	cmp	r3, #49	@ 0x31
 8000bc0:	ddbc      	ble.n	8000b3c <generate_sine_lookup_table+0xc>
	}
}
 8000bc2:	bf00      	nop
 8000bc4:	bf00      	nop
 8000bc6:	3708      	adds	r7, #8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	f3af 8000 	nop.w
 8000bd0:	54442d18 	.word	0x54442d18
 8000bd4:	401921fb 	.word	0x401921fb
 8000bd8:	00000000 	.word	0x00000000
 8000bdc:	4048c000 	.word	0x4048c000
 8000be0:	40490000 	.word	0x40490000
 8000be4:	3ff00000 	.word	0x3ff00000
 8000be8:	2000015c 	.word	0x2000015c

08000bec <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM4){
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8000c34 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d114      	bne.n	8000c28 <HAL_TIM_PeriodElapsedCallback+0x3c>
		if(iterator>=SINE_STEPS) iterator=0;
 8000bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000c38 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	2b31      	cmp	r3, #49	@ 0x31
 8000c04:	d902      	bls.n	8000c0c <HAL_TIM_PeriodElapsedCallback+0x20>
 8000c06:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	701a      	strb	r2, [r3, #0]

		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, lookup[iterator]);
 8000c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c38 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	461a      	mov	r2, r3
 8000c12:	4b0a      	ldr	r3, [pc, #40]	@ (8000c3c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000c14:	5c9a      	ldrb	r2, [r3, r2]
 8000c16:	4b0a      	ldr	r3, [pc, #40]	@ (8000c40 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	639a      	str	r2, [r3, #56]	@ 0x38
		iterator++;
 8000c1c:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	3301      	adds	r3, #1
 8000c22:	b2da      	uxtb	r2, r3
 8000c24:	4b04      	ldr	r3, [pc, #16]	@ (8000c38 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000c26:	701a      	strb	r2, [r3, #0]
	}
}
 8000c28:	bf00      	nop
 8000c2a:	370c      	adds	r7, #12
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bc80      	pop	{r7}
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	40000800 	.word	0x40000800
 8000c38:	2000018e 	.word	0x2000018e
 8000c3c:	2000015c 	.word	0x2000015c
 8000c40:	20000084 	.word	0x20000084

08000c44 <_write>:

int _write(int fd, char *ptr, int len) {
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b086      	sub	sp, #24
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	60f8      	str	r0, [r7, #12]
 8000c4c:	60b9      	str	r1, [r7, #8]
 8000c4e:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d002      	beq.n	8000c5c <_write+0x18>
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	2b02      	cmp	r3, #2
 8000c5a:	d111      	bne.n	8000c80 <_write+0x3c>
      hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	b29a      	uxth	r2, r3
 8000c60:	f04f 33ff 	mov.w	r3, #4294967295
 8000c64:	68b9      	ldr	r1, [r7, #8]
 8000c66:	4809      	ldr	r0, [pc, #36]	@ (8000c8c <_write+0x48>)
 8000c68:	f002 faa4 	bl	80031b4 <HAL_UART_Transmit>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	75fb      	strb	r3, [r7, #23]
      if (hstatus == HAL_OK)
 8000c70:	7dfb      	ldrb	r3, [r7, #23]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d101      	bne.n	8000c7a <_write+0x36>
        return len;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	e004      	b.n	8000c84 <_write+0x40>
      else
        return -1;
 8000c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c7e:	e001      	b.n	8000c84 <_write+0x40>
    }
    return -1;
 8000c80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3718      	adds	r7, #24
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	20000114 	.word	0x20000114

08000c90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c96:	f000 fbad 	bl	80013f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c9a:	f000 f857 	bl	8000d4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c9e:	f000 f987 	bl	8000fb0 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000ca2:	f000 f897 	bl	8000dd4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000ca6:	f000 f90b 	bl	8000ec0 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000caa:	f000 f957 	bl	8000f5c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  generate_sine_lookup_table();
 8000cae:	f7ff ff3f 	bl	8000b30 <generate_sine_lookup_table>
  HAL_TIM_Base_Start_IT(&htim4);
 8000cb2:	481e      	ldr	r0, [pc, #120]	@ (8000d2c <main+0x9c>)
 8000cb4:	f001 fb24 	bl	8002300 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000cb8:	2104      	movs	r1, #4
 8000cba:	481d      	ldr	r0, [pc, #116]	@ (8000d30 <main+0xa0>)
 8000cbc:	f001 fbca 	bl	8002454 <HAL_TIM_PWM_Start>

  uint32_t now=0, nextTick=1000, loopCount=0, nextBlink=500;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	603b      	str	r3, [r7, #0]
 8000cc4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cc8:	60fb      	str	r3, [r7, #12]
 8000cca:	2300      	movs	r3, #0
 8000ccc:	60bb      	str	r3, [r7, #8]
 8000cce:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000cd2:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  now=uwTick;
 8000cd4:	4b17      	ldr	r3, [pc, #92]	@ (8000d34 <main+0xa4>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	603b      	str	r3, [r7, #0]

	 	  if(now>=nextTick){
 8000cda:	683a      	ldr	r2, [r7, #0]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	d313      	bcc.n	8000d0a <main+0x7a>
	 		  printf("Tick: %lu, Loop: %lu, Lookup Value: %u\r\n", now/1000, loopCount, lookup[iterator]);
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	4a14      	ldr	r2, [pc, #80]	@ (8000d38 <main+0xa8>)
 8000ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8000cea:	0999      	lsrs	r1, r3, #6
 8000cec:	4b13      	ldr	r3, [pc, #76]	@ (8000d3c <main+0xac>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	461a      	mov	r2, r3
 8000cf2:	4b13      	ldr	r3, [pc, #76]	@ (8000d40 <main+0xb0>)
 8000cf4:	5c9b      	ldrb	r3, [r3, r2]
 8000cf6:	68ba      	ldr	r2, [r7, #8]
 8000cf8:	4812      	ldr	r0, [pc, #72]	@ (8000d44 <main+0xb4>)
 8000cfa:	f002 fcf1 	bl	80036e0 <iprintf>
	 		  nextTick=now+1000;
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000d04:	60fb      	str	r3, [r7, #12]
	 		  loopCount=0;
 8000d06:	2300      	movs	r3, #0
 8000d08:	60bb      	str	r3, [r7, #8]
	 	  }

	 	  if(now>nextBlink){
 8000d0a:	683a      	ldr	r2, [r7, #0]
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	d908      	bls.n	8000d24 <main+0x94>
	 		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000d12:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d16:	480c      	ldr	r0, [pc, #48]	@ (8000d48 <main+0xb8>)
 8000d18:	f000 fe78 	bl	8001a0c <HAL_GPIO_TogglePin>
	 		  nextBlink=now+500;
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000d22:	607b      	str	r3, [r7, #4]
	 	  }

	 	 loopCount++;
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	3301      	adds	r3, #1
 8000d28:	60bb      	str	r3, [r7, #8]
	  now=uwTick;
 8000d2a:	e7d3      	b.n	8000cd4 <main+0x44>
 8000d2c:	200000cc 	.word	0x200000cc
 8000d30:	20000084 	.word	0x20000084
 8000d34:	20000194 	.word	0x20000194
 8000d38:	10624dd3 	.word	0x10624dd3
 8000d3c:	2000018e 	.word	0x2000018e
 8000d40:	2000015c 	.word	0x2000015c
 8000d44:	08005380 	.word	0x08005380
 8000d48:	40011000 	.word	0x40011000

08000d4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b090      	sub	sp, #64	@ 0x40
 8000d50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d52:	f107 0318 	add.w	r3, r7, #24
 8000d56:	2228      	movs	r2, #40	@ 0x28
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f002 fd15 	bl	800378a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d60:	1d3b      	adds	r3, r7, #4
 8000d62:	2200      	movs	r2, #0
 8000d64:	601a      	str	r2, [r3, #0]
 8000d66:	605a      	str	r2, [r3, #4]
 8000d68:	609a      	str	r2, [r3, #8]
 8000d6a:	60da      	str	r2, [r3, #12]
 8000d6c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d72:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d76:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d80:	2302      	movs	r3, #2
 8000d82:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d84:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d88:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d8e:	f107 0318 	add.w	r3, r7, #24
 8000d92:	4618      	mov	r0, r3
 8000d94:	f000 fe54 	bl	8001a40 <HAL_RCC_OscConfig>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <SystemClock_Config+0x56>
  {
    Error_Handler();
 8000d9e:	f000 f953 	bl	8001048 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000da2:	230f      	movs	r3, #15
 8000da4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000da6:	2302      	movs	r3, #2
 8000da8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000daa:	2300      	movs	r3, #0
 8000dac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dae:	2300      	movs	r3, #0
 8000db0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000db2:	2300      	movs	r3, #0
 8000db4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	2100      	movs	r1, #0
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f001 f8c2 	bl	8001f44 <HAL_RCC_ClockConfig>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000dc6:	f000 f93f 	bl	8001048 <Error_Handler>
  }
}
 8000dca:	bf00      	nop
 8000dcc:	3740      	adds	r7, #64	@ 0x40
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
	...

08000dd4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08e      	sub	sp, #56	@ 0x38
 8000dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dda:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dde:	2200      	movs	r2, #0
 8000de0:	601a      	str	r2, [r3, #0]
 8000de2:	605a      	str	r2, [r3, #4]
 8000de4:	609a      	str	r2, [r3, #8]
 8000de6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000de8:	f107 0320 	add.w	r3, r7, #32
 8000dec:	2200      	movs	r2, #0
 8000dee:	601a      	str	r2, [r3, #0]
 8000df0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000df2:	1d3b      	adds	r3, r7, #4
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	611a      	str	r2, [r3, #16]
 8000e00:	615a      	str	r2, [r3, #20]
 8000e02:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e04:	4b2c      	ldr	r3, [pc, #176]	@ (8000eb8 <MX_TIM3_Init+0xe4>)
 8000e06:	4a2d      	ldr	r2, [pc, #180]	@ (8000ebc <MX_TIM3_Init+0xe8>)
 8000e08:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 160-1;
 8000e0a:	4b2b      	ldr	r3, [pc, #172]	@ (8000eb8 <MX_TIM3_Init+0xe4>)
 8000e0c:	229f      	movs	r2, #159	@ 0x9f
 8000e0e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e10:	4b29      	ldr	r3, [pc, #164]	@ (8000eb8 <MX_TIM3_Init+0xe4>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8000e16:	4b28      	ldr	r3, [pc, #160]	@ (8000eb8 <MX_TIM3_Init+0xe4>)
 8000e18:	2263      	movs	r2, #99	@ 0x63
 8000e1a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e1c:	4b26      	ldr	r3, [pc, #152]	@ (8000eb8 <MX_TIM3_Init+0xe4>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e22:	4b25      	ldr	r3, [pc, #148]	@ (8000eb8 <MX_TIM3_Init+0xe4>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e28:	4823      	ldr	r0, [pc, #140]	@ (8000eb8 <MX_TIM3_Init+0xe4>)
 8000e2a:	f001 fa19 	bl	8002260 <HAL_TIM_Base_Init>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000e34:	f000 f908 	bl	8001048 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e3e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e42:	4619      	mov	r1, r3
 8000e44:	481c      	ldr	r0, [pc, #112]	@ (8000eb8 <MX_TIM3_Init+0xe4>)
 8000e46:	f001 fd59 	bl	80028fc <HAL_TIM_ConfigClockSource>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8000e50:	f000 f8fa 	bl	8001048 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e54:	4818      	ldr	r0, [pc, #96]	@ (8000eb8 <MX_TIM3_Init+0xe4>)
 8000e56:	f001 faa5 	bl	80023a4 <HAL_TIM_PWM_Init>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8000e60:	f000 f8f2 	bl	8001048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e64:	2300      	movs	r3, #0
 8000e66:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e6c:	f107 0320 	add.w	r3, r7, #32
 8000e70:	4619      	mov	r1, r3
 8000e72:	4811      	ldr	r0, [pc, #68]	@ (8000eb8 <MX_TIM3_Init+0xe4>)
 8000e74:	f002 f8de 	bl	8003034 <HAL_TIMEx_MasterConfigSynchronization>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8000e7e:	f000 f8e3 	bl	8001048 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e82:	2360      	movs	r3, #96	@ 0x60
 8000e84:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e92:	1d3b      	adds	r3, r7, #4
 8000e94:	2204      	movs	r2, #4
 8000e96:	4619      	mov	r1, r3
 8000e98:	4807      	ldr	r0, [pc, #28]	@ (8000eb8 <MX_TIM3_Init+0xe4>)
 8000e9a:	f001 fc6d 	bl	8002778 <HAL_TIM_PWM_ConfigChannel>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000ea4:	f000 f8d0 	bl	8001048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000ea8:	4803      	ldr	r0, [pc, #12]	@ (8000eb8 <MX_TIM3_Init+0xe4>)
 8000eaa:	f000 f93f 	bl	800112c <HAL_TIM_MspPostInit>

}
 8000eae:	bf00      	nop
 8000eb0:	3738      	adds	r7, #56	@ 0x38
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20000084 	.word	0x20000084
 8000ebc:	40000400 	.word	0x40000400

08000ec0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b086      	sub	sp, #24
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ec6:	f107 0308 	add.w	r3, r7, #8
 8000eca:	2200      	movs	r2, #0
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	605a      	str	r2, [r3, #4]
 8000ed0:	609a      	str	r2, [r3, #8]
 8000ed2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ed4:	463b      	mov	r3, r7
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000edc:	4b1d      	ldr	r3, [pc, #116]	@ (8000f54 <MX_TIM4_Init+0x94>)
 8000ede:	4a1e      	ldr	r2, [pc, #120]	@ (8000f58 <MX_TIM4_Init+0x98>)
 8000ee0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16000-1;
 8000ee2:	4b1c      	ldr	r3, [pc, #112]	@ (8000f54 <MX_TIM4_Init+0x94>)
 8000ee4:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000ee8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eea:	4b1a      	ldr	r3, [pc, #104]	@ (8000f54 <MX_TIM4_Init+0x94>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8000ef0:	4b18      	ldr	r3, [pc, #96]	@ (8000f54 <MX_TIM4_Init+0x94>)
 8000ef2:	2263      	movs	r2, #99	@ 0x63
 8000ef4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ef6:	4b17      	ldr	r3, [pc, #92]	@ (8000f54 <MX_TIM4_Init+0x94>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000efc:	4b15      	ldr	r3, [pc, #84]	@ (8000f54 <MX_TIM4_Init+0x94>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000f02:	4814      	ldr	r0, [pc, #80]	@ (8000f54 <MX_TIM4_Init+0x94>)
 8000f04:	f001 f9ac 	bl	8002260 <HAL_TIM_Base_Init>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000f0e:	f000 f89b 	bl	8001048 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f16:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000f18:	f107 0308 	add.w	r3, r7, #8
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	480d      	ldr	r0, [pc, #52]	@ (8000f54 <MX_TIM4_Init+0x94>)
 8000f20:	f001 fcec 	bl	80028fc <HAL_TIM_ConfigClockSource>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000f2a:	f000 f88d 	bl	8001048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f32:	2300      	movs	r3, #0
 8000f34:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000f36:	463b      	mov	r3, r7
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4806      	ldr	r0, [pc, #24]	@ (8000f54 <MX_TIM4_Init+0x94>)
 8000f3c:	f002 f87a 	bl	8003034 <HAL_TIMEx_MasterConfigSynchronization>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000f46:	f000 f87f 	bl	8001048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000f4a:	bf00      	nop
 8000f4c:	3718      	adds	r7, #24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	200000cc 	.word	0x200000cc
 8000f58:	40000800 	.word	0x40000800

08000f5c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f60:	4b11      	ldr	r3, [pc, #68]	@ (8000fa8 <MX_USART1_UART_Init+0x4c>)
 8000f62:	4a12      	ldr	r2, [pc, #72]	@ (8000fac <MX_USART1_UART_Init+0x50>)
 8000f64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f66:	4b10      	ldr	r3, [pc, #64]	@ (8000fa8 <MX_USART1_UART_Init+0x4c>)
 8000f68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa8 <MX_USART1_UART_Init+0x4c>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f74:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa8 <MX_USART1_UART_Init+0x4c>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa8 <MX_USART1_UART_Init+0x4c>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f80:	4b09      	ldr	r3, [pc, #36]	@ (8000fa8 <MX_USART1_UART_Init+0x4c>)
 8000f82:	220c      	movs	r2, #12
 8000f84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f86:	4b08      	ldr	r3, [pc, #32]	@ (8000fa8 <MX_USART1_UART_Init+0x4c>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f8c:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <MX_USART1_UART_Init+0x4c>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f92:	4805      	ldr	r0, [pc, #20]	@ (8000fa8 <MX_USART1_UART_Init+0x4c>)
 8000f94:	f002 f8be 	bl	8003114 <HAL_UART_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f9e:	f000 f853 	bl	8001048 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20000114 	.word	0x20000114
 8000fac:	40013800 	.word	0x40013800

08000fb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb6:	f107 0310 	add.w	r3, r7, #16
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc4:	4b1e      	ldr	r3, [pc, #120]	@ (8001040 <MX_GPIO_Init+0x90>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8001040 <MX_GPIO_Init+0x90>)
 8000fca:	f043 0310 	orr.w	r3, r3, #16
 8000fce:	6193      	str	r3, [r2, #24]
 8000fd0:	4b1b      	ldr	r3, [pc, #108]	@ (8001040 <MX_GPIO_Init+0x90>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	f003 0310 	and.w	r3, r3, #16
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fdc:	4b18      	ldr	r3, [pc, #96]	@ (8001040 <MX_GPIO_Init+0x90>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	4a17      	ldr	r2, [pc, #92]	@ (8001040 <MX_GPIO_Init+0x90>)
 8000fe2:	f043 0320 	orr.w	r3, r3, #32
 8000fe6:	6193      	str	r3, [r2, #24]
 8000fe8:	4b15      	ldr	r3, [pc, #84]	@ (8001040 <MX_GPIO_Init+0x90>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	f003 0320 	and.w	r3, r3, #32
 8000ff0:	60bb      	str	r3, [r7, #8]
 8000ff2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff4:	4b12      	ldr	r3, [pc, #72]	@ (8001040 <MX_GPIO_Init+0x90>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	4a11      	ldr	r2, [pc, #68]	@ (8001040 <MX_GPIO_Init+0x90>)
 8000ffa:	f043 0304 	orr.w	r3, r3, #4
 8000ffe:	6193      	str	r3, [r2, #24]
 8001000:	4b0f      	ldr	r3, [pc, #60]	@ (8001040 <MX_GPIO_Init+0x90>)
 8001002:	699b      	ldr	r3, [r3, #24]
 8001004:	f003 0304 	and.w	r3, r3, #4
 8001008:	607b      	str	r3, [r7, #4]
 800100a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800100c:	2200      	movs	r2, #0
 800100e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001012:	480c      	ldr	r0, [pc, #48]	@ (8001044 <MX_GPIO_Init+0x94>)
 8001014:	f000 fce2 	bl	80019dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001018:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800101c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101e:	2301      	movs	r3, #1
 8001020:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001026:	2302      	movs	r3, #2
 8001028:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800102a:	f107 0310 	add.w	r3, r7, #16
 800102e:	4619      	mov	r1, r3
 8001030:	4804      	ldr	r0, [pc, #16]	@ (8001044 <MX_GPIO_Init+0x94>)
 8001032:	f000 fb4f 	bl	80016d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001036:	bf00      	nop
 8001038:	3720      	adds	r7, #32
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40021000 	.word	0x40021000
 8001044:	40011000 	.word	0x40011000

08001048 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800104c:	b672      	cpsid	i
}
 800104e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001050:	bf00      	nop
 8001052:	e7fd      	b.n	8001050 <Error_Handler+0x8>

08001054 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001054:	b480      	push	{r7}
 8001056:	b085      	sub	sp, #20
 8001058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800105a:	4b15      	ldr	r3, [pc, #84]	@ (80010b0 <HAL_MspInit+0x5c>)
 800105c:	699b      	ldr	r3, [r3, #24]
 800105e:	4a14      	ldr	r2, [pc, #80]	@ (80010b0 <HAL_MspInit+0x5c>)
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	6193      	str	r3, [r2, #24]
 8001066:	4b12      	ldr	r3, [pc, #72]	@ (80010b0 <HAL_MspInit+0x5c>)
 8001068:	699b      	ldr	r3, [r3, #24]
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	60bb      	str	r3, [r7, #8]
 8001070:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001072:	4b0f      	ldr	r3, [pc, #60]	@ (80010b0 <HAL_MspInit+0x5c>)
 8001074:	69db      	ldr	r3, [r3, #28]
 8001076:	4a0e      	ldr	r2, [pc, #56]	@ (80010b0 <HAL_MspInit+0x5c>)
 8001078:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800107c:	61d3      	str	r3, [r2, #28]
 800107e:	4b0c      	ldr	r3, [pc, #48]	@ (80010b0 <HAL_MspInit+0x5c>)
 8001080:	69db      	ldr	r3, [r3, #28]
 8001082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001086:	607b      	str	r3, [r7, #4]
 8001088:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800108a:	4b0a      	ldr	r3, [pc, #40]	@ (80010b4 <HAL_MspInit+0x60>)
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	4a04      	ldr	r2, [pc, #16]	@ (80010b4 <HAL_MspInit+0x60>)
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010a6:	bf00      	nop
 80010a8:	3714      	adds	r7, #20
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc80      	pop	{r7}
 80010ae:	4770      	bx	lr
 80010b0:	40021000 	.word	0x40021000
 80010b4:	40010000 	.word	0x40010000

080010b8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a16      	ldr	r2, [pc, #88]	@ (8001120 <HAL_TIM_Base_MspInit+0x68>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d10c      	bne.n	80010e4 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80010ca:	4b16      	ldr	r3, [pc, #88]	@ (8001124 <HAL_TIM_Base_MspInit+0x6c>)
 80010cc:	69db      	ldr	r3, [r3, #28]
 80010ce:	4a15      	ldr	r2, [pc, #84]	@ (8001124 <HAL_TIM_Base_MspInit+0x6c>)
 80010d0:	f043 0302 	orr.w	r3, r3, #2
 80010d4:	61d3      	str	r3, [r2, #28]
 80010d6:	4b13      	ldr	r3, [pc, #76]	@ (8001124 <HAL_TIM_Base_MspInit+0x6c>)
 80010d8:	69db      	ldr	r3, [r3, #28]
 80010da:	f003 0302 	and.w	r3, r3, #2
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80010e2:	e018      	b.n	8001116 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM4)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a0f      	ldr	r2, [pc, #60]	@ (8001128 <HAL_TIM_Base_MspInit+0x70>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d113      	bne.n	8001116 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80010ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001124 <HAL_TIM_Base_MspInit+0x6c>)
 80010f0:	69db      	ldr	r3, [r3, #28]
 80010f2:	4a0c      	ldr	r2, [pc, #48]	@ (8001124 <HAL_TIM_Base_MspInit+0x6c>)
 80010f4:	f043 0304 	orr.w	r3, r3, #4
 80010f8:	61d3      	str	r3, [r2, #28]
 80010fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001124 <HAL_TIM_Base_MspInit+0x6c>)
 80010fc:	69db      	ldr	r3, [r3, #28]
 80010fe:	f003 0304 	and.w	r3, r3, #4
 8001102:	60bb      	str	r3, [r7, #8]
 8001104:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001106:	2200      	movs	r2, #0
 8001108:	2100      	movs	r1, #0
 800110a:	201e      	movs	r0, #30
 800110c:	f000 faab 	bl	8001666 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001110:	201e      	movs	r0, #30
 8001112:	f000 fac4 	bl	800169e <HAL_NVIC_EnableIRQ>
}
 8001116:	bf00      	nop
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40000400 	.word	0x40000400
 8001124:	40021000 	.word	0x40021000
 8001128:	40000800 	.word	0x40000800

0800112c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b088      	sub	sp, #32
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	f107 0310 	add.w	r3, r7, #16
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a0f      	ldr	r2, [pc, #60]	@ (8001184 <HAL_TIM_MspPostInit+0x58>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d117      	bne.n	800117c <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114c:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <HAL_TIM_MspPostInit+0x5c>)
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	4a0d      	ldr	r2, [pc, #52]	@ (8001188 <HAL_TIM_MspPostInit+0x5c>)
 8001152:	f043 0304 	orr.w	r3, r3, #4
 8001156:	6193      	str	r3, [r2, #24]
 8001158:	4b0b      	ldr	r3, [pc, #44]	@ (8001188 <HAL_TIM_MspPostInit+0x5c>)
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	f003 0304 	and.w	r3, r3, #4
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001164:	2380      	movs	r3, #128	@ 0x80
 8001166:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001168:	2302      	movs	r3, #2
 800116a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116c:	2302      	movs	r3, #2
 800116e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001170:	f107 0310 	add.w	r3, r7, #16
 8001174:	4619      	mov	r1, r3
 8001176:	4805      	ldr	r0, [pc, #20]	@ (800118c <HAL_TIM_MspPostInit+0x60>)
 8001178:	f000 faac 	bl	80016d4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800117c:	bf00      	nop
 800117e:	3720      	adds	r7, #32
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40000400 	.word	0x40000400
 8001188:	40021000 	.word	0x40021000
 800118c:	40010800 	.word	0x40010800

08001190 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b088      	sub	sp, #32
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	f107 0310 	add.w	r3, r7, #16
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a1c      	ldr	r2, [pc, #112]	@ (800121c <HAL_UART_MspInit+0x8c>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d131      	bne.n	8001214 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001220 <HAL_UART_MspInit+0x90>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	4a1a      	ldr	r2, [pc, #104]	@ (8001220 <HAL_UART_MspInit+0x90>)
 80011b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ba:	6193      	str	r3, [r2, #24]
 80011bc:	4b18      	ldr	r3, [pc, #96]	@ (8001220 <HAL_UART_MspInit+0x90>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011c4:	60fb      	str	r3, [r7, #12]
 80011c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c8:	4b15      	ldr	r3, [pc, #84]	@ (8001220 <HAL_UART_MspInit+0x90>)
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	4a14      	ldr	r2, [pc, #80]	@ (8001220 <HAL_UART_MspInit+0x90>)
 80011ce:	f043 0304 	orr.w	r3, r3, #4
 80011d2:	6193      	str	r3, [r2, #24]
 80011d4:	4b12      	ldr	r3, [pc, #72]	@ (8001220 <HAL_UART_MspInit+0x90>)
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	f003 0304 	and.w	r3, r3, #4
 80011dc:	60bb      	str	r3, [r7, #8]
 80011de:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80011e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e6:	2302      	movs	r3, #2
 80011e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011ea:	2303      	movs	r3, #3
 80011ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ee:	f107 0310 	add.w	r3, r7, #16
 80011f2:	4619      	mov	r1, r3
 80011f4:	480b      	ldr	r0, [pc, #44]	@ (8001224 <HAL_UART_MspInit+0x94>)
 80011f6:	f000 fa6d 	bl	80016d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001204:	2300      	movs	r3, #0
 8001206:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001208:	f107 0310 	add.w	r3, r7, #16
 800120c:	4619      	mov	r1, r3
 800120e:	4805      	ldr	r0, [pc, #20]	@ (8001224 <HAL_UART_MspInit+0x94>)
 8001210:	f000 fa60 	bl	80016d4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001214:	bf00      	nop
 8001216:	3720      	adds	r7, #32
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40013800 	.word	0x40013800
 8001220:	40021000 	.word	0x40021000
 8001224:	40010800 	.word	0x40010800

08001228 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800122c:	bf00      	nop
 800122e:	e7fd      	b.n	800122c <NMI_Handler+0x4>

08001230 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001234:	bf00      	nop
 8001236:	e7fd      	b.n	8001234 <HardFault_Handler+0x4>

08001238 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800123c:	bf00      	nop
 800123e:	e7fd      	b.n	800123c <MemManage_Handler+0x4>

08001240 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001244:	bf00      	nop
 8001246:	e7fd      	b.n	8001244 <BusFault_Handler+0x4>

08001248 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800124c:	bf00      	nop
 800124e:	e7fd      	b.n	800124c <UsageFault_Handler+0x4>

08001250 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr

0800125c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001260:	bf00      	nop
 8001262:	46bd      	mov	sp, r7
 8001264:	bc80      	pop	{r7}
 8001266:	4770      	bx	lr

08001268 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800126c:	bf00      	nop
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr

08001274 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001278:	f000 f902 	bl	8001480 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}

08001280 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001284:	4802      	ldr	r0, [pc, #8]	@ (8001290 <TIM4_IRQHandler+0x10>)
 8001286:	f001 f987 	bl	8002598 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	200000cc 	.word	0x200000cc

08001294 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b086      	sub	sp, #24
 8001298:	af00      	add	r7, sp, #0
 800129a:	60f8      	str	r0, [r7, #12]
 800129c:	60b9      	str	r1, [r7, #8]
 800129e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
 80012a4:	e00a      	b.n	80012bc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012a6:	f3af 8000 	nop.w
 80012aa:	4601      	mov	r1, r0
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	1c5a      	adds	r2, r3, #1
 80012b0:	60ba      	str	r2, [r7, #8]
 80012b2:	b2ca      	uxtb	r2, r1
 80012b4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	3301      	adds	r3, #1
 80012ba:	617b      	str	r3, [r7, #20]
 80012bc:	697a      	ldr	r2, [r7, #20]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	dbf0      	blt.n	80012a6 <_read+0x12>
  }

  return len;
 80012c4:	687b      	ldr	r3, [r7, #4]
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3718      	adds	r7, #24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <_close>:
  }
  return len;
}

int _close(int file)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b083      	sub	sp, #12
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012da:	4618      	mov	r0, r3
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr

080012e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012f4:	605a      	str	r2, [r3, #4]
  return 0;
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr

08001302 <_isatty>:

int _isatty(int file)
{
 8001302:	b480      	push	{r7}
 8001304:	b083      	sub	sp, #12
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800130a:	2301      	movs	r3, #1
}
 800130c:	4618      	mov	r0, r3
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr

08001316 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001316:	b480      	push	{r7}
 8001318:	b085      	sub	sp, #20
 800131a:	af00      	add	r7, sp, #0
 800131c:	60f8      	str	r0, [r7, #12]
 800131e:	60b9      	str	r1, [r7, #8]
 8001320:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	3714      	adds	r7, #20
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr
	...

08001330 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b086      	sub	sp, #24
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001338:	4a14      	ldr	r2, [pc, #80]	@ (800138c <_sbrk+0x5c>)
 800133a:	4b15      	ldr	r3, [pc, #84]	@ (8001390 <_sbrk+0x60>)
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001344:	4b13      	ldr	r3, [pc, #76]	@ (8001394 <_sbrk+0x64>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d102      	bne.n	8001352 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800134c:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <_sbrk+0x64>)
 800134e:	4a12      	ldr	r2, [pc, #72]	@ (8001398 <_sbrk+0x68>)
 8001350:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001352:	4b10      	ldr	r3, [pc, #64]	@ (8001394 <_sbrk+0x64>)
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4413      	add	r3, r2
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	429a      	cmp	r2, r3
 800135e:	d207      	bcs.n	8001370 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001360:	f002 fa62 	bl	8003828 <__errno>
 8001364:	4603      	mov	r3, r0
 8001366:	220c      	movs	r2, #12
 8001368:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800136a:	f04f 33ff 	mov.w	r3, #4294967295
 800136e:	e009      	b.n	8001384 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001370:	4b08      	ldr	r3, [pc, #32]	@ (8001394 <_sbrk+0x64>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001376:	4b07      	ldr	r3, [pc, #28]	@ (8001394 <_sbrk+0x64>)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4413      	add	r3, r2
 800137e:	4a05      	ldr	r2, [pc, #20]	@ (8001394 <_sbrk+0x64>)
 8001380:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001382:	68fb      	ldr	r3, [r7, #12]
}
 8001384:	4618      	mov	r0, r3
 8001386:	3718      	adds	r7, #24
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	20005000 	.word	0x20005000
 8001390:	00000400 	.word	0x00000400
 8001394:	20000190 	.word	0x20000190
 8001398:	200002e8 	.word	0x200002e8

0800139c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013a0:	bf00      	nop
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bc80      	pop	{r7}
 80013a6:	4770      	bx	lr

080013a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013a8:	f7ff fff8 	bl	800139c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013ac:	480b      	ldr	r0, [pc, #44]	@ (80013dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80013ae:	490c      	ldr	r1, [pc, #48]	@ (80013e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80013b0:	4a0c      	ldr	r2, [pc, #48]	@ (80013e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80013b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013b4:	e002      	b.n	80013bc <LoopCopyDataInit>

080013b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ba:	3304      	adds	r3, #4

080013bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013c0:	d3f9      	bcc.n	80013b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013c2:	4a09      	ldr	r2, [pc, #36]	@ (80013e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80013c4:	4c09      	ldr	r4, [pc, #36]	@ (80013ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013c8:	e001      	b.n	80013ce <LoopFillZerobss>

080013ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013cc:	3204      	adds	r2, #4

080013ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013d0:	d3fb      	bcc.n	80013ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013d2:	f002 fa2f 	bl	8003834 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013d6:	f7ff fc5b 	bl	8000c90 <main>
  bx lr
 80013da:	4770      	bx	lr
  ldr r0, =_sdata
 80013dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013e0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80013e4:	080055f0 	.word	0x080055f0
  ldr r2, =_sbss
 80013e8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80013ec:	200002e4 	.word	0x200002e4

080013f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013f0:	e7fe      	b.n	80013f0 <ADC1_2_IRQHandler>
	...

080013f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013f8:	4b08      	ldr	r3, [pc, #32]	@ (800141c <HAL_Init+0x28>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a07      	ldr	r2, [pc, #28]	@ (800141c <HAL_Init+0x28>)
 80013fe:	f043 0310 	orr.w	r3, r3, #16
 8001402:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001404:	2003      	movs	r0, #3
 8001406:	f000 f923 	bl	8001650 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800140a:	200f      	movs	r0, #15
 800140c:	f000 f808 	bl	8001420 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001410:	f7ff fe20 	bl	8001054 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001414:	2300      	movs	r3, #0
}
 8001416:	4618      	mov	r0, r3
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	40022000 	.word	0x40022000

08001420 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001428:	4b12      	ldr	r3, [pc, #72]	@ (8001474 <HAL_InitTick+0x54>)
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <HAL_InitTick+0x58>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	4619      	mov	r1, r3
 8001432:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001436:	fbb3 f3f1 	udiv	r3, r3, r1
 800143a:	fbb2 f3f3 	udiv	r3, r2, r3
 800143e:	4618      	mov	r0, r3
 8001440:	f000 f93b 	bl	80016ba <HAL_SYSTICK_Config>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e00e      	b.n	800146c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2b0f      	cmp	r3, #15
 8001452:	d80a      	bhi.n	800146a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001454:	2200      	movs	r2, #0
 8001456:	6879      	ldr	r1, [r7, #4]
 8001458:	f04f 30ff 	mov.w	r0, #4294967295
 800145c:	f000 f903 	bl	8001666 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001460:	4a06      	ldr	r2, [pc, #24]	@ (800147c <HAL_InitTick+0x5c>)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001466:	2300      	movs	r3, #0
 8001468:	e000      	b.n	800146c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
}
 800146c:	4618      	mov	r0, r3
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	20000000 	.word	0x20000000
 8001478:	20000008 	.word	0x20000008
 800147c:	20000004 	.word	0x20000004

08001480 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001484:	4b05      	ldr	r3, [pc, #20]	@ (800149c <HAL_IncTick+0x1c>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	461a      	mov	r2, r3
 800148a:	4b05      	ldr	r3, [pc, #20]	@ (80014a0 <HAL_IncTick+0x20>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4413      	add	r3, r2
 8001490:	4a03      	ldr	r2, [pc, #12]	@ (80014a0 <HAL_IncTick+0x20>)
 8001492:	6013      	str	r3, [r2, #0]
}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr
 800149c:	20000008 	.word	0x20000008
 80014a0:	20000194 	.word	0x20000194

080014a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  return uwTick;
 80014a8:	4b02      	ldr	r3, [pc, #8]	@ (80014b4 <HAL_GetTick+0x10>)
 80014aa:	681b      	ldr	r3, [r3, #0]
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bc80      	pop	{r7}
 80014b2:	4770      	bx	lr
 80014b4:	20000194 	.word	0x20000194

080014b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b085      	sub	sp, #20
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f003 0307 	and.w	r3, r3, #7
 80014c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014c8:	4b0c      	ldr	r3, [pc, #48]	@ (80014fc <__NVIC_SetPriorityGrouping+0x44>)
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014ce:	68ba      	ldr	r2, [r7, #8]
 80014d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014d4:	4013      	ands	r3, r2
 80014d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ea:	4a04      	ldr	r2, [pc, #16]	@ (80014fc <__NVIC_SetPriorityGrouping+0x44>)
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	60d3      	str	r3, [r2, #12]
}
 80014f0:	bf00      	nop
 80014f2:	3714      	adds	r7, #20
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bc80      	pop	{r7}
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	e000ed00 	.word	0xe000ed00

08001500 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001504:	4b04      	ldr	r3, [pc, #16]	@ (8001518 <__NVIC_GetPriorityGrouping+0x18>)
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	0a1b      	lsrs	r3, r3, #8
 800150a:	f003 0307 	and.w	r3, r3, #7
}
 800150e:	4618      	mov	r0, r3
 8001510:	46bd      	mov	sp, r7
 8001512:	bc80      	pop	{r7}
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	e000ed00 	.word	0xe000ed00

0800151c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152a:	2b00      	cmp	r3, #0
 800152c:	db0b      	blt.n	8001546 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	f003 021f 	and.w	r2, r3, #31
 8001534:	4906      	ldr	r1, [pc, #24]	@ (8001550 <__NVIC_EnableIRQ+0x34>)
 8001536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153a:	095b      	lsrs	r3, r3, #5
 800153c:	2001      	movs	r0, #1
 800153e:	fa00 f202 	lsl.w	r2, r0, r2
 8001542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001546:	bf00      	nop
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr
 8001550:	e000e100 	.word	0xe000e100

08001554 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	6039      	str	r1, [r7, #0]
 800155e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001560:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001564:	2b00      	cmp	r3, #0
 8001566:	db0a      	blt.n	800157e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	b2da      	uxtb	r2, r3
 800156c:	490c      	ldr	r1, [pc, #48]	@ (80015a0 <__NVIC_SetPriority+0x4c>)
 800156e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001572:	0112      	lsls	r2, r2, #4
 8001574:	b2d2      	uxtb	r2, r2
 8001576:	440b      	add	r3, r1
 8001578:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800157c:	e00a      	b.n	8001594 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	b2da      	uxtb	r2, r3
 8001582:	4908      	ldr	r1, [pc, #32]	@ (80015a4 <__NVIC_SetPriority+0x50>)
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	f003 030f 	and.w	r3, r3, #15
 800158a:	3b04      	subs	r3, #4
 800158c:	0112      	lsls	r2, r2, #4
 800158e:	b2d2      	uxtb	r2, r2
 8001590:	440b      	add	r3, r1
 8001592:	761a      	strb	r2, [r3, #24]
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	e000e100 	.word	0xe000e100
 80015a4:	e000ed00 	.word	0xe000ed00

080015a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b089      	sub	sp, #36	@ 0x24
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	f1c3 0307 	rsb	r3, r3, #7
 80015c2:	2b04      	cmp	r3, #4
 80015c4:	bf28      	it	cs
 80015c6:	2304      	movcs	r3, #4
 80015c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	3304      	adds	r3, #4
 80015ce:	2b06      	cmp	r3, #6
 80015d0:	d902      	bls.n	80015d8 <NVIC_EncodePriority+0x30>
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	3b03      	subs	r3, #3
 80015d6:	e000      	b.n	80015da <NVIC_EncodePriority+0x32>
 80015d8:	2300      	movs	r3, #0
 80015da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015dc:	f04f 32ff 	mov.w	r2, #4294967295
 80015e0:	69bb      	ldr	r3, [r7, #24]
 80015e2:	fa02 f303 	lsl.w	r3, r2, r3
 80015e6:	43da      	mvns	r2, r3
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	401a      	ands	r2, r3
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015f0:	f04f 31ff 	mov.w	r1, #4294967295
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	fa01 f303 	lsl.w	r3, r1, r3
 80015fa:	43d9      	mvns	r1, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001600:	4313      	orrs	r3, r2
         );
}
 8001602:	4618      	mov	r0, r3
 8001604:	3724      	adds	r7, #36	@ 0x24
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr

0800160c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3b01      	subs	r3, #1
 8001618:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800161c:	d301      	bcc.n	8001622 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800161e:	2301      	movs	r3, #1
 8001620:	e00f      	b.n	8001642 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001622:	4a0a      	ldr	r2, [pc, #40]	@ (800164c <SysTick_Config+0x40>)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	3b01      	subs	r3, #1
 8001628:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800162a:	210f      	movs	r1, #15
 800162c:	f04f 30ff 	mov.w	r0, #4294967295
 8001630:	f7ff ff90 	bl	8001554 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001634:	4b05      	ldr	r3, [pc, #20]	@ (800164c <SysTick_Config+0x40>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800163a:	4b04      	ldr	r3, [pc, #16]	@ (800164c <SysTick_Config+0x40>)
 800163c:	2207      	movs	r2, #7
 800163e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	e000e010 	.word	0xe000e010

08001650 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f7ff ff2d 	bl	80014b8 <__NVIC_SetPriorityGrouping>
}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001666:	b580      	push	{r7, lr}
 8001668:	b086      	sub	sp, #24
 800166a:	af00      	add	r7, sp, #0
 800166c:	4603      	mov	r3, r0
 800166e:	60b9      	str	r1, [r7, #8]
 8001670:	607a      	str	r2, [r7, #4]
 8001672:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001674:	2300      	movs	r3, #0
 8001676:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001678:	f7ff ff42 	bl	8001500 <__NVIC_GetPriorityGrouping>
 800167c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	68b9      	ldr	r1, [r7, #8]
 8001682:	6978      	ldr	r0, [r7, #20]
 8001684:	f7ff ff90 	bl	80015a8 <NVIC_EncodePriority>
 8001688:	4602      	mov	r2, r0
 800168a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800168e:	4611      	mov	r1, r2
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff ff5f 	bl	8001554 <__NVIC_SetPriority>
}
 8001696:	bf00      	nop
 8001698:	3718      	adds	r7, #24
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b082      	sub	sp, #8
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	4603      	mov	r3, r0
 80016a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff ff35 	bl	800151c <__NVIC_EnableIRQ>
}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}

080016ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016ba:	b580      	push	{r7, lr}
 80016bc:	b082      	sub	sp, #8
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7ff ffa2 	bl	800160c <SysTick_Config>
 80016c8:	4603      	mov	r3, r0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b08b      	sub	sp, #44	@ 0x2c
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016de:	2300      	movs	r3, #0
 80016e0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016e2:	2300      	movs	r3, #0
 80016e4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016e6:	e169      	b.n	80019bc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80016e8:	2201      	movs	r2, #1
 80016ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	69fa      	ldr	r2, [r7, #28]
 80016f8:	4013      	ands	r3, r2
 80016fa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016fc:	69ba      	ldr	r2, [r7, #24]
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	429a      	cmp	r2, r3
 8001702:	f040 8158 	bne.w	80019b6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	4a9a      	ldr	r2, [pc, #616]	@ (8001974 <HAL_GPIO_Init+0x2a0>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d05e      	beq.n	80017ce <HAL_GPIO_Init+0xfa>
 8001710:	4a98      	ldr	r2, [pc, #608]	@ (8001974 <HAL_GPIO_Init+0x2a0>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d875      	bhi.n	8001802 <HAL_GPIO_Init+0x12e>
 8001716:	4a98      	ldr	r2, [pc, #608]	@ (8001978 <HAL_GPIO_Init+0x2a4>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d058      	beq.n	80017ce <HAL_GPIO_Init+0xfa>
 800171c:	4a96      	ldr	r2, [pc, #600]	@ (8001978 <HAL_GPIO_Init+0x2a4>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d86f      	bhi.n	8001802 <HAL_GPIO_Init+0x12e>
 8001722:	4a96      	ldr	r2, [pc, #600]	@ (800197c <HAL_GPIO_Init+0x2a8>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d052      	beq.n	80017ce <HAL_GPIO_Init+0xfa>
 8001728:	4a94      	ldr	r2, [pc, #592]	@ (800197c <HAL_GPIO_Init+0x2a8>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d869      	bhi.n	8001802 <HAL_GPIO_Init+0x12e>
 800172e:	4a94      	ldr	r2, [pc, #592]	@ (8001980 <HAL_GPIO_Init+0x2ac>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d04c      	beq.n	80017ce <HAL_GPIO_Init+0xfa>
 8001734:	4a92      	ldr	r2, [pc, #584]	@ (8001980 <HAL_GPIO_Init+0x2ac>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d863      	bhi.n	8001802 <HAL_GPIO_Init+0x12e>
 800173a:	4a92      	ldr	r2, [pc, #584]	@ (8001984 <HAL_GPIO_Init+0x2b0>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d046      	beq.n	80017ce <HAL_GPIO_Init+0xfa>
 8001740:	4a90      	ldr	r2, [pc, #576]	@ (8001984 <HAL_GPIO_Init+0x2b0>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d85d      	bhi.n	8001802 <HAL_GPIO_Init+0x12e>
 8001746:	2b12      	cmp	r3, #18
 8001748:	d82a      	bhi.n	80017a0 <HAL_GPIO_Init+0xcc>
 800174a:	2b12      	cmp	r3, #18
 800174c:	d859      	bhi.n	8001802 <HAL_GPIO_Init+0x12e>
 800174e:	a201      	add	r2, pc, #4	@ (adr r2, 8001754 <HAL_GPIO_Init+0x80>)
 8001750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001754:	080017cf 	.word	0x080017cf
 8001758:	080017a9 	.word	0x080017a9
 800175c:	080017bb 	.word	0x080017bb
 8001760:	080017fd 	.word	0x080017fd
 8001764:	08001803 	.word	0x08001803
 8001768:	08001803 	.word	0x08001803
 800176c:	08001803 	.word	0x08001803
 8001770:	08001803 	.word	0x08001803
 8001774:	08001803 	.word	0x08001803
 8001778:	08001803 	.word	0x08001803
 800177c:	08001803 	.word	0x08001803
 8001780:	08001803 	.word	0x08001803
 8001784:	08001803 	.word	0x08001803
 8001788:	08001803 	.word	0x08001803
 800178c:	08001803 	.word	0x08001803
 8001790:	08001803 	.word	0x08001803
 8001794:	08001803 	.word	0x08001803
 8001798:	080017b1 	.word	0x080017b1
 800179c:	080017c5 	.word	0x080017c5
 80017a0:	4a79      	ldr	r2, [pc, #484]	@ (8001988 <HAL_GPIO_Init+0x2b4>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d013      	beq.n	80017ce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017a6:	e02c      	b.n	8001802 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	623b      	str	r3, [r7, #32]
          break;
 80017ae:	e029      	b.n	8001804 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	3304      	adds	r3, #4
 80017b6:	623b      	str	r3, [r7, #32]
          break;
 80017b8:	e024      	b.n	8001804 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	68db      	ldr	r3, [r3, #12]
 80017be:	3308      	adds	r3, #8
 80017c0:	623b      	str	r3, [r7, #32]
          break;
 80017c2:	e01f      	b.n	8001804 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	330c      	adds	r3, #12
 80017ca:	623b      	str	r3, [r7, #32]
          break;
 80017cc:	e01a      	b.n	8001804 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d102      	bne.n	80017dc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017d6:	2304      	movs	r3, #4
 80017d8:	623b      	str	r3, [r7, #32]
          break;
 80017da:	e013      	b.n	8001804 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d105      	bne.n	80017f0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017e4:	2308      	movs	r3, #8
 80017e6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	69fa      	ldr	r2, [r7, #28]
 80017ec:	611a      	str	r2, [r3, #16]
          break;
 80017ee:	e009      	b.n	8001804 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017f0:	2308      	movs	r3, #8
 80017f2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	69fa      	ldr	r2, [r7, #28]
 80017f8:	615a      	str	r2, [r3, #20]
          break;
 80017fa:	e003      	b.n	8001804 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017fc:	2300      	movs	r3, #0
 80017fe:	623b      	str	r3, [r7, #32]
          break;
 8001800:	e000      	b.n	8001804 <HAL_GPIO_Init+0x130>
          break;
 8001802:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	2bff      	cmp	r3, #255	@ 0xff
 8001808:	d801      	bhi.n	800180e <HAL_GPIO_Init+0x13a>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	e001      	b.n	8001812 <HAL_GPIO_Init+0x13e>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	3304      	adds	r3, #4
 8001812:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	2bff      	cmp	r3, #255	@ 0xff
 8001818:	d802      	bhi.n	8001820 <HAL_GPIO_Init+0x14c>
 800181a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	e002      	b.n	8001826 <HAL_GPIO_Init+0x152>
 8001820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001822:	3b08      	subs	r3, #8
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	210f      	movs	r1, #15
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	fa01 f303 	lsl.w	r3, r1, r3
 8001834:	43db      	mvns	r3, r3
 8001836:	401a      	ands	r2, r3
 8001838:	6a39      	ldr	r1, [r7, #32]
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	fa01 f303 	lsl.w	r3, r1, r3
 8001840:	431a      	orrs	r2, r3
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800184e:	2b00      	cmp	r3, #0
 8001850:	f000 80b1 	beq.w	80019b6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001854:	4b4d      	ldr	r3, [pc, #308]	@ (800198c <HAL_GPIO_Init+0x2b8>)
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	4a4c      	ldr	r2, [pc, #304]	@ (800198c <HAL_GPIO_Init+0x2b8>)
 800185a:	f043 0301 	orr.w	r3, r3, #1
 800185e:	6193      	str	r3, [r2, #24]
 8001860:	4b4a      	ldr	r3, [pc, #296]	@ (800198c <HAL_GPIO_Init+0x2b8>)
 8001862:	699b      	ldr	r3, [r3, #24]
 8001864:	f003 0301 	and.w	r3, r3, #1
 8001868:	60bb      	str	r3, [r7, #8]
 800186a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800186c:	4a48      	ldr	r2, [pc, #288]	@ (8001990 <HAL_GPIO_Init+0x2bc>)
 800186e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001870:	089b      	lsrs	r3, r3, #2
 8001872:	3302      	adds	r3, #2
 8001874:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001878:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800187a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800187c:	f003 0303 	and.w	r3, r3, #3
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	220f      	movs	r2, #15
 8001884:	fa02 f303 	lsl.w	r3, r2, r3
 8001888:	43db      	mvns	r3, r3
 800188a:	68fa      	ldr	r2, [r7, #12]
 800188c:	4013      	ands	r3, r2
 800188e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a40      	ldr	r2, [pc, #256]	@ (8001994 <HAL_GPIO_Init+0x2c0>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d013      	beq.n	80018c0 <HAL_GPIO_Init+0x1ec>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4a3f      	ldr	r2, [pc, #252]	@ (8001998 <HAL_GPIO_Init+0x2c4>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d00d      	beq.n	80018bc <HAL_GPIO_Init+0x1e8>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	4a3e      	ldr	r2, [pc, #248]	@ (800199c <HAL_GPIO_Init+0x2c8>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d007      	beq.n	80018b8 <HAL_GPIO_Init+0x1e4>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	4a3d      	ldr	r2, [pc, #244]	@ (80019a0 <HAL_GPIO_Init+0x2cc>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d101      	bne.n	80018b4 <HAL_GPIO_Init+0x1e0>
 80018b0:	2303      	movs	r3, #3
 80018b2:	e006      	b.n	80018c2 <HAL_GPIO_Init+0x1ee>
 80018b4:	2304      	movs	r3, #4
 80018b6:	e004      	b.n	80018c2 <HAL_GPIO_Init+0x1ee>
 80018b8:	2302      	movs	r3, #2
 80018ba:	e002      	b.n	80018c2 <HAL_GPIO_Init+0x1ee>
 80018bc:	2301      	movs	r3, #1
 80018be:	e000      	b.n	80018c2 <HAL_GPIO_Init+0x1ee>
 80018c0:	2300      	movs	r3, #0
 80018c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018c4:	f002 0203 	and.w	r2, r2, #3
 80018c8:	0092      	lsls	r2, r2, #2
 80018ca:	4093      	lsls	r3, r2
 80018cc:	68fa      	ldr	r2, [r7, #12]
 80018ce:	4313      	orrs	r3, r2
 80018d0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018d2:	492f      	ldr	r1, [pc, #188]	@ (8001990 <HAL_GPIO_Init+0x2bc>)
 80018d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d6:	089b      	lsrs	r3, r3, #2
 80018d8:	3302      	adds	r3, #2
 80018da:	68fa      	ldr	r2, [r7, #12]
 80018dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d006      	beq.n	80018fa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018ec:	4b2d      	ldr	r3, [pc, #180]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 80018ee:	689a      	ldr	r2, [r3, #8]
 80018f0:	492c      	ldr	r1, [pc, #176]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	608b      	str	r3, [r1, #8]
 80018f8:	e006      	b.n	8001908 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018fa:	4b2a      	ldr	r3, [pc, #168]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 80018fc:	689a      	ldr	r2, [r3, #8]
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	43db      	mvns	r3, r3
 8001902:	4928      	ldr	r1, [pc, #160]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 8001904:	4013      	ands	r3, r2
 8001906:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d006      	beq.n	8001922 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001914:	4b23      	ldr	r3, [pc, #140]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 8001916:	68da      	ldr	r2, [r3, #12]
 8001918:	4922      	ldr	r1, [pc, #136]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	4313      	orrs	r3, r2
 800191e:	60cb      	str	r3, [r1, #12]
 8001920:	e006      	b.n	8001930 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001922:	4b20      	ldr	r3, [pc, #128]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 8001924:	68da      	ldr	r2, [r3, #12]
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	43db      	mvns	r3, r3
 800192a:	491e      	ldr	r1, [pc, #120]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 800192c:	4013      	ands	r3, r2
 800192e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001938:	2b00      	cmp	r3, #0
 800193a:	d006      	beq.n	800194a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800193c:	4b19      	ldr	r3, [pc, #100]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 800193e:	685a      	ldr	r2, [r3, #4]
 8001940:	4918      	ldr	r1, [pc, #96]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 8001942:	69bb      	ldr	r3, [r7, #24]
 8001944:	4313      	orrs	r3, r2
 8001946:	604b      	str	r3, [r1, #4]
 8001948:	e006      	b.n	8001958 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800194a:	4b16      	ldr	r3, [pc, #88]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 800194c:	685a      	ldr	r2, [r3, #4]
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	43db      	mvns	r3, r3
 8001952:	4914      	ldr	r1, [pc, #80]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 8001954:	4013      	ands	r3, r2
 8001956:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001960:	2b00      	cmp	r3, #0
 8001962:	d021      	beq.n	80019a8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001964:	4b0f      	ldr	r3, [pc, #60]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	490e      	ldr	r1, [pc, #56]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 800196a:	69bb      	ldr	r3, [r7, #24]
 800196c:	4313      	orrs	r3, r2
 800196e:	600b      	str	r3, [r1, #0]
 8001970:	e021      	b.n	80019b6 <HAL_GPIO_Init+0x2e2>
 8001972:	bf00      	nop
 8001974:	10320000 	.word	0x10320000
 8001978:	10310000 	.word	0x10310000
 800197c:	10220000 	.word	0x10220000
 8001980:	10210000 	.word	0x10210000
 8001984:	10120000 	.word	0x10120000
 8001988:	10110000 	.word	0x10110000
 800198c:	40021000 	.word	0x40021000
 8001990:	40010000 	.word	0x40010000
 8001994:	40010800 	.word	0x40010800
 8001998:	40010c00 	.word	0x40010c00
 800199c:	40011000 	.word	0x40011000
 80019a0:	40011400 	.word	0x40011400
 80019a4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019a8:	4b0b      	ldr	r3, [pc, #44]	@ (80019d8 <HAL_GPIO_Init+0x304>)
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	43db      	mvns	r3, r3
 80019b0:	4909      	ldr	r1, [pc, #36]	@ (80019d8 <HAL_GPIO_Init+0x304>)
 80019b2:	4013      	ands	r3, r2
 80019b4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80019b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b8:	3301      	adds	r3, #1
 80019ba:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c2:	fa22 f303 	lsr.w	r3, r2, r3
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	f47f ae8e 	bne.w	80016e8 <HAL_GPIO_Init+0x14>
  }
}
 80019cc:	bf00      	nop
 80019ce:	bf00      	nop
 80019d0:	372c      	adds	r7, #44	@ 0x2c
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr
 80019d8:	40010400 	.word	0x40010400

080019dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	460b      	mov	r3, r1
 80019e6:	807b      	strh	r3, [r7, #2]
 80019e8:	4613      	mov	r3, r2
 80019ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019ec:	787b      	ldrb	r3, [r7, #1]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d003      	beq.n	80019fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019f2:	887a      	ldrh	r2, [r7, #2]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019f8:	e003      	b.n	8001a02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019fa:	887b      	ldrh	r3, [r7, #2]
 80019fc:	041a      	lsls	r2, r3, #16
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	611a      	str	r2, [r3, #16]
}
 8001a02:	bf00      	nop
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bc80      	pop	{r7}
 8001a0a:	4770      	bx	lr

08001a0c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	460b      	mov	r3, r1
 8001a16:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a1e:	887a      	ldrh	r2, [r7, #2]
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	4013      	ands	r3, r2
 8001a24:	041a      	lsls	r2, r3, #16
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	43d9      	mvns	r1, r3
 8001a2a:	887b      	ldrh	r3, [r7, #2]
 8001a2c:	400b      	ands	r3, r1
 8001a2e:	431a      	orrs	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	611a      	str	r2, [r3, #16]
}
 8001a34:	bf00      	nop
 8001a36:	3714      	adds	r7, #20
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bc80      	pop	{r7}
 8001a3c:	4770      	bx	lr
	...

08001a40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e272      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	f000 8087 	beq.w	8001b6e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a60:	4b92      	ldr	r3, [pc, #584]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f003 030c 	and.w	r3, r3, #12
 8001a68:	2b04      	cmp	r3, #4
 8001a6a:	d00c      	beq.n	8001a86 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a6c:	4b8f      	ldr	r3, [pc, #572]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f003 030c 	and.w	r3, r3, #12
 8001a74:	2b08      	cmp	r3, #8
 8001a76:	d112      	bne.n	8001a9e <HAL_RCC_OscConfig+0x5e>
 8001a78:	4b8c      	ldr	r3, [pc, #560]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a84:	d10b      	bne.n	8001a9e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a86:	4b89      	ldr	r3, [pc, #548]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d06c      	beq.n	8001b6c <HAL_RCC_OscConfig+0x12c>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d168      	bne.n	8001b6c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e24c      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001aa6:	d106      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x76>
 8001aa8:	4b80      	ldr	r3, [pc, #512]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a7f      	ldr	r2, [pc, #508]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001aae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ab2:	6013      	str	r3, [r2, #0]
 8001ab4:	e02e      	b.n	8001b14 <HAL_RCC_OscConfig+0xd4>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d10c      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x98>
 8001abe:	4b7b      	ldr	r3, [pc, #492]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a7a      	ldr	r2, [pc, #488]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ac8:	6013      	str	r3, [r2, #0]
 8001aca:	4b78      	ldr	r3, [pc, #480]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a77      	ldr	r2, [pc, #476]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001ad0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ad4:	6013      	str	r3, [r2, #0]
 8001ad6:	e01d      	b.n	8001b14 <HAL_RCC_OscConfig+0xd4>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ae0:	d10c      	bne.n	8001afc <HAL_RCC_OscConfig+0xbc>
 8001ae2:	4b72      	ldr	r3, [pc, #456]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a71      	ldr	r2, [pc, #452]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001ae8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001aec:	6013      	str	r3, [r2, #0]
 8001aee:	4b6f      	ldr	r3, [pc, #444]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a6e      	ldr	r2, [pc, #440]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001af4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001af8:	6013      	str	r3, [r2, #0]
 8001afa:	e00b      	b.n	8001b14 <HAL_RCC_OscConfig+0xd4>
 8001afc:	4b6b      	ldr	r3, [pc, #428]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a6a      	ldr	r2, [pc, #424]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001b02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b06:	6013      	str	r3, [r2, #0]
 8001b08:	4b68      	ldr	r3, [pc, #416]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a67      	ldr	r2, [pc, #412]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001b0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b12:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d013      	beq.n	8001b44 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b1c:	f7ff fcc2 	bl	80014a4 <HAL_GetTick>
 8001b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b24:	f7ff fcbe 	bl	80014a4 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b64      	cmp	r3, #100	@ 0x64
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e200      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b36:	4b5d      	ldr	r3, [pc, #372]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d0f0      	beq.n	8001b24 <HAL_RCC_OscConfig+0xe4>
 8001b42:	e014      	b.n	8001b6e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b44:	f7ff fcae 	bl	80014a4 <HAL_GetTick>
 8001b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b4a:	e008      	b.n	8001b5e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b4c:	f7ff fcaa 	bl	80014a4 <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	2b64      	cmp	r3, #100	@ 0x64
 8001b58:	d901      	bls.n	8001b5e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e1ec      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b5e:	4b53      	ldr	r3, [pc, #332]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d1f0      	bne.n	8001b4c <HAL_RCC_OscConfig+0x10c>
 8001b6a:	e000      	b.n	8001b6e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0302 	and.w	r3, r3, #2
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d063      	beq.n	8001c42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b7a:	4b4c      	ldr	r3, [pc, #304]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f003 030c 	and.w	r3, r3, #12
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d00b      	beq.n	8001b9e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b86:	4b49      	ldr	r3, [pc, #292]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f003 030c 	and.w	r3, r3, #12
 8001b8e:	2b08      	cmp	r3, #8
 8001b90:	d11c      	bne.n	8001bcc <HAL_RCC_OscConfig+0x18c>
 8001b92:	4b46      	ldr	r3, [pc, #280]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d116      	bne.n	8001bcc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b9e:	4b43      	ldr	r3, [pc, #268]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0302 	and.w	r3, r3, #2
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d005      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x176>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	691b      	ldr	r3, [r3, #16]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d001      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e1c0      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bb6:	4b3d      	ldr	r3, [pc, #244]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	695b      	ldr	r3, [r3, #20]
 8001bc2:	00db      	lsls	r3, r3, #3
 8001bc4:	4939      	ldr	r1, [pc, #228]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bca:	e03a      	b.n	8001c42 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d020      	beq.n	8001c16 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bd4:	4b36      	ldr	r3, [pc, #216]	@ (8001cb0 <HAL_RCC_OscConfig+0x270>)
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bda:	f7ff fc63 	bl	80014a4 <HAL_GetTick>
 8001bde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001be0:	e008      	b.n	8001bf4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001be2:	f7ff fc5f 	bl	80014a4 <HAL_GetTick>
 8001be6:	4602      	mov	r2, r0
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d901      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e1a1      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bf4:	4b2d      	ldr	r3, [pc, #180]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0302 	and.w	r3, r3, #2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d0f0      	beq.n	8001be2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c00:	4b2a      	ldr	r3, [pc, #168]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	695b      	ldr	r3, [r3, #20]
 8001c0c:	00db      	lsls	r3, r3, #3
 8001c0e:	4927      	ldr	r1, [pc, #156]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	600b      	str	r3, [r1, #0]
 8001c14:	e015      	b.n	8001c42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c16:	4b26      	ldr	r3, [pc, #152]	@ (8001cb0 <HAL_RCC_OscConfig+0x270>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1c:	f7ff fc42 	bl	80014a4 <HAL_GetTick>
 8001c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c24:	f7ff fc3e 	bl	80014a4 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e180      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c36:	4b1d      	ldr	r3, [pc, #116]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d1f0      	bne.n	8001c24 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0308 	and.w	r3, r3, #8
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d03a      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	699b      	ldr	r3, [r3, #24]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d019      	beq.n	8001c8a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c56:	4b17      	ldr	r3, [pc, #92]	@ (8001cb4 <HAL_RCC_OscConfig+0x274>)
 8001c58:	2201      	movs	r2, #1
 8001c5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c5c:	f7ff fc22 	bl	80014a4 <HAL_GetTick>
 8001c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c62:	e008      	b.n	8001c76 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c64:	f7ff fc1e 	bl	80014a4 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e160      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c76:	4b0d      	ldr	r3, [pc, #52]	@ (8001cac <HAL_RCC_OscConfig+0x26c>)
 8001c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d0f0      	beq.n	8001c64 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c82:	2001      	movs	r0, #1
 8001c84:	f000 face 	bl	8002224 <RCC_Delay>
 8001c88:	e01c      	b.n	8001cc4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb4 <HAL_RCC_OscConfig+0x274>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c90:	f7ff fc08 	bl	80014a4 <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c96:	e00f      	b.n	8001cb8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c98:	f7ff fc04 	bl	80014a4 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d908      	bls.n	8001cb8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e146      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
 8001caa:	bf00      	nop
 8001cac:	40021000 	.word	0x40021000
 8001cb0:	42420000 	.word	0x42420000
 8001cb4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cb8:	4b92      	ldr	r3, [pc, #584]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cbc:	f003 0302 	and.w	r3, r3, #2
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d1e9      	bne.n	8001c98 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0304 	and.w	r3, r3, #4
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	f000 80a6 	beq.w	8001e1e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cd6:	4b8b      	ldr	r3, [pc, #556]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d10d      	bne.n	8001cfe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ce2:	4b88      	ldr	r3, [pc, #544]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001ce4:	69db      	ldr	r3, [r3, #28]
 8001ce6:	4a87      	ldr	r2, [pc, #540]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001ce8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cec:	61d3      	str	r3, [r2, #28]
 8001cee:	4b85      	ldr	r3, [pc, #532]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001cf0:	69db      	ldr	r3, [r3, #28]
 8001cf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cf6:	60bb      	str	r3, [r7, #8]
 8001cf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cfe:	4b82      	ldr	r3, [pc, #520]	@ (8001f08 <HAL_RCC_OscConfig+0x4c8>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d118      	bne.n	8001d3c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d0a:	4b7f      	ldr	r3, [pc, #508]	@ (8001f08 <HAL_RCC_OscConfig+0x4c8>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a7e      	ldr	r2, [pc, #504]	@ (8001f08 <HAL_RCC_OscConfig+0x4c8>)
 8001d10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d16:	f7ff fbc5 	bl	80014a4 <HAL_GetTick>
 8001d1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d1c:	e008      	b.n	8001d30 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d1e:	f7ff fbc1 	bl	80014a4 <HAL_GetTick>
 8001d22:	4602      	mov	r2, r0
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	2b64      	cmp	r3, #100	@ 0x64
 8001d2a:	d901      	bls.n	8001d30 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e103      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d30:	4b75      	ldr	r3, [pc, #468]	@ (8001f08 <HAL_RCC_OscConfig+0x4c8>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d0f0      	beq.n	8001d1e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d106      	bne.n	8001d52 <HAL_RCC_OscConfig+0x312>
 8001d44:	4b6f      	ldr	r3, [pc, #444]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001d46:	6a1b      	ldr	r3, [r3, #32]
 8001d48:	4a6e      	ldr	r2, [pc, #440]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001d4a:	f043 0301 	orr.w	r3, r3, #1
 8001d4e:	6213      	str	r3, [r2, #32]
 8001d50:	e02d      	b.n	8001dae <HAL_RCC_OscConfig+0x36e>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d10c      	bne.n	8001d74 <HAL_RCC_OscConfig+0x334>
 8001d5a:	4b6a      	ldr	r3, [pc, #424]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001d5c:	6a1b      	ldr	r3, [r3, #32]
 8001d5e:	4a69      	ldr	r2, [pc, #420]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001d60:	f023 0301 	bic.w	r3, r3, #1
 8001d64:	6213      	str	r3, [r2, #32]
 8001d66:	4b67      	ldr	r3, [pc, #412]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001d68:	6a1b      	ldr	r3, [r3, #32]
 8001d6a:	4a66      	ldr	r2, [pc, #408]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001d6c:	f023 0304 	bic.w	r3, r3, #4
 8001d70:	6213      	str	r3, [r2, #32]
 8001d72:	e01c      	b.n	8001dae <HAL_RCC_OscConfig+0x36e>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	2b05      	cmp	r3, #5
 8001d7a:	d10c      	bne.n	8001d96 <HAL_RCC_OscConfig+0x356>
 8001d7c:	4b61      	ldr	r3, [pc, #388]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001d7e:	6a1b      	ldr	r3, [r3, #32]
 8001d80:	4a60      	ldr	r2, [pc, #384]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001d82:	f043 0304 	orr.w	r3, r3, #4
 8001d86:	6213      	str	r3, [r2, #32]
 8001d88:	4b5e      	ldr	r3, [pc, #376]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001d8a:	6a1b      	ldr	r3, [r3, #32]
 8001d8c:	4a5d      	ldr	r2, [pc, #372]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001d8e:	f043 0301 	orr.w	r3, r3, #1
 8001d92:	6213      	str	r3, [r2, #32]
 8001d94:	e00b      	b.n	8001dae <HAL_RCC_OscConfig+0x36e>
 8001d96:	4b5b      	ldr	r3, [pc, #364]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001d98:	6a1b      	ldr	r3, [r3, #32]
 8001d9a:	4a5a      	ldr	r2, [pc, #360]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001d9c:	f023 0301 	bic.w	r3, r3, #1
 8001da0:	6213      	str	r3, [r2, #32]
 8001da2:	4b58      	ldr	r3, [pc, #352]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001da4:	6a1b      	ldr	r3, [r3, #32]
 8001da6:	4a57      	ldr	r2, [pc, #348]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001da8:	f023 0304 	bic.w	r3, r3, #4
 8001dac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d015      	beq.n	8001de2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db6:	f7ff fb75 	bl	80014a4 <HAL_GetTick>
 8001dba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dbc:	e00a      	b.n	8001dd4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dbe:	f7ff fb71 	bl	80014a4 <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e0b1      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dd4:	4b4b      	ldr	r3, [pc, #300]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001dd6:	6a1b      	ldr	r3, [r3, #32]
 8001dd8:	f003 0302 	and.w	r3, r3, #2
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d0ee      	beq.n	8001dbe <HAL_RCC_OscConfig+0x37e>
 8001de0:	e014      	b.n	8001e0c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001de2:	f7ff fb5f 	bl	80014a4 <HAL_GetTick>
 8001de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001de8:	e00a      	b.n	8001e00 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dea:	f7ff fb5b 	bl	80014a4 <HAL_GetTick>
 8001dee:	4602      	mov	r2, r0
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e09b      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e00:	4b40      	ldr	r3, [pc, #256]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001e02:	6a1b      	ldr	r3, [r3, #32]
 8001e04:	f003 0302 	and.w	r3, r3, #2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d1ee      	bne.n	8001dea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e0c:	7dfb      	ldrb	r3, [r7, #23]
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d105      	bne.n	8001e1e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e12:	4b3c      	ldr	r3, [pc, #240]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001e14:	69db      	ldr	r3, [r3, #28]
 8001e16:	4a3b      	ldr	r2, [pc, #236]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001e18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e1c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	69db      	ldr	r3, [r3, #28]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	f000 8087 	beq.w	8001f36 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e28:	4b36      	ldr	r3, [pc, #216]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f003 030c 	and.w	r3, r3, #12
 8001e30:	2b08      	cmp	r3, #8
 8001e32:	d061      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	69db      	ldr	r3, [r3, #28]
 8001e38:	2b02      	cmp	r3, #2
 8001e3a:	d146      	bne.n	8001eca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e3c:	4b33      	ldr	r3, [pc, #204]	@ (8001f0c <HAL_RCC_OscConfig+0x4cc>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e42:	f7ff fb2f 	bl	80014a4 <HAL_GetTick>
 8001e46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e48:	e008      	b.n	8001e5c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e4a:	f7ff fb2b 	bl	80014a4 <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	d901      	bls.n	8001e5c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e06d      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e5c:	4b29      	ldr	r3, [pc, #164]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d1f0      	bne.n	8001e4a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a1b      	ldr	r3, [r3, #32]
 8001e6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e70:	d108      	bne.n	8001e84 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e72:	4b24      	ldr	r3, [pc, #144]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	4921      	ldr	r1, [pc, #132]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001e80:	4313      	orrs	r3, r2
 8001e82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e84:	4b1f      	ldr	r3, [pc, #124]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6a19      	ldr	r1, [r3, #32]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e94:	430b      	orrs	r3, r1
 8001e96:	491b      	ldr	r1, [pc, #108]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001f0c <HAL_RCC_OscConfig+0x4cc>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea2:	f7ff faff 	bl	80014a4 <HAL_GetTick>
 8001ea6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ea8:	e008      	b.n	8001ebc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eaa:	f7ff fafb 	bl	80014a4 <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d901      	bls.n	8001ebc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e03d      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ebc:	4b11      	ldr	r3, [pc, #68]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d0f0      	beq.n	8001eaa <HAL_RCC_OscConfig+0x46a>
 8001ec8:	e035      	b.n	8001f36 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eca:	4b10      	ldr	r3, [pc, #64]	@ (8001f0c <HAL_RCC_OscConfig+0x4cc>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed0:	f7ff fae8 	bl	80014a4 <HAL_GetTick>
 8001ed4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ed6:	e008      	b.n	8001eea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ed8:	f7ff fae4 	bl	80014a4 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e026      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eea:	4b06      	ldr	r3, [pc, #24]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1f0      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x498>
 8001ef6:	e01e      	b.n	8001f36 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	69db      	ldr	r3, [r3, #28]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d107      	bne.n	8001f10 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e019      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
 8001f04:	40021000 	.word	0x40021000
 8001f08:	40007000 	.word	0x40007000
 8001f0c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f10:	4b0b      	ldr	r3, [pc, #44]	@ (8001f40 <HAL_RCC_OscConfig+0x500>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a1b      	ldr	r3, [r3, #32]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d106      	bne.n	8001f32 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d001      	beq.n	8001f36 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e000      	b.n	8001f38 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001f36:	2300      	movs	r3, #0
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3718      	adds	r7, #24
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40021000 	.word	0x40021000

08001f44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d101      	bne.n	8001f58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e0d0      	b.n	80020fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f58:	4b6a      	ldr	r3, [pc, #424]	@ (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0307 	and.w	r3, r3, #7
 8001f60:	683a      	ldr	r2, [r7, #0]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d910      	bls.n	8001f88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f66:	4b67      	ldr	r3, [pc, #412]	@ (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f023 0207 	bic.w	r2, r3, #7
 8001f6e:	4965      	ldr	r1, [pc, #404]	@ (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f76:	4b63      	ldr	r3, [pc, #396]	@ (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 0307 	and.w	r3, r3, #7
 8001f7e:	683a      	ldr	r2, [r7, #0]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d001      	beq.n	8001f88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e0b8      	b.n	80020fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0302 	and.w	r3, r3, #2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d020      	beq.n	8001fd6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0304 	and.w	r3, r3, #4
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d005      	beq.n	8001fac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fa0:	4b59      	ldr	r3, [pc, #356]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	4a58      	ldr	r2, [pc, #352]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001faa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0308 	and.w	r3, r3, #8
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d005      	beq.n	8001fc4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fb8:	4b53      	ldr	r3, [pc, #332]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	4a52      	ldr	r2, [pc, #328]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8001fbe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001fc2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fc4:	4b50      	ldr	r3, [pc, #320]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	494d      	ldr	r1, [pc, #308]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d040      	beq.n	8002064 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d107      	bne.n	8001ffa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fea:	4b47      	ldr	r3, [pc, #284]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d115      	bne.n	8002022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e07f      	b.n	80020fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d107      	bne.n	8002012 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002002:	4b41      	ldr	r3, [pc, #260]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d109      	bne.n	8002022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e073      	b.n	80020fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002012:	4b3d      	ldr	r3, [pc, #244]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d101      	bne.n	8002022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e06b      	b.n	80020fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002022:	4b39      	ldr	r3, [pc, #228]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f023 0203 	bic.w	r2, r3, #3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	4936      	ldr	r1, [pc, #216]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8002030:	4313      	orrs	r3, r2
 8002032:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002034:	f7ff fa36 	bl	80014a4 <HAL_GetTick>
 8002038:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800203a:	e00a      	b.n	8002052 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800203c:	f7ff fa32 	bl	80014a4 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	f241 3288 	movw	r2, #5000	@ 0x1388
 800204a:	4293      	cmp	r3, r2
 800204c:	d901      	bls.n	8002052 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e053      	b.n	80020fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002052:	4b2d      	ldr	r3, [pc, #180]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f003 020c 	and.w	r2, r3, #12
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	429a      	cmp	r2, r3
 8002062:	d1eb      	bne.n	800203c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002064:	4b27      	ldr	r3, [pc, #156]	@ (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0307 	and.w	r3, r3, #7
 800206c:	683a      	ldr	r2, [r7, #0]
 800206e:	429a      	cmp	r2, r3
 8002070:	d210      	bcs.n	8002094 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002072:	4b24      	ldr	r3, [pc, #144]	@ (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f023 0207 	bic.w	r2, r3, #7
 800207a:	4922      	ldr	r1, [pc, #136]	@ (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	4313      	orrs	r3, r2
 8002080:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002082:	4b20      	ldr	r3, [pc, #128]	@ (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0307 	and.w	r3, r3, #7
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	429a      	cmp	r2, r3
 800208e:	d001      	beq.n	8002094 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e032      	b.n	80020fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0304 	and.w	r3, r3, #4
 800209c:	2b00      	cmp	r3, #0
 800209e:	d008      	beq.n	80020b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020a0:	4b19      	ldr	r3, [pc, #100]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	4916      	ldr	r1, [pc, #88]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 80020ae:	4313      	orrs	r3, r2
 80020b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0308 	and.w	r3, r3, #8
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d009      	beq.n	80020d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020be:	4b12      	ldr	r3, [pc, #72]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	00db      	lsls	r3, r3, #3
 80020cc:	490e      	ldr	r1, [pc, #56]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 80020ce:	4313      	orrs	r3, r2
 80020d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020d2:	f000 f821 	bl	8002118 <HAL_RCC_GetSysClockFreq>
 80020d6:	4602      	mov	r2, r0
 80020d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	091b      	lsrs	r3, r3, #4
 80020de:	f003 030f 	and.w	r3, r3, #15
 80020e2:	490a      	ldr	r1, [pc, #40]	@ (800210c <HAL_RCC_ClockConfig+0x1c8>)
 80020e4:	5ccb      	ldrb	r3, [r1, r3]
 80020e6:	fa22 f303 	lsr.w	r3, r2, r3
 80020ea:	4a09      	ldr	r2, [pc, #36]	@ (8002110 <HAL_RCC_ClockConfig+0x1cc>)
 80020ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020ee:	4b09      	ldr	r3, [pc, #36]	@ (8002114 <HAL_RCC_ClockConfig+0x1d0>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7ff f994 	bl	8001420 <HAL_InitTick>

  return HAL_OK;
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3710      	adds	r7, #16
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40022000 	.word	0x40022000
 8002108:	40021000 	.word	0x40021000
 800210c:	080053ac 	.word	0x080053ac
 8002110:	20000000 	.word	0x20000000
 8002114:	20000004 	.word	0x20000004

08002118 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002118:	b480      	push	{r7}
 800211a:	b087      	sub	sp, #28
 800211c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800211e:	2300      	movs	r3, #0
 8002120:	60fb      	str	r3, [r7, #12]
 8002122:	2300      	movs	r3, #0
 8002124:	60bb      	str	r3, [r7, #8]
 8002126:	2300      	movs	r3, #0
 8002128:	617b      	str	r3, [r7, #20]
 800212a:	2300      	movs	r3, #0
 800212c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800212e:	2300      	movs	r3, #0
 8002130:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002132:	4b1e      	ldr	r3, [pc, #120]	@ (80021ac <HAL_RCC_GetSysClockFreq+0x94>)
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	f003 030c 	and.w	r3, r3, #12
 800213e:	2b04      	cmp	r3, #4
 8002140:	d002      	beq.n	8002148 <HAL_RCC_GetSysClockFreq+0x30>
 8002142:	2b08      	cmp	r3, #8
 8002144:	d003      	beq.n	800214e <HAL_RCC_GetSysClockFreq+0x36>
 8002146:	e027      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002148:	4b19      	ldr	r3, [pc, #100]	@ (80021b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800214a:	613b      	str	r3, [r7, #16]
      break;
 800214c:	e027      	b.n	800219e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	0c9b      	lsrs	r3, r3, #18
 8002152:	f003 030f 	and.w	r3, r3, #15
 8002156:	4a17      	ldr	r2, [pc, #92]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002158:	5cd3      	ldrb	r3, [r2, r3]
 800215a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d010      	beq.n	8002188 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002166:	4b11      	ldr	r3, [pc, #68]	@ (80021ac <HAL_RCC_GetSysClockFreq+0x94>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	0c5b      	lsrs	r3, r3, #17
 800216c:	f003 0301 	and.w	r3, r3, #1
 8002170:	4a11      	ldr	r2, [pc, #68]	@ (80021b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002172:	5cd3      	ldrb	r3, [r2, r3]
 8002174:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a0d      	ldr	r2, [pc, #52]	@ (80021b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800217a:	fb03 f202 	mul.w	r2, r3, r2
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	fbb2 f3f3 	udiv	r3, r2, r3
 8002184:	617b      	str	r3, [r7, #20]
 8002186:	e004      	b.n	8002192 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4a0c      	ldr	r2, [pc, #48]	@ (80021bc <HAL_RCC_GetSysClockFreq+0xa4>)
 800218c:	fb02 f303 	mul.w	r3, r2, r3
 8002190:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	613b      	str	r3, [r7, #16]
      break;
 8002196:	e002      	b.n	800219e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002198:	4b05      	ldr	r3, [pc, #20]	@ (80021b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800219a:	613b      	str	r3, [r7, #16]
      break;
 800219c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800219e:	693b      	ldr	r3, [r7, #16]
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	371c      	adds	r7, #28
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	40021000 	.word	0x40021000
 80021b0:	007a1200 	.word	0x007a1200
 80021b4:	080053c4 	.word	0x080053c4
 80021b8:	080053d4 	.word	0x080053d4
 80021bc:	003d0900 	.word	0x003d0900

080021c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021c4:	4b02      	ldr	r3, [pc, #8]	@ (80021d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80021c6:	681b      	ldr	r3, [r3, #0]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bc80      	pop	{r7}
 80021ce:	4770      	bx	lr
 80021d0:	20000000 	.word	0x20000000

080021d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80021d8:	f7ff fff2 	bl	80021c0 <HAL_RCC_GetHCLKFreq>
 80021dc:	4602      	mov	r2, r0
 80021de:	4b05      	ldr	r3, [pc, #20]	@ (80021f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	0a1b      	lsrs	r3, r3, #8
 80021e4:	f003 0307 	and.w	r3, r3, #7
 80021e8:	4903      	ldr	r1, [pc, #12]	@ (80021f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021ea:	5ccb      	ldrb	r3, [r1, r3]
 80021ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40021000 	.word	0x40021000
 80021f8:	080053bc 	.word	0x080053bc

080021fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002200:	f7ff ffde 	bl	80021c0 <HAL_RCC_GetHCLKFreq>
 8002204:	4602      	mov	r2, r0
 8002206:	4b05      	ldr	r3, [pc, #20]	@ (800221c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	0adb      	lsrs	r3, r3, #11
 800220c:	f003 0307 	and.w	r3, r3, #7
 8002210:	4903      	ldr	r1, [pc, #12]	@ (8002220 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002212:	5ccb      	ldrb	r3, [r1, r3]
 8002214:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002218:	4618      	mov	r0, r3
 800221a:	bd80      	pop	{r7, pc}
 800221c:	40021000 	.word	0x40021000
 8002220:	080053bc 	.word	0x080053bc

08002224 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800222c:	4b0a      	ldr	r3, [pc, #40]	@ (8002258 <RCC_Delay+0x34>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a0a      	ldr	r2, [pc, #40]	@ (800225c <RCC_Delay+0x38>)
 8002232:	fba2 2303 	umull	r2, r3, r2, r3
 8002236:	0a5b      	lsrs	r3, r3, #9
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	fb02 f303 	mul.w	r3, r2, r3
 800223e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002240:	bf00      	nop
  }
  while (Delay --);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	1e5a      	subs	r2, r3, #1
 8002246:	60fa      	str	r2, [r7, #12]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d1f9      	bne.n	8002240 <RCC_Delay+0x1c>
}
 800224c:	bf00      	nop
 800224e:	bf00      	nop
 8002250:	3714      	adds	r7, #20
 8002252:	46bd      	mov	sp, r7
 8002254:	bc80      	pop	{r7}
 8002256:	4770      	bx	lr
 8002258:	20000000 	.word	0x20000000
 800225c:	10624dd3 	.word	0x10624dd3

08002260 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e041      	b.n	80022f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d106      	bne.n	800228c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f7fe ff16 	bl	80010b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2202      	movs	r2, #2
 8002290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	3304      	adds	r3, #4
 800229c:	4619      	mov	r1, r3
 800229e:	4610      	mov	r0, r2
 80022a0:	f000 fc18 	bl	8002ad4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2201      	movs	r2, #1
 80022b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2201      	movs	r2, #1
 80022c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2201      	movs	r2, #1
 80022c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
	...

08002300 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800230e:	b2db      	uxtb	r3, r3
 8002310:	2b01      	cmp	r3, #1
 8002312:	d001      	beq.n	8002318 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e03a      	b.n	800238e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2202      	movs	r2, #2
 800231c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	68da      	ldr	r2, [r3, #12]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f042 0201 	orr.w	r2, r2, #1
 800232e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a18      	ldr	r2, [pc, #96]	@ (8002398 <HAL_TIM_Base_Start_IT+0x98>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d00e      	beq.n	8002358 <HAL_TIM_Base_Start_IT+0x58>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002342:	d009      	beq.n	8002358 <HAL_TIM_Base_Start_IT+0x58>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a14      	ldr	r2, [pc, #80]	@ (800239c <HAL_TIM_Base_Start_IT+0x9c>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d004      	beq.n	8002358 <HAL_TIM_Base_Start_IT+0x58>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a13      	ldr	r2, [pc, #76]	@ (80023a0 <HAL_TIM_Base_Start_IT+0xa0>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d111      	bne.n	800237c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2b06      	cmp	r3, #6
 8002368:	d010      	beq.n	800238c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f042 0201 	orr.w	r2, r2, #1
 8002378:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800237a:	e007      	b.n	800238c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f042 0201 	orr.w	r2, r2, #1
 800238a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3714      	adds	r7, #20
 8002392:	46bd      	mov	sp, r7
 8002394:	bc80      	pop	{r7}
 8002396:	4770      	bx	lr
 8002398:	40012c00 	.word	0x40012c00
 800239c:	40000400 	.word	0x40000400
 80023a0:	40000800 	.word	0x40000800

080023a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e041      	b.n	800243a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d106      	bne.n	80023d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f000 f839 	bl	8002442 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2202      	movs	r2, #2
 80023d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3304      	adds	r3, #4
 80023e0:	4619      	mov	r1, r3
 80023e2:	4610      	mov	r0, r2
 80023e4:	f000 fb76 	bl	8002ad4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002442:	b480      	push	{r7}
 8002444:	b083      	sub	sp, #12
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr

08002454 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d109      	bne.n	8002478 <HAL_TIM_PWM_Start+0x24>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800246a:	b2db      	uxtb	r3, r3
 800246c:	2b01      	cmp	r3, #1
 800246e:	bf14      	ite	ne
 8002470:	2301      	movne	r3, #1
 8002472:	2300      	moveq	r3, #0
 8002474:	b2db      	uxtb	r3, r3
 8002476:	e022      	b.n	80024be <HAL_TIM_PWM_Start+0x6a>
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	2b04      	cmp	r3, #4
 800247c:	d109      	bne.n	8002492 <HAL_TIM_PWM_Start+0x3e>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b01      	cmp	r3, #1
 8002488:	bf14      	ite	ne
 800248a:	2301      	movne	r3, #1
 800248c:	2300      	moveq	r3, #0
 800248e:	b2db      	uxtb	r3, r3
 8002490:	e015      	b.n	80024be <HAL_TIM_PWM_Start+0x6a>
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	2b08      	cmp	r3, #8
 8002496:	d109      	bne.n	80024ac <HAL_TIM_PWM_Start+0x58>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	bf14      	ite	ne
 80024a4:	2301      	movne	r3, #1
 80024a6:	2300      	moveq	r3, #0
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	e008      	b.n	80024be <HAL_TIM_PWM_Start+0x6a>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	bf14      	ite	ne
 80024b8:	2301      	movne	r3, #1
 80024ba:	2300      	moveq	r3, #0
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d001      	beq.n	80024c6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e05e      	b.n	8002584 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d104      	bne.n	80024d6 <HAL_TIM_PWM_Start+0x82>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2202      	movs	r2, #2
 80024d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80024d4:	e013      	b.n	80024fe <HAL_TIM_PWM_Start+0xaa>
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	2b04      	cmp	r3, #4
 80024da:	d104      	bne.n	80024e6 <HAL_TIM_PWM_Start+0x92>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2202      	movs	r2, #2
 80024e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80024e4:	e00b      	b.n	80024fe <HAL_TIM_PWM_Start+0xaa>
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	2b08      	cmp	r3, #8
 80024ea:	d104      	bne.n	80024f6 <HAL_TIM_PWM_Start+0xa2>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2202      	movs	r2, #2
 80024f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80024f4:	e003      	b.n	80024fe <HAL_TIM_PWM_Start+0xaa>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2202      	movs	r2, #2
 80024fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2201      	movs	r2, #1
 8002504:	6839      	ldr	r1, [r7, #0]
 8002506:	4618      	mov	r0, r3
 8002508:	f000 fd70 	bl	8002fec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a1e      	ldr	r2, [pc, #120]	@ (800258c <HAL_TIM_PWM_Start+0x138>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d107      	bne.n	8002526 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002524:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a18      	ldr	r2, [pc, #96]	@ (800258c <HAL_TIM_PWM_Start+0x138>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d00e      	beq.n	800254e <HAL_TIM_PWM_Start+0xfa>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002538:	d009      	beq.n	800254e <HAL_TIM_PWM_Start+0xfa>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a14      	ldr	r2, [pc, #80]	@ (8002590 <HAL_TIM_PWM_Start+0x13c>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d004      	beq.n	800254e <HAL_TIM_PWM_Start+0xfa>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a12      	ldr	r2, [pc, #72]	@ (8002594 <HAL_TIM_PWM_Start+0x140>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d111      	bne.n	8002572 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f003 0307 	and.w	r3, r3, #7
 8002558:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2b06      	cmp	r3, #6
 800255e:	d010      	beq.n	8002582 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f042 0201 	orr.w	r2, r2, #1
 800256e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002570:	e007      	b.n	8002582 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f042 0201 	orr.w	r2, r2, #1
 8002580:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002582:	2300      	movs	r3, #0
}
 8002584:	4618      	mov	r0, r3
 8002586:	3710      	adds	r7, #16
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	40012c00 	.word	0x40012c00
 8002590:	40000400 	.word	0x40000400
 8002594:	40000800 	.word	0x40000800

08002598 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d020      	beq.n	80025fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	f003 0302 	and.w	r3, r3, #2
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d01b      	beq.n	80025fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f06f 0202 	mvn.w	r2, #2
 80025cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	699b      	ldr	r3, [r3, #24]
 80025da:	f003 0303 	and.w	r3, r3, #3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d003      	beq.n	80025ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f000 fa5a 	bl	8002a9c <HAL_TIM_IC_CaptureCallback>
 80025e8:	e005      	b.n	80025f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 fa4d 	bl	8002a8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f000 fa5c 	bl	8002aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	2b00      	cmp	r3, #0
 8002604:	d020      	beq.n	8002648 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	f003 0304 	and.w	r3, r3, #4
 800260c:	2b00      	cmp	r3, #0
 800260e:	d01b      	beq.n	8002648 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f06f 0204 	mvn.w	r2, #4
 8002618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2202      	movs	r2, #2
 800261e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f000 fa34 	bl	8002a9c <HAL_TIM_IC_CaptureCallback>
 8002634:	e005      	b.n	8002642 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f000 fa27 	bl	8002a8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f000 fa36 	bl	8002aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	f003 0308 	and.w	r3, r3, #8
 800264e:	2b00      	cmp	r3, #0
 8002650:	d020      	beq.n	8002694 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f003 0308 	and.w	r3, r3, #8
 8002658:	2b00      	cmp	r3, #0
 800265a:	d01b      	beq.n	8002694 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f06f 0208 	mvn.w	r2, #8
 8002664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2204      	movs	r2, #4
 800266a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	69db      	ldr	r3, [r3, #28]
 8002672:	f003 0303 	and.w	r3, r3, #3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d003      	beq.n	8002682 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 fa0e 	bl	8002a9c <HAL_TIM_IC_CaptureCallback>
 8002680:	e005      	b.n	800268e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f000 fa01 	bl	8002a8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f000 fa10 	bl	8002aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	f003 0310 	and.w	r3, r3, #16
 800269a:	2b00      	cmp	r3, #0
 800269c:	d020      	beq.n	80026e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	f003 0310 	and.w	r3, r3, #16
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d01b      	beq.n	80026e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f06f 0210 	mvn.w	r2, #16
 80026b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2208      	movs	r2, #8
 80026b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	69db      	ldr	r3, [r3, #28]
 80026be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d003      	beq.n	80026ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f000 f9e8 	bl	8002a9c <HAL_TIM_IC_CaptureCallback>
 80026cc:	e005      	b.n	80026da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f000 f9db 	bl	8002a8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f000 f9ea 	bl	8002aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d00c      	beq.n	8002704 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d007      	beq.n	8002704 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f06f 0201 	mvn.w	r2, #1
 80026fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f7fe fa74 	bl	8000bec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800270a:	2b00      	cmp	r3, #0
 800270c:	d00c      	beq.n	8002728 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002714:	2b00      	cmp	r3, #0
 8002716:	d007      	beq.n	8002728 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002720:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f000 fced 	bl	8003102 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800272e:	2b00      	cmp	r3, #0
 8002730:	d00c      	beq.n	800274c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002738:	2b00      	cmp	r3, #0
 800273a:	d007      	beq.n	800274c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f000 f9ba 	bl	8002ac0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	f003 0320 	and.w	r3, r3, #32
 8002752:	2b00      	cmp	r3, #0
 8002754:	d00c      	beq.n	8002770 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f003 0320 	and.w	r3, r3, #32
 800275c:	2b00      	cmp	r3, #0
 800275e:	d007      	beq.n	8002770 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f06f 0220 	mvn.w	r2, #32
 8002768:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f000 fcc0 	bl	80030f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002770:	bf00      	nop
 8002772:	3710      	adds	r7, #16
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002784:	2300      	movs	r3, #0
 8002786:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800278e:	2b01      	cmp	r3, #1
 8002790:	d101      	bne.n	8002796 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002792:	2302      	movs	r3, #2
 8002794:	e0ae      	b.n	80028f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2201      	movs	r2, #1
 800279a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2b0c      	cmp	r3, #12
 80027a2:	f200 809f 	bhi.w	80028e4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80027a6:	a201      	add	r2, pc, #4	@ (adr r2, 80027ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80027a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ac:	080027e1 	.word	0x080027e1
 80027b0:	080028e5 	.word	0x080028e5
 80027b4:	080028e5 	.word	0x080028e5
 80027b8:	080028e5 	.word	0x080028e5
 80027bc:	08002821 	.word	0x08002821
 80027c0:	080028e5 	.word	0x080028e5
 80027c4:	080028e5 	.word	0x080028e5
 80027c8:	080028e5 	.word	0x080028e5
 80027cc:	08002863 	.word	0x08002863
 80027d0:	080028e5 	.word	0x080028e5
 80027d4:	080028e5 	.word	0x080028e5
 80027d8:	080028e5 	.word	0x080028e5
 80027dc:	080028a3 	.word	0x080028a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	68b9      	ldr	r1, [r7, #8]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f000 f9e2 	bl	8002bb0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	699a      	ldr	r2, [r3, #24]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f042 0208 	orr.w	r2, r2, #8
 80027fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	699a      	ldr	r2, [r3, #24]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f022 0204 	bic.w	r2, r2, #4
 800280a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	6999      	ldr	r1, [r3, #24]
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	691a      	ldr	r2, [r3, #16]
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	430a      	orrs	r2, r1
 800281c:	619a      	str	r2, [r3, #24]
      break;
 800281e:	e064      	b.n	80028ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68b9      	ldr	r1, [r7, #8]
 8002826:	4618      	mov	r0, r3
 8002828:	f000 fa28 	bl	8002c7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	699a      	ldr	r2, [r3, #24]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800283a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	699a      	ldr	r2, [r3, #24]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800284a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	6999      	ldr	r1, [r3, #24]
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	691b      	ldr	r3, [r3, #16]
 8002856:	021a      	lsls	r2, r3, #8
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	430a      	orrs	r2, r1
 800285e:	619a      	str	r2, [r3, #24]
      break;
 8002860:	e043      	b.n	80028ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68b9      	ldr	r1, [r7, #8]
 8002868:	4618      	mov	r0, r3
 800286a:	f000 fa71 	bl	8002d50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	69da      	ldr	r2, [r3, #28]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f042 0208 	orr.w	r2, r2, #8
 800287c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	69da      	ldr	r2, [r3, #28]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f022 0204 	bic.w	r2, r2, #4
 800288c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	69d9      	ldr	r1, [r3, #28]
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	691a      	ldr	r2, [r3, #16]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	430a      	orrs	r2, r1
 800289e:	61da      	str	r2, [r3, #28]
      break;
 80028a0:	e023      	b.n	80028ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	68b9      	ldr	r1, [r7, #8]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f000 fabb 	bl	8002e24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	69da      	ldr	r2, [r3, #28]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80028bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	69da      	ldr	r2, [r3, #28]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	69d9      	ldr	r1, [r3, #28]
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	691b      	ldr	r3, [r3, #16]
 80028d8:	021a      	lsls	r2, r3, #8
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	430a      	orrs	r2, r1
 80028e0:	61da      	str	r2, [r3, #28]
      break;
 80028e2:	e002      	b.n	80028ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	75fb      	strb	r3, [r7, #23]
      break;
 80028e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80028f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3718      	adds	r7, #24
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002906:	2300      	movs	r3, #0
 8002908:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002910:	2b01      	cmp	r3, #1
 8002912:	d101      	bne.n	8002918 <HAL_TIM_ConfigClockSource+0x1c>
 8002914:	2302      	movs	r3, #2
 8002916:	e0b4      	b.n	8002a82 <HAL_TIM_ConfigClockSource+0x186>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2202      	movs	r2, #2
 8002924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002936:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800293e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	68ba      	ldr	r2, [r7, #8]
 8002946:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002950:	d03e      	beq.n	80029d0 <HAL_TIM_ConfigClockSource+0xd4>
 8002952:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002956:	f200 8087 	bhi.w	8002a68 <HAL_TIM_ConfigClockSource+0x16c>
 800295a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800295e:	f000 8086 	beq.w	8002a6e <HAL_TIM_ConfigClockSource+0x172>
 8002962:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002966:	d87f      	bhi.n	8002a68 <HAL_TIM_ConfigClockSource+0x16c>
 8002968:	2b70      	cmp	r3, #112	@ 0x70
 800296a:	d01a      	beq.n	80029a2 <HAL_TIM_ConfigClockSource+0xa6>
 800296c:	2b70      	cmp	r3, #112	@ 0x70
 800296e:	d87b      	bhi.n	8002a68 <HAL_TIM_ConfigClockSource+0x16c>
 8002970:	2b60      	cmp	r3, #96	@ 0x60
 8002972:	d050      	beq.n	8002a16 <HAL_TIM_ConfigClockSource+0x11a>
 8002974:	2b60      	cmp	r3, #96	@ 0x60
 8002976:	d877      	bhi.n	8002a68 <HAL_TIM_ConfigClockSource+0x16c>
 8002978:	2b50      	cmp	r3, #80	@ 0x50
 800297a:	d03c      	beq.n	80029f6 <HAL_TIM_ConfigClockSource+0xfa>
 800297c:	2b50      	cmp	r3, #80	@ 0x50
 800297e:	d873      	bhi.n	8002a68 <HAL_TIM_ConfigClockSource+0x16c>
 8002980:	2b40      	cmp	r3, #64	@ 0x40
 8002982:	d058      	beq.n	8002a36 <HAL_TIM_ConfigClockSource+0x13a>
 8002984:	2b40      	cmp	r3, #64	@ 0x40
 8002986:	d86f      	bhi.n	8002a68 <HAL_TIM_ConfigClockSource+0x16c>
 8002988:	2b30      	cmp	r3, #48	@ 0x30
 800298a:	d064      	beq.n	8002a56 <HAL_TIM_ConfigClockSource+0x15a>
 800298c:	2b30      	cmp	r3, #48	@ 0x30
 800298e:	d86b      	bhi.n	8002a68 <HAL_TIM_ConfigClockSource+0x16c>
 8002990:	2b20      	cmp	r3, #32
 8002992:	d060      	beq.n	8002a56 <HAL_TIM_ConfigClockSource+0x15a>
 8002994:	2b20      	cmp	r3, #32
 8002996:	d867      	bhi.n	8002a68 <HAL_TIM_ConfigClockSource+0x16c>
 8002998:	2b00      	cmp	r3, #0
 800299a:	d05c      	beq.n	8002a56 <HAL_TIM_ConfigClockSource+0x15a>
 800299c:	2b10      	cmp	r3, #16
 800299e:	d05a      	beq.n	8002a56 <HAL_TIM_ConfigClockSource+0x15a>
 80029a0:	e062      	b.n	8002a68 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80029b2:	f000 fafc 	bl	8002fae <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80029c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	68ba      	ldr	r2, [r7, #8]
 80029cc:	609a      	str	r2, [r3, #8]
      break;
 80029ce:	e04f      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80029e0:	f000 fae5 	bl	8002fae <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689a      	ldr	r2, [r3, #8]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80029f2:	609a      	str	r2, [r3, #8]
      break;
 80029f4:	e03c      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a02:	461a      	mov	r2, r3
 8002a04:	f000 fa5c 	bl	8002ec0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2150      	movs	r1, #80	@ 0x50
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 fab3 	bl	8002f7a <TIM_ITRx_SetConfig>
      break;
 8002a14:	e02c      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a22:	461a      	mov	r2, r3
 8002a24:	f000 fa7a 	bl	8002f1c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2160      	movs	r1, #96	@ 0x60
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f000 faa3 	bl	8002f7a <TIM_ITRx_SetConfig>
      break;
 8002a34:	e01c      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a42:	461a      	mov	r2, r3
 8002a44:	f000 fa3c 	bl	8002ec0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2140      	movs	r1, #64	@ 0x40
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f000 fa93 	bl	8002f7a <TIM_ITRx_SetConfig>
      break;
 8002a54:	e00c      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4610      	mov	r0, r2
 8002a62:	f000 fa8a 	bl	8002f7a <TIM_ITRx_SetConfig>
      break;
 8002a66:	e003      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	73fb      	strb	r3, [r7, #15]
      break;
 8002a6c:	e000      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002a6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2201      	movs	r2, #1
 8002a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	b083      	sub	sp, #12
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a92:	bf00      	nop
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bc80      	pop	{r7}
 8002a9a:	4770      	bx	lr

08002a9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr

08002aae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	b083      	sub	sp, #12
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bc80      	pop	{r7}
 8002abe:	4770      	bx	lr

08002ac0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bc80      	pop	{r7}
 8002ad0:	4770      	bx	lr
	...

08002ad4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b085      	sub	sp, #20
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	4a2f      	ldr	r2, [pc, #188]	@ (8002ba4 <TIM_Base_SetConfig+0xd0>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d00b      	beq.n	8002b04 <TIM_Base_SetConfig+0x30>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002af2:	d007      	beq.n	8002b04 <TIM_Base_SetConfig+0x30>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a2c      	ldr	r2, [pc, #176]	@ (8002ba8 <TIM_Base_SetConfig+0xd4>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d003      	beq.n	8002b04 <TIM_Base_SetConfig+0x30>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	4a2b      	ldr	r2, [pc, #172]	@ (8002bac <TIM_Base_SetConfig+0xd8>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d108      	bne.n	8002b16 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	68fa      	ldr	r2, [r7, #12]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a22      	ldr	r2, [pc, #136]	@ (8002ba4 <TIM_Base_SetConfig+0xd0>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d00b      	beq.n	8002b36 <TIM_Base_SetConfig+0x62>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b24:	d007      	beq.n	8002b36 <TIM_Base_SetConfig+0x62>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a1f      	ldr	r2, [pc, #124]	@ (8002ba8 <TIM_Base_SetConfig+0xd4>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d003      	beq.n	8002b36 <TIM_Base_SetConfig+0x62>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a1e      	ldr	r2, [pc, #120]	@ (8002bac <TIM_Base_SetConfig+0xd8>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d108      	bne.n	8002b48 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68fa      	ldr	r2, [r7, #12]
 8002b5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	4a0d      	ldr	r2, [pc, #52]	@ (8002ba4 <TIM_Base_SetConfig+0xd0>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d103      	bne.n	8002b7c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	691a      	ldr	r2, [r3, #16]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	691b      	ldr	r3, [r3, #16]
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d005      	beq.n	8002b9a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	f023 0201 	bic.w	r2, r3, #1
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	611a      	str	r2, [r3, #16]
  }
}
 8002b9a:	bf00      	nop
 8002b9c:	3714      	adds	r7, #20
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bc80      	pop	{r7}
 8002ba2:	4770      	bx	lr
 8002ba4:	40012c00 	.word	0x40012c00
 8002ba8:	40000400 	.word	0x40000400
 8002bac:	40000800 	.word	0x40000800

08002bb0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b087      	sub	sp, #28
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a1b      	ldr	r3, [r3, #32]
 8002bbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a1b      	ldr	r3, [r3, #32]
 8002bc4:	f023 0201 	bic.w	r2, r3, #1
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	699b      	ldr	r3, [r3, #24]
 8002bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f023 0303 	bic.w	r3, r3, #3
 8002be6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	68fa      	ldr	r2, [r7, #12]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	f023 0302 	bic.w	r3, r3, #2
 8002bf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	697a      	ldr	r2, [r7, #20]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	4a1c      	ldr	r2, [pc, #112]	@ (8002c78 <TIM_OC1_SetConfig+0xc8>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d10c      	bne.n	8002c26 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	f023 0308 	bic.w	r3, r3, #8
 8002c12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	697a      	ldr	r2, [r7, #20]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	f023 0304 	bic.w	r3, r3, #4
 8002c24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a13      	ldr	r2, [pc, #76]	@ (8002c78 <TIM_OC1_SetConfig+0xc8>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d111      	bne.n	8002c52 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	693a      	ldr	r2, [r7, #16]
 8002c56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	685a      	ldr	r2, [r3, #4]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	697a      	ldr	r2, [r7, #20]
 8002c6a:	621a      	str	r2, [r3, #32]
}
 8002c6c:	bf00      	nop
 8002c6e:	371c      	adds	r7, #28
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bc80      	pop	{r7}
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	40012c00 	.word	0x40012c00

08002c7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b087      	sub	sp, #28
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6a1b      	ldr	r3, [r3, #32]
 8002c8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a1b      	ldr	r3, [r3, #32]
 8002c90:	f023 0210 	bic.w	r2, r3, #16
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	699b      	ldr	r3, [r3, #24]
 8002ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002caa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002cb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	021b      	lsls	r3, r3, #8
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	f023 0320 	bic.w	r3, r3, #32
 8002cc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	011b      	lsls	r3, r3, #4
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	4a1d      	ldr	r2, [pc, #116]	@ (8002d4c <TIM_OC2_SetConfig+0xd0>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d10d      	bne.n	8002cf8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ce2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	011b      	lsls	r3, r3, #4
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002cf6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	4a14      	ldr	r2, [pc, #80]	@ (8002d4c <TIM_OC2_SetConfig+0xd0>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d113      	bne.n	8002d28 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002d06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002d0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	695b      	ldr	r3, [r3, #20]
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	699b      	ldr	r3, [r3, #24]
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68fa      	ldr	r2, [r7, #12]
 8002d32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	697a      	ldr	r2, [r7, #20]
 8002d40:	621a      	str	r2, [r3, #32]
}
 8002d42:	bf00      	nop
 8002d44:	371c      	adds	r7, #28
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bc80      	pop	{r7}
 8002d4a:	4770      	bx	lr
 8002d4c:	40012c00 	.word	0x40012c00

08002d50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b087      	sub	sp, #28
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
 8002d5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a1b      	ldr	r3, [r3, #32]
 8002d64:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f023 0303 	bic.w	r3, r3, #3
 8002d86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	68fa      	ldr	r2, [r7, #12]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002d98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	021b      	lsls	r3, r3, #8
 8002da0:	697a      	ldr	r2, [r7, #20]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a1d      	ldr	r2, [pc, #116]	@ (8002e20 <TIM_OC3_SetConfig+0xd0>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d10d      	bne.n	8002dca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002db4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	021b      	lsls	r3, r3, #8
 8002dbc:	697a      	ldr	r2, [r7, #20]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002dc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a14      	ldr	r2, [pc, #80]	@ (8002e20 <TIM_OC3_SetConfig+0xd0>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d113      	bne.n	8002dfa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002dd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002de0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	695b      	ldr	r3, [r3, #20]
 8002de6:	011b      	lsls	r3, r3, #4
 8002de8:	693a      	ldr	r2, [r7, #16]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	011b      	lsls	r3, r3, #4
 8002df4:	693a      	ldr	r2, [r7, #16]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	68fa      	ldr	r2, [r7, #12]
 8002e04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685a      	ldr	r2, [r3, #4]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	697a      	ldr	r2, [r7, #20]
 8002e12:	621a      	str	r2, [r3, #32]
}
 8002e14:	bf00      	nop
 8002e16:	371c      	adds	r7, #28
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bc80      	pop	{r7}
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	40012c00 	.word	0x40012c00

08002e24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b087      	sub	sp, #28
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a1b      	ldr	r3, [r3, #32]
 8002e32:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	69db      	ldr	r3, [r3, #28]
 8002e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	021b      	lsls	r3, r3, #8
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002e6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	031b      	lsls	r3, r3, #12
 8002e76:	693a      	ldr	r2, [r7, #16]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4a0f      	ldr	r2, [pc, #60]	@ (8002ebc <TIM_OC4_SetConfig+0x98>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d109      	bne.n	8002e98 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002e8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	695b      	ldr	r3, [r3, #20]
 8002e90:	019b      	lsls	r3, r3, #6
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	697a      	ldr	r2, [r7, #20]
 8002e9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	621a      	str	r2, [r3, #32]
}
 8002eb2:	bf00      	nop
 8002eb4:	371c      	adds	r7, #28
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bc80      	pop	{r7}
 8002eba:	4770      	bx	lr
 8002ebc:	40012c00 	.word	0x40012c00

08002ec0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b087      	sub	sp, #28
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	60b9      	str	r1, [r7, #8]
 8002eca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6a1b      	ldr	r3, [r3, #32]
 8002ed0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6a1b      	ldr	r3, [r3, #32]
 8002ed6:	f023 0201 	bic.w	r2, r3, #1
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002eea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	011b      	lsls	r3, r3, #4
 8002ef0:	693a      	ldr	r2, [r7, #16]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f023 030a 	bic.w	r3, r3, #10
 8002efc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002efe:	697a      	ldr	r2, [r7, #20]
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	621a      	str	r2, [r3, #32]
}
 8002f12:	bf00      	nop
 8002f14:	371c      	adds	r7, #28
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bc80      	pop	{r7}
 8002f1a:	4770      	bx	lr

08002f1c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b087      	sub	sp, #28
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6a1b      	ldr	r3, [r3, #32]
 8002f2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6a1b      	ldr	r3, [r3, #32]
 8002f32:	f023 0210 	bic.w	r2, r3, #16
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002f46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	031b      	lsls	r3, r3, #12
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002f58:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	011b      	lsls	r3, r3, #4
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	621a      	str	r2, [r3, #32]
}
 8002f70:	bf00      	nop
 8002f72:	371c      	adds	r7, #28
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bc80      	pop	{r7}
 8002f78:	4770      	bx	lr

08002f7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	b085      	sub	sp, #20
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
 8002f82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f92:	683a      	ldr	r2, [r7, #0]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	f043 0307 	orr.w	r3, r3, #7
 8002f9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	68fa      	ldr	r2, [r7, #12]
 8002fa2:	609a      	str	r2, [r3, #8]
}
 8002fa4:	bf00      	nop
 8002fa6:	3714      	adds	r7, #20
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bc80      	pop	{r7}
 8002fac:	4770      	bx	lr

08002fae <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b087      	sub	sp, #28
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	60f8      	str	r0, [r7, #12]
 8002fb6:	60b9      	str	r1, [r7, #8]
 8002fb8:	607a      	str	r2, [r7, #4]
 8002fba:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002fc8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	021a      	lsls	r2, r3, #8
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	431a      	orrs	r2, r3
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	697a      	ldr	r2, [r7, #20]
 8002fe0:	609a      	str	r2, [r3, #8]
}
 8002fe2:	bf00      	nop
 8002fe4:	371c      	adds	r7, #28
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bc80      	pop	{r7}
 8002fea:	4770      	bx	lr

08002fec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b087      	sub	sp, #28
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	60b9      	str	r1, [r7, #8]
 8002ff6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	f003 031f 	and.w	r3, r3, #31
 8002ffe:	2201      	movs	r2, #1
 8003000:	fa02 f303 	lsl.w	r3, r2, r3
 8003004:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	6a1a      	ldr	r2, [r3, #32]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	43db      	mvns	r3, r3
 800300e:	401a      	ands	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6a1a      	ldr	r2, [r3, #32]
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	f003 031f 	and.w	r3, r3, #31
 800301e:	6879      	ldr	r1, [r7, #4]
 8003020:	fa01 f303 	lsl.w	r3, r1, r3
 8003024:	431a      	orrs	r2, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	621a      	str	r2, [r3, #32]
}
 800302a:	bf00      	nop
 800302c:	371c      	adds	r7, #28
 800302e:	46bd      	mov	sp, r7
 8003030:	bc80      	pop	{r7}
 8003032:	4770      	bx	lr

08003034 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003034:	b480      	push	{r7}
 8003036:	b085      	sub	sp, #20
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
 800303c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003044:	2b01      	cmp	r3, #1
 8003046:	d101      	bne.n	800304c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003048:	2302      	movs	r3, #2
 800304a:	e046      	b.n	80030da <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2202      	movs	r2, #2
 8003058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003072:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	4313      	orrs	r3, r2
 800307c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a16      	ldr	r2, [pc, #88]	@ (80030e4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d00e      	beq.n	80030ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003098:	d009      	beq.n	80030ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a12      	ldr	r2, [pc, #72]	@ (80030e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d004      	beq.n	80030ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a10      	ldr	r2, [pc, #64]	@ (80030ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d10c      	bne.n	80030c8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80030b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	68ba      	ldr	r2, [r7, #8]
 80030bc:	4313      	orrs	r3, r2
 80030be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68ba      	ldr	r2, [r7, #8]
 80030c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3714      	adds	r7, #20
 80030de:	46bd      	mov	sp, r7
 80030e0:	bc80      	pop	{r7}
 80030e2:	4770      	bx	lr
 80030e4:	40012c00 	.word	0x40012c00
 80030e8:	40000400 	.word	0x40000400
 80030ec:	40000800 	.word	0x40000800

080030f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bc80      	pop	{r7}
 8003100:	4770      	bx	lr

08003102 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003102:	b480      	push	{r7}
 8003104:	b083      	sub	sp, #12
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr

08003114 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d101      	bne.n	8003126 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e042      	b.n	80031ac <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	d106      	bne.n	8003140 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f7fe f828 	bl	8001190 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2224      	movs	r2, #36	@ 0x24
 8003144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68da      	ldr	r2, [r3, #12]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003156:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 f971 	bl	8003440 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	691a      	ldr	r2, [r3, #16]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800316c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	695a      	ldr	r2, [r3, #20]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800317c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	68da      	ldr	r2, [r3, #12]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800318c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2220      	movs	r2, #32
 8003198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2220      	movs	r2, #32
 80031a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80031aa:	2300      	movs	r3, #0
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3708      	adds	r7, #8
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b08a      	sub	sp, #40	@ 0x28
 80031b8:	af02      	add	r7, sp, #8
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	603b      	str	r3, [r7, #0]
 80031c0:	4613      	mov	r3, r2
 80031c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80031c4:	2300      	movs	r3, #0
 80031c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	2b20      	cmp	r3, #32
 80031d2:	d175      	bne.n	80032c0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d002      	beq.n	80031e0 <HAL_UART_Transmit+0x2c>
 80031da:	88fb      	ldrh	r3, [r7, #6]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d101      	bne.n	80031e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e06e      	b.n	80032c2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2221      	movs	r2, #33	@ 0x21
 80031ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031f2:	f7fe f957 	bl	80014a4 <HAL_GetTick>
 80031f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	88fa      	ldrh	r2, [r7, #6]
 80031fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	88fa      	ldrh	r2, [r7, #6]
 8003202:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800320c:	d108      	bne.n	8003220 <HAL_UART_Transmit+0x6c>
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d104      	bne.n	8003220 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003216:	2300      	movs	r3, #0
 8003218:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	61bb      	str	r3, [r7, #24]
 800321e:	e003      	b.n	8003228 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003224:	2300      	movs	r3, #0
 8003226:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003228:	e02e      	b.n	8003288 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	9300      	str	r3, [sp, #0]
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	2200      	movs	r2, #0
 8003232:	2180      	movs	r1, #128	@ 0x80
 8003234:	68f8      	ldr	r0, [r7, #12]
 8003236:	f000 f848 	bl	80032ca <UART_WaitOnFlagUntilTimeout>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d005      	beq.n	800324c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2220      	movs	r2, #32
 8003244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e03a      	b.n	80032c2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d10b      	bne.n	800326a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003252:	69bb      	ldr	r3, [r7, #24]
 8003254:	881b      	ldrh	r3, [r3, #0]
 8003256:	461a      	mov	r2, r3
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003260:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	3302      	adds	r3, #2
 8003266:	61bb      	str	r3, [r7, #24]
 8003268:	e007      	b.n	800327a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	781a      	ldrb	r2, [r3, #0]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	3301      	adds	r3, #1
 8003278:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800327e:	b29b      	uxth	r3, r3
 8003280:	3b01      	subs	r3, #1
 8003282:	b29a      	uxth	r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800328c:	b29b      	uxth	r3, r3
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1cb      	bne.n	800322a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	9300      	str	r3, [sp, #0]
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	2200      	movs	r2, #0
 800329a:	2140      	movs	r1, #64	@ 0x40
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f000 f814 	bl	80032ca <UART_WaitOnFlagUntilTimeout>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d005      	beq.n	80032b4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2220      	movs	r2, #32
 80032ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e006      	b.n	80032c2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2220      	movs	r2, #32
 80032b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80032bc:	2300      	movs	r3, #0
 80032be:	e000      	b.n	80032c2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80032c0:	2302      	movs	r3, #2
  }
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3720      	adds	r7, #32
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}

080032ca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80032ca:	b580      	push	{r7, lr}
 80032cc:	b086      	sub	sp, #24
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	60f8      	str	r0, [r7, #12]
 80032d2:	60b9      	str	r1, [r7, #8]
 80032d4:	603b      	str	r3, [r7, #0]
 80032d6:	4613      	mov	r3, r2
 80032d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032da:	e03b      	b.n	8003354 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032dc:	6a3b      	ldr	r3, [r7, #32]
 80032de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032e2:	d037      	beq.n	8003354 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032e4:	f7fe f8de 	bl	80014a4 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	6a3a      	ldr	r2, [r7, #32]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d302      	bcc.n	80032fa <UART_WaitOnFlagUntilTimeout+0x30>
 80032f4:	6a3b      	ldr	r3, [r7, #32]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d101      	bne.n	80032fe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e03a      	b.n	8003374 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	f003 0304 	and.w	r3, r3, #4
 8003308:	2b00      	cmp	r3, #0
 800330a:	d023      	beq.n	8003354 <UART_WaitOnFlagUntilTimeout+0x8a>
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	2b80      	cmp	r3, #128	@ 0x80
 8003310:	d020      	beq.n	8003354 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	2b40      	cmp	r3, #64	@ 0x40
 8003316:	d01d      	beq.n	8003354 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0308 	and.w	r3, r3, #8
 8003322:	2b08      	cmp	r3, #8
 8003324:	d116      	bne.n	8003354 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003326:	2300      	movs	r3, #0
 8003328:	617b      	str	r3, [r7, #20]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	617b      	str	r3, [r7, #20]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	617b      	str	r3, [r7, #20]
 800333a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800333c:	68f8      	ldr	r0, [r7, #12]
 800333e:	f000 f81d 	bl	800337c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2208      	movs	r2, #8
 8003346:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e00f      	b.n	8003374 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	4013      	ands	r3, r2
 800335e:	68ba      	ldr	r2, [r7, #8]
 8003360:	429a      	cmp	r2, r3
 8003362:	bf0c      	ite	eq
 8003364:	2301      	moveq	r3, #1
 8003366:	2300      	movne	r3, #0
 8003368:	b2db      	uxtb	r3, r3
 800336a:	461a      	mov	r2, r3
 800336c:	79fb      	ldrb	r3, [r7, #7]
 800336e:	429a      	cmp	r2, r3
 8003370:	d0b4      	beq.n	80032dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003372:	2300      	movs	r3, #0
}
 8003374:	4618      	mov	r0, r3
 8003376:	3718      	adds	r7, #24
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}

0800337c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800337c:	b480      	push	{r7}
 800337e:	b095      	sub	sp, #84	@ 0x54
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	330c      	adds	r3, #12
 800338a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800338c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800338e:	e853 3f00 	ldrex	r3, [r3]
 8003392:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003396:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800339a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	330c      	adds	r3, #12
 80033a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80033a4:	643a      	str	r2, [r7, #64]	@ 0x40
 80033a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80033aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033ac:	e841 2300 	strex	r3, r2, [r1]
 80033b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d1e5      	bne.n	8003384 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	3314      	adds	r3, #20
 80033be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c0:	6a3b      	ldr	r3, [r7, #32]
 80033c2:	e853 3f00 	ldrex	r3, [r3]
 80033c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	f023 0301 	bic.w	r3, r3, #1
 80033ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	3314      	adds	r3, #20
 80033d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033e0:	e841 2300 	strex	r3, r2, [r1]
 80033e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80033e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d1e5      	bne.n	80033b8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d119      	bne.n	8003428 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	330c      	adds	r3, #12
 80033fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	e853 3f00 	ldrex	r3, [r3]
 8003402:	60bb      	str	r3, [r7, #8]
   return(result);
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	f023 0310 	bic.w	r3, r3, #16
 800340a:	647b      	str	r3, [r7, #68]	@ 0x44
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	330c      	adds	r3, #12
 8003412:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003414:	61ba      	str	r2, [r7, #24]
 8003416:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003418:	6979      	ldr	r1, [r7, #20]
 800341a:	69ba      	ldr	r2, [r7, #24]
 800341c:	e841 2300 	strex	r3, r2, [r1]
 8003420:	613b      	str	r3, [r7, #16]
   return(result);
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1e5      	bne.n	80033f4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2220      	movs	r2, #32
 800342c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003436:	bf00      	nop
 8003438:	3754      	adds	r7, #84	@ 0x54
 800343a:	46bd      	mov	sp, r7
 800343c:	bc80      	pop	{r7}
 800343e:	4770      	bx	lr

08003440 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	68da      	ldr	r2, [r3, #12]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	430a      	orrs	r2, r1
 800345c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	689a      	ldr	r2, [r3, #8]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	431a      	orrs	r2, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	695b      	ldr	r3, [r3, #20]
 800346c:	4313      	orrs	r3, r2
 800346e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800347a:	f023 030c 	bic.w	r3, r3, #12
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	6812      	ldr	r2, [r2, #0]
 8003482:	68b9      	ldr	r1, [r7, #8]
 8003484:	430b      	orrs	r3, r1
 8003486:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	699a      	ldr	r2, [r3, #24]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	430a      	orrs	r2, r1
 800349c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a2c      	ldr	r2, [pc, #176]	@ (8003554 <UART_SetConfig+0x114>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d103      	bne.n	80034b0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80034a8:	f7fe fea8 	bl	80021fc <HAL_RCC_GetPCLK2Freq>
 80034ac:	60f8      	str	r0, [r7, #12]
 80034ae:	e002      	b.n	80034b6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80034b0:	f7fe fe90 	bl	80021d4 <HAL_RCC_GetPCLK1Freq>
 80034b4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034b6:	68fa      	ldr	r2, [r7, #12]
 80034b8:	4613      	mov	r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	4413      	add	r3, r2
 80034be:	009a      	lsls	r2, r3, #2
 80034c0:	441a      	add	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034cc:	4a22      	ldr	r2, [pc, #136]	@ (8003558 <UART_SetConfig+0x118>)
 80034ce:	fba2 2303 	umull	r2, r3, r2, r3
 80034d2:	095b      	lsrs	r3, r3, #5
 80034d4:	0119      	lsls	r1, r3, #4
 80034d6:	68fa      	ldr	r2, [r7, #12]
 80034d8:	4613      	mov	r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	4413      	add	r3, r2
 80034de:	009a      	lsls	r2, r3, #2
 80034e0:	441a      	add	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80034ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003558 <UART_SetConfig+0x118>)
 80034ee:	fba3 0302 	umull	r0, r3, r3, r2
 80034f2:	095b      	lsrs	r3, r3, #5
 80034f4:	2064      	movs	r0, #100	@ 0x64
 80034f6:	fb00 f303 	mul.w	r3, r0, r3
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	011b      	lsls	r3, r3, #4
 80034fe:	3332      	adds	r3, #50	@ 0x32
 8003500:	4a15      	ldr	r2, [pc, #84]	@ (8003558 <UART_SetConfig+0x118>)
 8003502:	fba2 2303 	umull	r2, r3, r2, r3
 8003506:	095b      	lsrs	r3, r3, #5
 8003508:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800350c:	4419      	add	r1, r3
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	4613      	mov	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	4413      	add	r3, r2
 8003516:	009a      	lsls	r2, r3, #2
 8003518:	441a      	add	r2, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	fbb2 f2f3 	udiv	r2, r2, r3
 8003524:	4b0c      	ldr	r3, [pc, #48]	@ (8003558 <UART_SetConfig+0x118>)
 8003526:	fba3 0302 	umull	r0, r3, r3, r2
 800352a:	095b      	lsrs	r3, r3, #5
 800352c:	2064      	movs	r0, #100	@ 0x64
 800352e:	fb00 f303 	mul.w	r3, r0, r3
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	011b      	lsls	r3, r3, #4
 8003536:	3332      	adds	r3, #50	@ 0x32
 8003538:	4a07      	ldr	r2, [pc, #28]	@ (8003558 <UART_SetConfig+0x118>)
 800353a:	fba2 2303 	umull	r2, r3, r2, r3
 800353e:	095b      	lsrs	r3, r3, #5
 8003540:	f003 020f 	and.w	r2, r3, #15
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	440a      	add	r2, r1
 800354a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800354c:	bf00      	nop
 800354e:	3710      	adds	r7, #16
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	40013800 	.word	0x40013800
 8003558:	51eb851f 	.word	0x51eb851f

0800355c <std>:
 800355c:	2300      	movs	r3, #0
 800355e:	b510      	push	{r4, lr}
 8003560:	4604      	mov	r4, r0
 8003562:	e9c0 3300 	strd	r3, r3, [r0]
 8003566:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800356a:	6083      	str	r3, [r0, #8]
 800356c:	8181      	strh	r1, [r0, #12]
 800356e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003570:	81c2      	strh	r2, [r0, #14]
 8003572:	6183      	str	r3, [r0, #24]
 8003574:	4619      	mov	r1, r3
 8003576:	2208      	movs	r2, #8
 8003578:	305c      	adds	r0, #92	@ 0x5c
 800357a:	f000 f906 	bl	800378a <memset>
 800357e:	4b0d      	ldr	r3, [pc, #52]	@ (80035b4 <std+0x58>)
 8003580:	6224      	str	r4, [r4, #32]
 8003582:	6263      	str	r3, [r4, #36]	@ 0x24
 8003584:	4b0c      	ldr	r3, [pc, #48]	@ (80035b8 <std+0x5c>)
 8003586:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003588:	4b0c      	ldr	r3, [pc, #48]	@ (80035bc <std+0x60>)
 800358a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800358c:	4b0c      	ldr	r3, [pc, #48]	@ (80035c0 <std+0x64>)
 800358e:	6323      	str	r3, [r4, #48]	@ 0x30
 8003590:	4b0c      	ldr	r3, [pc, #48]	@ (80035c4 <std+0x68>)
 8003592:	429c      	cmp	r4, r3
 8003594:	d006      	beq.n	80035a4 <std+0x48>
 8003596:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800359a:	4294      	cmp	r4, r2
 800359c:	d002      	beq.n	80035a4 <std+0x48>
 800359e:	33d0      	adds	r3, #208	@ 0xd0
 80035a0:	429c      	cmp	r4, r3
 80035a2:	d105      	bne.n	80035b0 <std+0x54>
 80035a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80035a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035ac:	f000 b966 	b.w	800387c <__retarget_lock_init_recursive>
 80035b0:	bd10      	pop	{r4, pc}
 80035b2:	bf00      	nop
 80035b4:	08003705 	.word	0x08003705
 80035b8:	08003727 	.word	0x08003727
 80035bc:	0800375f 	.word	0x0800375f
 80035c0:	08003783 	.word	0x08003783
 80035c4:	20000198 	.word	0x20000198

080035c8 <stdio_exit_handler>:
 80035c8:	4a02      	ldr	r2, [pc, #8]	@ (80035d4 <stdio_exit_handler+0xc>)
 80035ca:	4903      	ldr	r1, [pc, #12]	@ (80035d8 <stdio_exit_handler+0x10>)
 80035cc:	4803      	ldr	r0, [pc, #12]	@ (80035dc <stdio_exit_handler+0x14>)
 80035ce:	f000 b869 	b.w	80036a4 <_fwalk_sglue>
 80035d2:	bf00      	nop
 80035d4:	2000000c 	.word	0x2000000c
 80035d8:	08004111 	.word	0x08004111
 80035dc:	2000001c 	.word	0x2000001c

080035e0 <cleanup_stdio>:
 80035e0:	6841      	ldr	r1, [r0, #4]
 80035e2:	4b0c      	ldr	r3, [pc, #48]	@ (8003614 <cleanup_stdio+0x34>)
 80035e4:	b510      	push	{r4, lr}
 80035e6:	4299      	cmp	r1, r3
 80035e8:	4604      	mov	r4, r0
 80035ea:	d001      	beq.n	80035f0 <cleanup_stdio+0x10>
 80035ec:	f000 fd90 	bl	8004110 <_fflush_r>
 80035f0:	68a1      	ldr	r1, [r4, #8]
 80035f2:	4b09      	ldr	r3, [pc, #36]	@ (8003618 <cleanup_stdio+0x38>)
 80035f4:	4299      	cmp	r1, r3
 80035f6:	d002      	beq.n	80035fe <cleanup_stdio+0x1e>
 80035f8:	4620      	mov	r0, r4
 80035fa:	f000 fd89 	bl	8004110 <_fflush_r>
 80035fe:	68e1      	ldr	r1, [r4, #12]
 8003600:	4b06      	ldr	r3, [pc, #24]	@ (800361c <cleanup_stdio+0x3c>)
 8003602:	4299      	cmp	r1, r3
 8003604:	d004      	beq.n	8003610 <cleanup_stdio+0x30>
 8003606:	4620      	mov	r0, r4
 8003608:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800360c:	f000 bd80 	b.w	8004110 <_fflush_r>
 8003610:	bd10      	pop	{r4, pc}
 8003612:	bf00      	nop
 8003614:	20000198 	.word	0x20000198
 8003618:	20000200 	.word	0x20000200
 800361c:	20000268 	.word	0x20000268

08003620 <global_stdio_init.part.0>:
 8003620:	b510      	push	{r4, lr}
 8003622:	4b0b      	ldr	r3, [pc, #44]	@ (8003650 <global_stdio_init.part.0+0x30>)
 8003624:	4c0b      	ldr	r4, [pc, #44]	@ (8003654 <global_stdio_init.part.0+0x34>)
 8003626:	4a0c      	ldr	r2, [pc, #48]	@ (8003658 <global_stdio_init.part.0+0x38>)
 8003628:	4620      	mov	r0, r4
 800362a:	601a      	str	r2, [r3, #0]
 800362c:	2104      	movs	r1, #4
 800362e:	2200      	movs	r2, #0
 8003630:	f7ff ff94 	bl	800355c <std>
 8003634:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003638:	2201      	movs	r2, #1
 800363a:	2109      	movs	r1, #9
 800363c:	f7ff ff8e 	bl	800355c <std>
 8003640:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003644:	2202      	movs	r2, #2
 8003646:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800364a:	2112      	movs	r1, #18
 800364c:	f7ff bf86 	b.w	800355c <std>
 8003650:	200002d0 	.word	0x200002d0
 8003654:	20000198 	.word	0x20000198
 8003658:	080035c9 	.word	0x080035c9

0800365c <__sfp_lock_acquire>:
 800365c:	4801      	ldr	r0, [pc, #4]	@ (8003664 <__sfp_lock_acquire+0x8>)
 800365e:	f000 b90e 	b.w	800387e <__retarget_lock_acquire_recursive>
 8003662:	bf00      	nop
 8003664:	200002d9 	.word	0x200002d9

08003668 <__sfp_lock_release>:
 8003668:	4801      	ldr	r0, [pc, #4]	@ (8003670 <__sfp_lock_release+0x8>)
 800366a:	f000 b909 	b.w	8003880 <__retarget_lock_release_recursive>
 800366e:	bf00      	nop
 8003670:	200002d9 	.word	0x200002d9

08003674 <__sinit>:
 8003674:	b510      	push	{r4, lr}
 8003676:	4604      	mov	r4, r0
 8003678:	f7ff fff0 	bl	800365c <__sfp_lock_acquire>
 800367c:	6a23      	ldr	r3, [r4, #32]
 800367e:	b11b      	cbz	r3, 8003688 <__sinit+0x14>
 8003680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003684:	f7ff bff0 	b.w	8003668 <__sfp_lock_release>
 8003688:	4b04      	ldr	r3, [pc, #16]	@ (800369c <__sinit+0x28>)
 800368a:	6223      	str	r3, [r4, #32]
 800368c:	4b04      	ldr	r3, [pc, #16]	@ (80036a0 <__sinit+0x2c>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d1f5      	bne.n	8003680 <__sinit+0xc>
 8003694:	f7ff ffc4 	bl	8003620 <global_stdio_init.part.0>
 8003698:	e7f2      	b.n	8003680 <__sinit+0xc>
 800369a:	bf00      	nop
 800369c:	080035e1 	.word	0x080035e1
 80036a0:	200002d0 	.word	0x200002d0

080036a4 <_fwalk_sglue>:
 80036a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80036a8:	4607      	mov	r7, r0
 80036aa:	4688      	mov	r8, r1
 80036ac:	4614      	mov	r4, r2
 80036ae:	2600      	movs	r6, #0
 80036b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80036b4:	f1b9 0901 	subs.w	r9, r9, #1
 80036b8:	d505      	bpl.n	80036c6 <_fwalk_sglue+0x22>
 80036ba:	6824      	ldr	r4, [r4, #0]
 80036bc:	2c00      	cmp	r4, #0
 80036be:	d1f7      	bne.n	80036b0 <_fwalk_sglue+0xc>
 80036c0:	4630      	mov	r0, r6
 80036c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80036c6:	89ab      	ldrh	r3, [r5, #12]
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d907      	bls.n	80036dc <_fwalk_sglue+0x38>
 80036cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80036d0:	3301      	adds	r3, #1
 80036d2:	d003      	beq.n	80036dc <_fwalk_sglue+0x38>
 80036d4:	4629      	mov	r1, r5
 80036d6:	4638      	mov	r0, r7
 80036d8:	47c0      	blx	r8
 80036da:	4306      	orrs	r6, r0
 80036dc:	3568      	adds	r5, #104	@ 0x68
 80036de:	e7e9      	b.n	80036b4 <_fwalk_sglue+0x10>

080036e0 <iprintf>:
 80036e0:	b40f      	push	{r0, r1, r2, r3}
 80036e2:	b507      	push	{r0, r1, r2, lr}
 80036e4:	4906      	ldr	r1, [pc, #24]	@ (8003700 <iprintf+0x20>)
 80036e6:	ab04      	add	r3, sp, #16
 80036e8:	6808      	ldr	r0, [r1, #0]
 80036ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80036ee:	6881      	ldr	r1, [r0, #8]
 80036f0:	9301      	str	r3, [sp, #4]
 80036f2:	f000 f9e5 	bl	8003ac0 <_vfiprintf_r>
 80036f6:	b003      	add	sp, #12
 80036f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80036fc:	b004      	add	sp, #16
 80036fe:	4770      	bx	lr
 8003700:	20000018 	.word	0x20000018

08003704 <__sread>:
 8003704:	b510      	push	{r4, lr}
 8003706:	460c      	mov	r4, r1
 8003708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800370c:	f000 f868 	bl	80037e0 <_read_r>
 8003710:	2800      	cmp	r0, #0
 8003712:	bfab      	itete	ge
 8003714:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003716:	89a3      	ldrhlt	r3, [r4, #12]
 8003718:	181b      	addge	r3, r3, r0
 800371a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800371e:	bfac      	ite	ge
 8003720:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003722:	81a3      	strhlt	r3, [r4, #12]
 8003724:	bd10      	pop	{r4, pc}

08003726 <__swrite>:
 8003726:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800372a:	461f      	mov	r7, r3
 800372c:	898b      	ldrh	r3, [r1, #12]
 800372e:	4605      	mov	r5, r0
 8003730:	05db      	lsls	r3, r3, #23
 8003732:	460c      	mov	r4, r1
 8003734:	4616      	mov	r6, r2
 8003736:	d505      	bpl.n	8003744 <__swrite+0x1e>
 8003738:	2302      	movs	r3, #2
 800373a:	2200      	movs	r2, #0
 800373c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003740:	f000 f83c 	bl	80037bc <_lseek_r>
 8003744:	89a3      	ldrh	r3, [r4, #12]
 8003746:	4632      	mov	r2, r6
 8003748:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800374c:	81a3      	strh	r3, [r4, #12]
 800374e:	4628      	mov	r0, r5
 8003750:	463b      	mov	r3, r7
 8003752:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003756:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800375a:	f000 b853 	b.w	8003804 <_write_r>

0800375e <__sseek>:
 800375e:	b510      	push	{r4, lr}
 8003760:	460c      	mov	r4, r1
 8003762:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003766:	f000 f829 	bl	80037bc <_lseek_r>
 800376a:	1c43      	adds	r3, r0, #1
 800376c:	89a3      	ldrh	r3, [r4, #12]
 800376e:	bf15      	itete	ne
 8003770:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003772:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003776:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800377a:	81a3      	strheq	r3, [r4, #12]
 800377c:	bf18      	it	ne
 800377e:	81a3      	strhne	r3, [r4, #12]
 8003780:	bd10      	pop	{r4, pc}

08003782 <__sclose>:
 8003782:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003786:	f000 b809 	b.w	800379c <_close_r>

0800378a <memset>:
 800378a:	4603      	mov	r3, r0
 800378c:	4402      	add	r2, r0
 800378e:	4293      	cmp	r3, r2
 8003790:	d100      	bne.n	8003794 <memset+0xa>
 8003792:	4770      	bx	lr
 8003794:	f803 1b01 	strb.w	r1, [r3], #1
 8003798:	e7f9      	b.n	800378e <memset+0x4>
	...

0800379c <_close_r>:
 800379c:	b538      	push	{r3, r4, r5, lr}
 800379e:	2300      	movs	r3, #0
 80037a0:	4d05      	ldr	r5, [pc, #20]	@ (80037b8 <_close_r+0x1c>)
 80037a2:	4604      	mov	r4, r0
 80037a4:	4608      	mov	r0, r1
 80037a6:	602b      	str	r3, [r5, #0]
 80037a8:	f7fd fd91 	bl	80012ce <_close>
 80037ac:	1c43      	adds	r3, r0, #1
 80037ae:	d102      	bne.n	80037b6 <_close_r+0x1a>
 80037b0:	682b      	ldr	r3, [r5, #0]
 80037b2:	b103      	cbz	r3, 80037b6 <_close_r+0x1a>
 80037b4:	6023      	str	r3, [r4, #0]
 80037b6:	bd38      	pop	{r3, r4, r5, pc}
 80037b8:	200002d4 	.word	0x200002d4

080037bc <_lseek_r>:
 80037bc:	b538      	push	{r3, r4, r5, lr}
 80037be:	4604      	mov	r4, r0
 80037c0:	4608      	mov	r0, r1
 80037c2:	4611      	mov	r1, r2
 80037c4:	2200      	movs	r2, #0
 80037c6:	4d05      	ldr	r5, [pc, #20]	@ (80037dc <_lseek_r+0x20>)
 80037c8:	602a      	str	r2, [r5, #0]
 80037ca:	461a      	mov	r2, r3
 80037cc:	f7fd fda3 	bl	8001316 <_lseek>
 80037d0:	1c43      	adds	r3, r0, #1
 80037d2:	d102      	bne.n	80037da <_lseek_r+0x1e>
 80037d4:	682b      	ldr	r3, [r5, #0]
 80037d6:	b103      	cbz	r3, 80037da <_lseek_r+0x1e>
 80037d8:	6023      	str	r3, [r4, #0]
 80037da:	bd38      	pop	{r3, r4, r5, pc}
 80037dc:	200002d4 	.word	0x200002d4

080037e0 <_read_r>:
 80037e0:	b538      	push	{r3, r4, r5, lr}
 80037e2:	4604      	mov	r4, r0
 80037e4:	4608      	mov	r0, r1
 80037e6:	4611      	mov	r1, r2
 80037e8:	2200      	movs	r2, #0
 80037ea:	4d05      	ldr	r5, [pc, #20]	@ (8003800 <_read_r+0x20>)
 80037ec:	602a      	str	r2, [r5, #0]
 80037ee:	461a      	mov	r2, r3
 80037f0:	f7fd fd50 	bl	8001294 <_read>
 80037f4:	1c43      	adds	r3, r0, #1
 80037f6:	d102      	bne.n	80037fe <_read_r+0x1e>
 80037f8:	682b      	ldr	r3, [r5, #0]
 80037fa:	b103      	cbz	r3, 80037fe <_read_r+0x1e>
 80037fc:	6023      	str	r3, [r4, #0]
 80037fe:	bd38      	pop	{r3, r4, r5, pc}
 8003800:	200002d4 	.word	0x200002d4

08003804 <_write_r>:
 8003804:	b538      	push	{r3, r4, r5, lr}
 8003806:	4604      	mov	r4, r0
 8003808:	4608      	mov	r0, r1
 800380a:	4611      	mov	r1, r2
 800380c:	2200      	movs	r2, #0
 800380e:	4d05      	ldr	r5, [pc, #20]	@ (8003824 <_write_r+0x20>)
 8003810:	602a      	str	r2, [r5, #0]
 8003812:	461a      	mov	r2, r3
 8003814:	f7fd fa16 	bl	8000c44 <_write>
 8003818:	1c43      	adds	r3, r0, #1
 800381a:	d102      	bne.n	8003822 <_write_r+0x1e>
 800381c:	682b      	ldr	r3, [r5, #0]
 800381e:	b103      	cbz	r3, 8003822 <_write_r+0x1e>
 8003820:	6023      	str	r3, [r4, #0]
 8003822:	bd38      	pop	{r3, r4, r5, pc}
 8003824:	200002d4 	.word	0x200002d4

08003828 <__errno>:
 8003828:	4b01      	ldr	r3, [pc, #4]	@ (8003830 <__errno+0x8>)
 800382a:	6818      	ldr	r0, [r3, #0]
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	20000018 	.word	0x20000018

08003834 <__libc_init_array>:
 8003834:	b570      	push	{r4, r5, r6, lr}
 8003836:	2600      	movs	r6, #0
 8003838:	4d0c      	ldr	r5, [pc, #48]	@ (800386c <__libc_init_array+0x38>)
 800383a:	4c0d      	ldr	r4, [pc, #52]	@ (8003870 <__libc_init_array+0x3c>)
 800383c:	1b64      	subs	r4, r4, r5
 800383e:	10a4      	asrs	r4, r4, #2
 8003840:	42a6      	cmp	r6, r4
 8003842:	d109      	bne.n	8003858 <__libc_init_array+0x24>
 8003844:	f001 fd90 	bl	8005368 <_init>
 8003848:	2600      	movs	r6, #0
 800384a:	4d0a      	ldr	r5, [pc, #40]	@ (8003874 <__libc_init_array+0x40>)
 800384c:	4c0a      	ldr	r4, [pc, #40]	@ (8003878 <__libc_init_array+0x44>)
 800384e:	1b64      	subs	r4, r4, r5
 8003850:	10a4      	asrs	r4, r4, #2
 8003852:	42a6      	cmp	r6, r4
 8003854:	d105      	bne.n	8003862 <__libc_init_array+0x2e>
 8003856:	bd70      	pop	{r4, r5, r6, pc}
 8003858:	f855 3b04 	ldr.w	r3, [r5], #4
 800385c:	4798      	blx	r3
 800385e:	3601      	adds	r6, #1
 8003860:	e7ee      	b.n	8003840 <__libc_init_array+0xc>
 8003862:	f855 3b04 	ldr.w	r3, [r5], #4
 8003866:	4798      	blx	r3
 8003868:	3601      	adds	r6, #1
 800386a:	e7f2      	b.n	8003852 <__libc_init_array+0x1e>
 800386c:	080055e8 	.word	0x080055e8
 8003870:	080055e8 	.word	0x080055e8
 8003874:	080055e8 	.word	0x080055e8
 8003878:	080055ec 	.word	0x080055ec

0800387c <__retarget_lock_init_recursive>:
 800387c:	4770      	bx	lr

0800387e <__retarget_lock_acquire_recursive>:
 800387e:	4770      	bx	lr

08003880 <__retarget_lock_release_recursive>:
 8003880:	4770      	bx	lr
	...

08003884 <_free_r>:
 8003884:	b538      	push	{r3, r4, r5, lr}
 8003886:	4605      	mov	r5, r0
 8003888:	2900      	cmp	r1, #0
 800388a:	d040      	beq.n	800390e <_free_r+0x8a>
 800388c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003890:	1f0c      	subs	r4, r1, #4
 8003892:	2b00      	cmp	r3, #0
 8003894:	bfb8      	it	lt
 8003896:	18e4      	addlt	r4, r4, r3
 8003898:	f000 f8de 	bl	8003a58 <__malloc_lock>
 800389c:	4a1c      	ldr	r2, [pc, #112]	@ (8003910 <_free_r+0x8c>)
 800389e:	6813      	ldr	r3, [r2, #0]
 80038a0:	b933      	cbnz	r3, 80038b0 <_free_r+0x2c>
 80038a2:	6063      	str	r3, [r4, #4]
 80038a4:	6014      	str	r4, [r2, #0]
 80038a6:	4628      	mov	r0, r5
 80038a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80038ac:	f000 b8da 	b.w	8003a64 <__malloc_unlock>
 80038b0:	42a3      	cmp	r3, r4
 80038b2:	d908      	bls.n	80038c6 <_free_r+0x42>
 80038b4:	6820      	ldr	r0, [r4, #0]
 80038b6:	1821      	adds	r1, r4, r0
 80038b8:	428b      	cmp	r3, r1
 80038ba:	bf01      	itttt	eq
 80038bc:	6819      	ldreq	r1, [r3, #0]
 80038be:	685b      	ldreq	r3, [r3, #4]
 80038c0:	1809      	addeq	r1, r1, r0
 80038c2:	6021      	streq	r1, [r4, #0]
 80038c4:	e7ed      	b.n	80038a2 <_free_r+0x1e>
 80038c6:	461a      	mov	r2, r3
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	b10b      	cbz	r3, 80038d0 <_free_r+0x4c>
 80038cc:	42a3      	cmp	r3, r4
 80038ce:	d9fa      	bls.n	80038c6 <_free_r+0x42>
 80038d0:	6811      	ldr	r1, [r2, #0]
 80038d2:	1850      	adds	r0, r2, r1
 80038d4:	42a0      	cmp	r0, r4
 80038d6:	d10b      	bne.n	80038f0 <_free_r+0x6c>
 80038d8:	6820      	ldr	r0, [r4, #0]
 80038da:	4401      	add	r1, r0
 80038dc:	1850      	adds	r0, r2, r1
 80038de:	4283      	cmp	r3, r0
 80038e0:	6011      	str	r1, [r2, #0]
 80038e2:	d1e0      	bne.n	80038a6 <_free_r+0x22>
 80038e4:	6818      	ldr	r0, [r3, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	4408      	add	r0, r1
 80038ea:	6010      	str	r0, [r2, #0]
 80038ec:	6053      	str	r3, [r2, #4]
 80038ee:	e7da      	b.n	80038a6 <_free_r+0x22>
 80038f0:	d902      	bls.n	80038f8 <_free_r+0x74>
 80038f2:	230c      	movs	r3, #12
 80038f4:	602b      	str	r3, [r5, #0]
 80038f6:	e7d6      	b.n	80038a6 <_free_r+0x22>
 80038f8:	6820      	ldr	r0, [r4, #0]
 80038fa:	1821      	adds	r1, r4, r0
 80038fc:	428b      	cmp	r3, r1
 80038fe:	bf01      	itttt	eq
 8003900:	6819      	ldreq	r1, [r3, #0]
 8003902:	685b      	ldreq	r3, [r3, #4]
 8003904:	1809      	addeq	r1, r1, r0
 8003906:	6021      	streq	r1, [r4, #0]
 8003908:	6063      	str	r3, [r4, #4]
 800390a:	6054      	str	r4, [r2, #4]
 800390c:	e7cb      	b.n	80038a6 <_free_r+0x22>
 800390e:	bd38      	pop	{r3, r4, r5, pc}
 8003910:	200002e0 	.word	0x200002e0

08003914 <sbrk_aligned>:
 8003914:	b570      	push	{r4, r5, r6, lr}
 8003916:	4e0f      	ldr	r6, [pc, #60]	@ (8003954 <sbrk_aligned+0x40>)
 8003918:	460c      	mov	r4, r1
 800391a:	6831      	ldr	r1, [r6, #0]
 800391c:	4605      	mov	r5, r0
 800391e:	b911      	cbnz	r1, 8003926 <sbrk_aligned+0x12>
 8003920:	f000 fcb2 	bl	8004288 <_sbrk_r>
 8003924:	6030      	str	r0, [r6, #0]
 8003926:	4621      	mov	r1, r4
 8003928:	4628      	mov	r0, r5
 800392a:	f000 fcad 	bl	8004288 <_sbrk_r>
 800392e:	1c43      	adds	r3, r0, #1
 8003930:	d103      	bne.n	800393a <sbrk_aligned+0x26>
 8003932:	f04f 34ff 	mov.w	r4, #4294967295
 8003936:	4620      	mov	r0, r4
 8003938:	bd70      	pop	{r4, r5, r6, pc}
 800393a:	1cc4      	adds	r4, r0, #3
 800393c:	f024 0403 	bic.w	r4, r4, #3
 8003940:	42a0      	cmp	r0, r4
 8003942:	d0f8      	beq.n	8003936 <sbrk_aligned+0x22>
 8003944:	1a21      	subs	r1, r4, r0
 8003946:	4628      	mov	r0, r5
 8003948:	f000 fc9e 	bl	8004288 <_sbrk_r>
 800394c:	3001      	adds	r0, #1
 800394e:	d1f2      	bne.n	8003936 <sbrk_aligned+0x22>
 8003950:	e7ef      	b.n	8003932 <sbrk_aligned+0x1e>
 8003952:	bf00      	nop
 8003954:	200002dc 	.word	0x200002dc

08003958 <_malloc_r>:
 8003958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800395c:	1ccd      	adds	r5, r1, #3
 800395e:	f025 0503 	bic.w	r5, r5, #3
 8003962:	3508      	adds	r5, #8
 8003964:	2d0c      	cmp	r5, #12
 8003966:	bf38      	it	cc
 8003968:	250c      	movcc	r5, #12
 800396a:	2d00      	cmp	r5, #0
 800396c:	4606      	mov	r6, r0
 800396e:	db01      	blt.n	8003974 <_malloc_r+0x1c>
 8003970:	42a9      	cmp	r1, r5
 8003972:	d904      	bls.n	800397e <_malloc_r+0x26>
 8003974:	230c      	movs	r3, #12
 8003976:	6033      	str	r3, [r6, #0]
 8003978:	2000      	movs	r0, #0
 800397a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800397e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003a54 <_malloc_r+0xfc>
 8003982:	f000 f869 	bl	8003a58 <__malloc_lock>
 8003986:	f8d8 3000 	ldr.w	r3, [r8]
 800398a:	461c      	mov	r4, r3
 800398c:	bb44      	cbnz	r4, 80039e0 <_malloc_r+0x88>
 800398e:	4629      	mov	r1, r5
 8003990:	4630      	mov	r0, r6
 8003992:	f7ff ffbf 	bl	8003914 <sbrk_aligned>
 8003996:	1c43      	adds	r3, r0, #1
 8003998:	4604      	mov	r4, r0
 800399a:	d158      	bne.n	8003a4e <_malloc_r+0xf6>
 800399c:	f8d8 4000 	ldr.w	r4, [r8]
 80039a0:	4627      	mov	r7, r4
 80039a2:	2f00      	cmp	r7, #0
 80039a4:	d143      	bne.n	8003a2e <_malloc_r+0xd6>
 80039a6:	2c00      	cmp	r4, #0
 80039a8:	d04b      	beq.n	8003a42 <_malloc_r+0xea>
 80039aa:	6823      	ldr	r3, [r4, #0]
 80039ac:	4639      	mov	r1, r7
 80039ae:	4630      	mov	r0, r6
 80039b0:	eb04 0903 	add.w	r9, r4, r3
 80039b4:	f000 fc68 	bl	8004288 <_sbrk_r>
 80039b8:	4581      	cmp	r9, r0
 80039ba:	d142      	bne.n	8003a42 <_malloc_r+0xea>
 80039bc:	6821      	ldr	r1, [r4, #0]
 80039be:	4630      	mov	r0, r6
 80039c0:	1a6d      	subs	r5, r5, r1
 80039c2:	4629      	mov	r1, r5
 80039c4:	f7ff ffa6 	bl	8003914 <sbrk_aligned>
 80039c8:	3001      	adds	r0, #1
 80039ca:	d03a      	beq.n	8003a42 <_malloc_r+0xea>
 80039cc:	6823      	ldr	r3, [r4, #0]
 80039ce:	442b      	add	r3, r5
 80039d0:	6023      	str	r3, [r4, #0]
 80039d2:	f8d8 3000 	ldr.w	r3, [r8]
 80039d6:	685a      	ldr	r2, [r3, #4]
 80039d8:	bb62      	cbnz	r2, 8003a34 <_malloc_r+0xdc>
 80039da:	f8c8 7000 	str.w	r7, [r8]
 80039de:	e00f      	b.n	8003a00 <_malloc_r+0xa8>
 80039e0:	6822      	ldr	r2, [r4, #0]
 80039e2:	1b52      	subs	r2, r2, r5
 80039e4:	d420      	bmi.n	8003a28 <_malloc_r+0xd0>
 80039e6:	2a0b      	cmp	r2, #11
 80039e8:	d917      	bls.n	8003a1a <_malloc_r+0xc2>
 80039ea:	1961      	adds	r1, r4, r5
 80039ec:	42a3      	cmp	r3, r4
 80039ee:	6025      	str	r5, [r4, #0]
 80039f0:	bf18      	it	ne
 80039f2:	6059      	strne	r1, [r3, #4]
 80039f4:	6863      	ldr	r3, [r4, #4]
 80039f6:	bf08      	it	eq
 80039f8:	f8c8 1000 	streq.w	r1, [r8]
 80039fc:	5162      	str	r2, [r4, r5]
 80039fe:	604b      	str	r3, [r1, #4]
 8003a00:	4630      	mov	r0, r6
 8003a02:	f000 f82f 	bl	8003a64 <__malloc_unlock>
 8003a06:	f104 000b 	add.w	r0, r4, #11
 8003a0a:	1d23      	adds	r3, r4, #4
 8003a0c:	f020 0007 	bic.w	r0, r0, #7
 8003a10:	1ac2      	subs	r2, r0, r3
 8003a12:	bf1c      	itt	ne
 8003a14:	1a1b      	subne	r3, r3, r0
 8003a16:	50a3      	strne	r3, [r4, r2]
 8003a18:	e7af      	b.n	800397a <_malloc_r+0x22>
 8003a1a:	6862      	ldr	r2, [r4, #4]
 8003a1c:	42a3      	cmp	r3, r4
 8003a1e:	bf0c      	ite	eq
 8003a20:	f8c8 2000 	streq.w	r2, [r8]
 8003a24:	605a      	strne	r2, [r3, #4]
 8003a26:	e7eb      	b.n	8003a00 <_malloc_r+0xa8>
 8003a28:	4623      	mov	r3, r4
 8003a2a:	6864      	ldr	r4, [r4, #4]
 8003a2c:	e7ae      	b.n	800398c <_malloc_r+0x34>
 8003a2e:	463c      	mov	r4, r7
 8003a30:	687f      	ldr	r7, [r7, #4]
 8003a32:	e7b6      	b.n	80039a2 <_malloc_r+0x4a>
 8003a34:	461a      	mov	r2, r3
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	42a3      	cmp	r3, r4
 8003a3a:	d1fb      	bne.n	8003a34 <_malloc_r+0xdc>
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	6053      	str	r3, [r2, #4]
 8003a40:	e7de      	b.n	8003a00 <_malloc_r+0xa8>
 8003a42:	230c      	movs	r3, #12
 8003a44:	4630      	mov	r0, r6
 8003a46:	6033      	str	r3, [r6, #0]
 8003a48:	f000 f80c 	bl	8003a64 <__malloc_unlock>
 8003a4c:	e794      	b.n	8003978 <_malloc_r+0x20>
 8003a4e:	6005      	str	r5, [r0, #0]
 8003a50:	e7d6      	b.n	8003a00 <_malloc_r+0xa8>
 8003a52:	bf00      	nop
 8003a54:	200002e0 	.word	0x200002e0

08003a58 <__malloc_lock>:
 8003a58:	4801      	ldr	r0, [pc, #4]	@ (8003a60 <__malloc_lock+0x8>)
 8003a5a:	f7ff bf10 	b.w	800387e <__retarget_lock_acquire_recursive>
 8003a5e:	bf00      	nop
 8003a60:	200002d8 	.word	0x200002d8

08003a64 <__malloc_unlock>:
 8003a64:	4801      	ldr	r0, [pc, #4]	@ (8003a6c <__malloc_unlock+0x8>)
 8003a66:	f7ff bf0b 	b.w	8003880 <__retarget_lock_release_recursive>
 8003a6a:	bf00      	nop
 8003a6c:	200002d8 	.word	0x200002d8

08003a70 <__sfputc_r>:
 8003a70:	6893      	ldr	r3, [r2, #8]
 8003a72:	b410      	push	{r4}
 8003a74:	3b01      	subs	r3, #1
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	6093      	str	r3, [r2, #8]
 8003a7a:	da07      	bge.n	8003a8c <__sfputc_r+0x1c>
 8003a7c:	6994      	ldr	r4, [r2, #24]
 8003a7e:	42a3      	cmp	r3, r4
 8003a80:	db01      	blt.n	8003a86 <__sfputc_r+0x16>
 8003a82:	290a      	cmp	r1, #10
 8003a84:	d102      	bne.n	8003a8c <__sfputc_r+0x1c>
 8003a86:	bc10      	pop	{r4}
 8003a88:	f000 bb6a 	b.w	8004160 <__swbuf_r>
 8003a8c:	6813      	ldr	r3, [r2, #0]
 8003a8e:	1c58      	adds	r0, r3, #1
 8003a90:	6010      	str	r0, [r2, #0]
 8003a92:	7019      	strb	r1, [r3, #0]
 8003a94:	4608      	mov	r0, r1
 8003a96:	bc10      	pop	{r4}
 8003a98:	4770      	bx	lr

08003a9a <__sfputs_r>:
 8003a9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a9c:	4606      	mov	r6, r0
 8003a9e:	460f      	mov	r7, r1
 8003aa0:	4614      	mov	r4, r2
 8003aa2:	18d5      	adds	r5, r2, r3
 8003aa4:	42ac      	cmp	r4, r5
 8003aa6:	d101      	bne.n	8003aac <__sfputs_r+0x12>
 8003aa8:	2000      	movs	r0, #0
 8003aaa:	e007      	b.n	8003abc <__sfputs_r+0x22>
 8003aac:	463a      	mov	r2, r7
 8003aae:	4630      	mov	r0, r6
 8003ab0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ab4:	f7ff ffdc 	bl	8003a70 <__sfputc_r>
 8003ab8:	1c43      	adds	r3, r0, #1
 8003aba:	d1f3      	bne.n	8003aa4 <__sfputs_r+0xa>
 8003abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ac0 <_vfiprintf_r>:
 8003ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ac4:	460d      	mov	r5, r1
 8003ac6:	4614      	mov	r4, r2
 8003ac8:	4698      	mov	r8, r3
 8003aca:	4606      	mov	r6, r0
 8003acc:	b09d      	sub	sp, #116	@ 0x74
 8003ace:	b118      	cbz	r0, 8003ad8 <_vfiprintf_r+0x18>
 8003ad0:	6a03      	ldr	r3, [r0, #32]
 8003ad2:	b90b      	cbnz	r3, 8003ad8 <_vfiprintf_r+0x18>
 8003ad4:	f7ff fdce 	bl	8003674 <__sinit>
 8003ad8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ada:	07d9      	lsls	r1, r3, #31
 8003adc:	d405      	bmi.n	8003aea <_vfiprintf_r+0x2a>
 8003ade:	89ab      	ldrh	r3, [r5, #12]
 8003ae0:	059a      	lsls	r2, r3, #22
 8003ae2:	d402      	bmi.n	8003aea <_vfiprintf_r+0x2a>
 8003ae4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003ae6:	f7ff feca 	bl	800387e <__retarget_lock_acquire_recursive>
 8003aea:	89ab      	ldrh	r3, [r5, #12]
 8003aec:	071b      	lsls	r3, r3, #28
 8003aee:	d501      	bpl.n	8003af4 <_vfiprintf_r+0x34>
 8003af0:	692b      	ldr	r3, [r5, #16]
 8003af2:	b99b      	cbnz	r3, 8003b1c <_vfiprintf_r+0x5c>
 8003af4:	4629      	mov	r1, r5
 8003af6:	4630      	mov	r0, r6
 8003af8:	f000 fb70 	bl	80041dc <__swsetup_r>
 8003afc:	b170      	cbz	r0, 8003b1c <_vfiprintf_r+0x5c>
 8003afe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003b00:	07dc      	lsls	r4, r3, #31
 8003b02:	d504      	bpl.n	8003b0e <_vfiprintf_r+0x4e>
 8003b04:	f04f 30ff 	mov.w	r0, #4294967295
 8003b08:	b01d      	add	sp, #116	@ 0x74
 8003b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b0e:	89ab      	ldrh	r3, [r5, #12]
 8003b10:	0598      	lsls	r0, r3, #22
 8003b12:	d4f7      	bmi.n	8003b04 <_vfiprintf_r+0x44>
 8003b14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003b16:	f7ff feb3 	bl	8003880 <__retarget_lock_release_recursive>
 8003b1a:	e7f3      	b.n	8003b04 <_vfiprintf_r+0x44>
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b20:	2320      	movs	r3, #32
 8003b22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003b26:	2330      	movs	r3, #48	@ 0x30
 8003b28:	f04f 0901 	mov.w	r9, #1
 8003b2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b30:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8003cdc <_vfiprintf_r+0x21c>
 8003b34:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003b38:	4623      	mov	r3, r4
 8003b3a:	469a      	mov	sl, r3
 8003b3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b40:	b10a      	cbz	r2, 8003b46 <_vfiprintf_r+0x86>
 8003b42:	2a25      	cmp	r2, #37	@ 0x25
 8003b44:	d1f9      	bne.n	8003b3a <_vfiprintf_r+0x7a>
 8003b46:	ebba 0b04 	subs.w	fp, sl, r4
 8003b4a:	d00b      	beq.n	8003b64 <_vfiprintf_r+0xa4>
 8003b4c:	465b      	mov	r3, fp
 8003b4e:	4622      	mov	r2, r4
 8003b50:	4629      	mov	r1, r5
 8003b52:	4630      	mov	r0, r6
 8003b54:	f7ff ffa1 	bl	8003a9a <__sfputs_r>
 8003b58:	3001      	adds	r0, #1
 8003b5a:	f000 80a7 	beq.w	8003cac <_vfiprintf_r+0x1ec>
 8003b5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b60:	445a      	add	r2, fp
 8003b62:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b64:	f89a 3000 	ldrb.w	r3, [sl]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	f000 809f 	beq.w	8003cac <_vfiprintf_r+0x1ec>
 8003b6e:	2300      	movs	r3, #0
 8003b70:	f04f 32ff 	mov.w	r2, #4294967295
 8003b74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b78:	f10a 0a01 	add.w	sl, sl, #1
 8003b7c:	9304      	str	r3, [sp, #16]
 8003b7e:	9307      	str	r3, [sp, #28]
 8003b80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003b84:	931a      	str	r3, [sp, #104]	@ 0x68
 8003b86:	4654      	mov	r4, sl
 8003b88:	2205      	movs	r2, #5
 8003b8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b8e:	4853      	ldr	r0, [pc, #332]	@ (8003cdc <_vfiprintf_r+0x21c>)
 8003b90:	f000 fb8a 	bl	80042a8 <memchr>
 8003b94:	9a04      	ldr	r2, [sp, #16]
 8003b96:	b9d8      	cbnz	r0, 8003bd0 <_vfiprintf_r+0x110>
 8003b98:	06d1      	lsls	r1, r2, #27
 8003b9a:	bf44      	itt	mi
 8003b9c:	2320      	movmi	r3, #32
 8003b9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003ba2:	0713      	lsls	r3, r2, #28
 8003ba4:	bf44      	itt	mi
 8003ba6:	232b      	movmi	r3, #43	@ 0x2b
 8003ba8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003bac:	f89a 3000 	ldrb.w	r3, [sl]
 8003bb0:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bb2:	d015      	beq.n	8003be0 <_vfiprintf_r+0x120>
 8003bb4:	4654      	mov	r4, sl
 8003bb6:	2000      	movs	r0, #0
 8003bb8:	f04f 0c0a 	mov.w	ip, #10
 8003bbc:	9a07      	ldr	r2, [sp, #28]
 8003bbe:	4621      	mov	r1, r4
 8003bc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003bc4:	3b30      	subs	r3, #48	@ 0x30
 8003bc6:	2b09      	cmp	r3, #9
 8003bc8:	d94b      	bls.n	8003c62 <_vfiprintf_r+0x1a2>
 8003bca:	b1b0      	cbz	r0, 8003bfa <_vfiprintf_r+0x13a>
 8003bcc:	9207      	str	r2, [sp, #28]
 8003bce:	e014      	b.n	8003bfa <_vfiprintf_r+0x13a>
 8003bd0:	eba0 0308 	sub.w	r3, r0, r8
 8003bd4:	fa09 f303 	lsl.w	r3, r9, r3
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	46a2      	mov	sl, r4
 8003bdc:	9304      	str	r3, [sp, #16]
 8003bde:	e7d2      	b.n	8003b86 <_vfiprintf_r+0xc6>
 8003be0:	9b03      	ldr	r3, [sp, #12]
 8003be2:	1d19      	adds	r1, r3, #4
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	9103      	str	r1, [sp, #12]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	bfbb      	ittet	lt
 8003bec:	425b      	neglt	r3, r3
 8003bee:	f042 0202 	orrlt.w	r2, r2, #2
 8003bf2:	9307      	strge	r3, [sp, #28]
 8003bf4:	9307      	strlt	r3, [sp, #28]
 8003bf6:	bfb8      	it	lt
 8003bf8:	9204      	strlt	r2, [sp, #16]
 8003bfa:	7823      	ldrb	r3, [r4, #0]
 8003bfc:	2b2e      	cmp	r3, #46	@ 0x2e
 8003bfe:	d10a      	bne.n	8003c16 <_vfiprintf_r+0x156>
 8003c00:	7863      	ldrb	r3, [r4, #1]
 8003c02:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c04:	d132      	bne.n	8003c6c <_vfiprintf_r+0x1ac>
 8003c06:	9b03      	ldr	r3, [sp, #12]
 8003c08:	3402      	adds	r4, #2
 8003c0a:	1d1a      	adds	r2, r3, #4
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	9203      	str	r2, [sp, #12]
 8003c10:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003c14:	9305      	str	r3, [sp, #20]
 8003c16:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003ce0 <_vfiprintf_r+0x220>
 8003c1a:	2203      	movs	r2, #3
 8003c1c:	4650      	mov	r0, sl
 8003c1e:	7821      	ldrb	r1, [r4, #0]
 8003c20:	f000 fb42 	bl	80042a8 <memchr>
 8003c24:	b138      	cbz	r0, 8003c36 <_vfiprintf_r+0x176>
 8003c26:	2240      	movs	r2, #64	@ 0x40
 8003c28:	9b04      	ldr	r3, [sp, #16]
 8003c2a:	eba0 000a 	sub.w	r0, r0, sl
 8003c2e:	4082      	lsls	r2, r0
 8003c30:	4313      	orrs	r3, r2
 8003c32:	3401      	adds	r4, #1
 8003c34:	9304      	str	r3, [sp, #16]
 8003c36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c3a:	2206      	movs	r2, #6
 8003c3c:	4829      	ldr	r0, [pc, #164]	@ (8003ce4 <_vfiprintf_r+0x224>)
 8003c3e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003c42:	f000 fb31 	bl	80042a8 <memchr>
 8003c46:	2800      	cmp	r0, #0
 8003c48:	d03f      	beq.n	8003cca <_vfiprintf_r+0x20a>
 8003c4a:	4b27      	ldr	r3, [pc, #156]	@ (8003ce8 <_vfiprintf_r+0x228>)
 8003c4c:	bb1b      	cbnz	r3, 8003c96 <_vfiprintf_r+0x1d6>
 8003c4e:	9b03      	ldr	r3, [sp, #12]
 8003c50:	3307      	adds	r3, #7
 8003c52:	f023 0307 	bic.w	r3, r3, #7
 8003c56:	3308      	adds	r3, #8
 8003c58:	9303      	str	r3, [sp, #12]
 8003c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c5c:	443b      	add	r3, r7
 8003c5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c60:	e76a      	b.n	8003b38 <_vfiprintf_r+0x78>
 8003c62:	460c      	mov	r4, r1
 8003c64:	2001      	movs	r0, #1
 8003c66:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c6a:	e7a8      	b.n	8003bbe <_vfiprintf_r+0xfe>
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	f04f 0c0a 	mov.w	ip, #10
 8003c72:	4619      	mov	r1, r3
 8003c74:	3401      	adds	r4, #1
 8003c76:	9305      	str	r3, [sp, #20]
 8003c78:	4620      	mov	r0, r4
 8003c7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c7e:	3a30      	subs	r2, #48	@ 0x30
 8003c80:	2a09      	cmp	r2, #9
 8003c82:	d903      	bls.n	8003c8c <_vfiprintf_r+0x1cc>
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d0c6      	beq.n	8003c16 <_vfiprintf_r+0x156>
 8003c88:	9105      	str	r1, [sp, #20]
 8003c8a:	e7c4      	b.n	8003c16 <_vfiprintf_r+0x156>
 8003c8c:	4604      	mov	r4, r0
 8003c8e:	2301      	movs	r3, #1
 8003c90:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c94:	e7f0      	b.n	8003c78 <_vfiprintf_r+0x1b8>
 8003c96:	ab03      	add	r3, sp, #12
 8003c98:	9300      	str	r3, [sp, #0]
 8003c9a:	462a      	mov	r2, r5
 8003c9c:	4630      	mov	r0, r6
 8003c9e:	4b13      	ldr	r3, [pc, #76]	@ (8003cec <_vfiprintf_r+0x22c>)
 8003ca0:	a904      	add	r1, sp, #16
 8003ca2:	f3af 8000 	nop.w
 8003ca6:	4607      	mov	r7, r0
 8003ca8:	1c78      	adds	r0, r7, #1
 8003caa:	d1d6      	bne.n	8003c5a <_vfiprintf_r+0x19a>
 8003cac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003cae:	07d9      	lsls	r1, r3, #31
 8003cb0:	d405      	bmi.n	8003cbe <_vfiprintf_r+0x1fe>
 8003cb2:	89ab      	ldrh	r3, [r5, #12]
 8003cb4:	059a      	lsls	r2, r3, #22
 8003cb6:	d402      	bmi.n	8003cbe <_vfiprintf_r+0x1fe>
 8003cb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003cba:	f7ff fde1 	bl	8003880 <__retarget_lock_release_recursive>
 8003cbe:	89ab      	ldrh	r3, [r5, #12]
 8003cc0:	065b      	lsls	r3, r3, #25
 8003cc2:	f53f af1f 	bmi.w	8003b04 <_vfiprintf_r+0x44>
 8003cc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003cc8:	e71e      	b.n	8003b08 <_vfiprintf_r+0x48>
 8003cca:	ab03      	add	r3, sp, #12
 8003ccc:	9300      	str	r3, [sp, #0]
 8003cce:	462a      	mov	r2, r5
 8003cd0:	4630      	mov	r0, r6
 8003cd2:	4b06      	ldr	r3, [pc, #24]	@ (8003cec <_vfiprintf_r+0x22c>)
 8003cd4:	a904      	add	r1, sp, #16
 8003cd6:	f000 f87d 	bl	8003dd4 <_printf_i>
 8003cda:	e7e4      	b.n	8003ca6 <_vfiprintf_r+0x1e6>
 8003cdc:	080053d6 	.word	0x080053d6
 8003ce0:	080053dc 	.word	0x080053dc
 8003ce4:	080053e0 	.word	0x080053e0
 8003ce8:	00000000 	.word	0x00000000
 8003cec:	08003a9b 	.word	0x08003a9b

08003cf0 <_printf_common>:
 8003cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cf4:	4616      	mov	r6, r2
 8003cf6:	4698      	mov	r8, r3
 8003cf8:	688a      	ldr	r2, [r1, #8]
 8003cfa:	690b      	ldr	r3, [r1, #16]
 8003cfc:	4607      	mov	r7, r0
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	bfb8      	it	lt
 8003d02:	4613      	movlt	r3, r2
 8003d04:	6033      	str	r3, [r6, #0]
 8003d06:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003d0a:	460c      	mov	r4, r1
 8003d0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003d10:	b10a      	cbz	r2, 8003d16 <_printf_common+0x26>
 8003d12:	3301      	adds	r3, #1
 8003d14:	6033      	str	r3, [r6, #0]
 8003d16:	6823      	ldr	r3, [r4, #0]
 8003d18:	0699      	lsls	r1, r3, #26
 8003d1a:	bf42      	ittt	mi
 8003d1c:	6833      	ldrmi	r3, [r6, #0]
 8003d1e:	3302      	addmi	r3, #2
 8003d20:	6033      	strmi	r3, [r6, #0]
 8003d22:	6825      	ldr	r5, [r4, #0]
 8003d24:	f015 0506 	ands.w	r5, r5, #6
 8003d28:	d106      	bne.n	8003d38 <_printf_common+0x48>
 8003d2a:	f104 0a19 	add.w	sl, r4, #25
 8003d2e:	68e3      	ldr	r3, [r4, #12]
 8003d30:	6832      	ldr	r2, [r6, #0]
 8003d32:	1a9b      	subs	r3, r3, r2
 8003d34:	42ab      	cmp	r3, r5
 8003d36:	dc2b      	bgt.n	8003d90 <_printf_common+0xa0>
 8003d38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003d3c:	6822      	ldr	r2, [r4, #0]
 8003d3e:	3b00      	subs	r3, #0
 8003d40:	bf18      	it	ne
 8003d42:	2301      	movne	r3, #1
 8003d44:	0692      	lsls	r2, r2, #26
 8003d46:	d430      	bmi.n	8003daa <_printf_common+0xba>
 8003d48:	4641      	mov	r1, r8
 8003d4a:	4638      	mov	r0, r7
 8003d4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003d50:	47c8      	blx	r9
 8003d52:	3001      	adds	r0, #1
 8003d54:	d023      	beq.n	8003d9e <_printf_common+0xae>
 8003d56:	6823      	ldr	r3, [r4, #0]
 8003d58:	6922      	ldr	r2, [r4, #16]
 8003d5a:	f003 0306 	and.w	r3, r3, #6
 8003d5e:	2b04      	cmp	r3, #4
 8003d60:	bf14      	ite	ne
 8003d62:	2500      	movne	r5, #0
 8003d64:	6833      	ldreq	r3, [r6, #0]
 8003d66:	f04f 0600 	mov.w	r6, #0
 8003d6a:	bf08      	it	eq
 8003d6c:	68e5      	ldreq	r5, [r4, #12]
 8003d6e:	f104 041a 	add.w	r4, r4, #26
 8003d72:	bf08      	it	eq
 8003d74:	1aed      	subeq	r5, r5, r3
 8003d76:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003d7a:	bf08      	it	eq
 8003d7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d80:	4293      	cmp	r3, r2
 8003d82:	bfc4      	itt	gt
 8003d84:	1a9b      	subgt	r3, r3, r2
 8003d86:	18ed      	addgt	r5, r5, r3
 8003d88:	42b5      	cmp	r5, r6
 8003d8a:	d11a      	bne.n	8003dc2 <_printf_common+0xd2>
 8003d8c:	2000      	movs	r0, #0
 8003d8e:	e008      	b.n	8003da2 <_printf_common+0xb2>
 8003d90:	2301      	movs	r3, #1
 8003d92:	4652      	mov	r2, sl
 8003d94:	4641      	mov	r1, r8
 8003d96:	4638      	mov	r0, r7
 8003d98:	47c8      	blx	r9
 8003d9a:	3001      	adds	r0, #1
 8003d9c:	d103      	bne.n	8003da6 <_printf_common+0xb6>
 8003d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8003da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003da6:	3501      	adds	r5, #1
 8003da8:	e7c1      	b.n	8003d2e <_printf_common+0x3e>
 8003daa:	2030      	movs	r0, #48	@ 0x30
 8003dac:	18e1      	adds	r1, r4, r3
 8003dae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003db2:	1c5a      	adds	r2, r3, #1
 8003db4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003db8:	4422      	add	r2, r4
 8003dba:	3302      	adds	r3, #2
 8003dbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003dc0:	e7c2      	b.n	8003d48 <_printf_common+0x58>
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	4622      	mov	r2, r4
 8003dc6:	4641      	mov	r1, r8
 8003dc8:	4638      	mov	r0, r7
 8003dca:	47c8      	blx	r9
 8003dcc:	3001      	adds	r0, #1
 8003dce:	d0e6      	beq.n	8003d9e <_printf_common+0xae>
 8003dd0:	3601      	adds	r6, #1
 8003dd2:	e7d9      	b.n	8003d88 <_printf_common+0x98>

08003dd4 <_printf_i>:
 8003dd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003dd8:	7e0f      	ldrb	r7, [r1, #24]
 8003dda:	4691      	mov	r9, r2
 8003ddc:	2f78      	cmp	r7, #120	@ 0x78
 8003dde:	4680      	mov	r8, r0
 8003de0:	460c      	mov	r4, r1
 8003de2:	469a      	mov	sl, r3
 8003de4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003de6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003dea:	d807      	bhi.n	8003dfc <_printf_i+0x28>
 8003dec:	2f62      	cmp	r7, #98	@ 0x62
 8003dee:	d80a      	bhi.n	8003e06 <_printf_i+0x32>
 8003df0:	2f00      	cmp	r7, #0
 8003df2:	f000 80d1 	beq.w	8003f98 <_printf_i+0x1c4>
 8003df6:	2f58      	cmp	r7, #88	@ 0x58
 8003df8:	f000 80b8 	beq.w	8003f6c <_printf_i+0x198>
 8003dfc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003e04:	e03a      	b.n	8003e7c <_printf_i+0xa8>
 8003e06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003e0a:	2b15      	cmp	r3, #21
 8003e0c:	d8f6      	bhi.n	8003dfc <_printf_i+0x28>
 8003e0e:	a101      	add	r1, pc, #4	@ (adr r1, 8003e14 <_printf_i+0x40>)
 8003e10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e14:	08003e6d 	.word	0x08003e6d
 8003e18:	08003e81 	.word	0x08003e81
 8003e1c:	08003dfd 	.word	0x08003dfd
 8003e20:	08003dfd 	.word	0x08003dfd
 8003e24:	08003dfd 	.word	0x08003dfd
 8003e28:	08003dfd 	.word	0x08003dfd
 8003e2c:	08003e81 	.word	0x08003e81
 8003e30:	08003dfd 	.word	0x08003dfd
 8003e34:	08003dfd 	.word	0x08003dfd
 8003e38:	08003dfd 	.word	0x08003dfd
 8003e3c:	08003dfd 	.word	0x08003dfd
 8003e40:	08003f7f 	.word	0x08003f7f
 8003e44:	08003eab 	.word	0x08003eab
 8003e48:	08003f39 	.word	0x08003f39
 8003e4c:	08003dfd 	.word	0x08003dfd
 8003e50:	08003dfd 	.word	0x08003dfd
 8003e54:	08003fa1 	.word	0x08003fa1
 8003e58:	08003dfd 	.word	0x08003dfd
 8003e5c:	08003eab 	.word	0x08003eab
 8003e60:	08003dfd 	.word	0x08003dfd
 8003e64:	08003dfd 	.word	0x08003dfd
 8003e68:	08003f41 	.word	0x08003f41
 8003e6c:	6833      	ldr	r3, [r6, #0]
 8003e6e:	1d1a      	adds	r2, r3, #4
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	6032      	str	r2, [r6, #0]
 8003e74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e09c      	b.n	8003fba <_printf_i+0x1e6>
 8003e80:	6833      	ldr	r3, [r6, #0]
 8003e82:	6820      	ldr	r0, [r4, #0]
 8003e84:	1d19      	adds	r1, r3, #4
 8003e86:	6031      	str	r1, [r6, #0]
 8003e88:	0606      	lsls	r6, r0, #24
 8003e8a:	d501      	bpl.n	8003e90 <_printf_i+0xbc>
 8003e8c:	681d      	ldr	r5, [r3, #0]
 8003e8e:	e003      	b.n	8003e98 <_printf_i+0xc4>
 8003e90:	0645      	lsls	r5, r0, #25
 8003e92:	d5fb      	bpl.n	8003e8c <_printf_i+0xb8>
 8003e94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003e98:	2d00      	cmp	r5, #0
 8003e9a:	da03      	bge.n	8003ea4 <_printf_i+0xd0>
 8003e9c:	232d      	movs	r3, #45	@ 0x2d
 8003e9e:	426d      	negs	r5, r5
 8003ea0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ea4:	230a      	movs	r3, #10
 8003ea6:	4858      	ldr	r0, [pc, #352]	@ (8004008 <_printf_i+0x234>)
 8003ea8:	e011      	b.n	8003ece <_printf_i+0xfa>
 8003eaa:	6821      	ldr	r1, [r4, #0]
 8003eac:	6833      	ldr	r3, [r6, #0]
 8003eae:	0608      	lsls	r0, r1, #24
 8003eb0:	f853 5b04 	ldr.w	r5, [r3], #4
 8003eb4:	d402      	bmi.n	8003ebc <_printf_i+0xe8>
 8003eb6:	0649      	lsls	r1, r1, #25
 8003eb8:	bf48      	it	mi
 8003eba:	b2ad      	uxthmi	r5, r5
 8003ebc:	2f6f      	cmp	r7, #111	@ 0x6f
 8003ebe:	6033      	str	r3, [r6, #0]
 8003ec0:	bf14      	ite	ne
 8003ec2:	230a      	movne	r3, #10
 8003ec4:	2308      	moveq	r3, #8
 8003ec6:	4850      	ldr	r0, [pc, #320]	@ (8004008 <_printf_i+0x234>)
 8003ec8:	2100      	movs	r1, #0
 8003eca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003ece:	6866      	ldr	r6, [r4, #4]
 8003ed0:	2e00      	cmp	r6, #0
 8003ed2:	60a6      	str	r6, [r4, #8]
 8003ed4:	db05      	blt.n	8003ee2 <_printf_i+0x10e>
 8003ed6:	6821      	ldr	r1, [r4, #0]
 8003ed8:	432e      	orrs	r6, r5
 8003eda:	f021 0104 	bic.w	r1, r1, #4
 8003ede:	6021      	str	r1, [r4, #0]
 8003ee0:	d04b      	beq.n	8003f7a <_printf_i+0x1a6>
 8003ee2:	4616      	mov	r6, r2
 8003ee4:	fbb5 f1f3 	udiv	r1, r5, r3
 8003ee8:	fb03 5711 	mls	r7, r3, r1, r5
 8003eec:	5dc7      	ldrb	r7, [r0, r7]
 8003eee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ef2:	462f      	mov	r7, r5
 8003ef4:	42bb      	cmp	r3, r7
 8003ef6:	460d      	mov	r5, r1
 8003ef8:	d9f4      	bls.n	8003ee4 <_printf_i+0x110>
 8003efa:	2b08      	cmp	r3, #8
 8003efc:	d10b      	bne.n	8003f16 <_printf_i+0x142>
 8003efe:	6823      	ldr	r3, [r4, #0]
 8003f00:	07df      	lsls	r7, r3, #31
 8003f02:	d508      	bpl.n	8003f16 <_printf_i+0x142>
 8003f04:	6923      	ldr	r3, [r4, #16]
 8003f06:	6861      	ldr	r1, [r4, #4]
 8003f08:	4299      	cmp	r1, r3
 8003f0a:	bfde      	ittt	le
 8003f0c:	2330      	movle	r3, #48	@ 0x30
 8003f0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003f12:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003f16:	1b92      	subs	r2, r2, r6
 8003f18:	6122      	str	r2, [r4, #16]
 8003f1a:	464b      	mov	r3, r9
 8003f1c:	4621      	mov	r1, r4
 8003f1e:	4640      	mov	r0, r8
 8003f20:	f8cd a000 	str.w	sl, [sp]
 8003f24:	aa03      	add	r2, sp, #12
 8003f26:	f7ff fee3 	bl	8003cf0 <_printf_common>
 8003f2a:	3001      	adds	r0, #1
 8003f2c:	d14a      	bne.n	8003fc4 <_printf_i+0x1f0>
 8003f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f32:	b004      	add	sp, #16
 8003f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f38:	6823      	ldr	r3, [r4, #0]
 8003f3a:	f043 0320 	orr.w	r3, r3, #32
 8003f3e:	6023      	str	r3, [r4, #0]
 8003f40:	2778      	movs	r7, #120	@ 0x78
 8003f42:	4832      	ldr	r0, [pc, #200]	@ (800400c <_printf_i+0x238>)
 8003f44:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003f48:	6823      	ldr	r3, [r4, #0]
 8003f4a:	6831      	ldr	r1, [r6, #0]
 8003f4c:	061f      	lsls	r7, r3, #24
 8003f4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003f52:	d402      	bmi.n	8003f5a <_printf_i+0x186>
 8003f54:	065f      	lsls	r7, r3, #25
 8003f56:	bf48      	it	mi
 8003f58:	b2ad      	uxthmi	r5, r5
 8003f5a:	6031      	str	r1, [r6, #0]
 8003f5c:	07d9      	lsls	r1, r3, #31
 8003f5e:	bf44      	itt	mi
 8003f60:	f043 0320 	orrmi.w	r3, r3, #32
 8003f64:	6023      	strmi	r3, [r4, #0]
 8003f66:	b11d      	cbz	r5, 8003f70 <_printf_i+0x19c>
 8003f68:	2310      	movs	r3, #16
 8003f6a:	e7ad      	b.n	8003ec8 <_printf_i+0xf4>
 8003f6c:	4826      	ldr	r0, [pc, #152]	@ (8004008 <_printf_i+0x234>)
 8003f6e:	e7e9      	b.n	8003f44 <_printf_i+0x170>
 8003f70:	6823      	ldr	r3, [r4, #0]
 8003f72:	f023 0320 	bic.w	r3, r3, #32
 8003f76:	6023      	str	r3, [r4, #0]
 8003f78:	e7f6      	b.n	8003f68 <_printf_i+0x194>
 8003f7a:	4616      	mov	r6, r2
 8003f7c:	e7bd      	b.n	8003efa <_printf_i+0x126>
 8003f7e:	6833      	ldr	r3, [r6, #0]
 8003f80:	6825      	ldr	r5, [r4, #0]
 8003f82:	1d18      	adds	r0, r3, #4
 8003f84:	6961      	ldr	r1, [r4, #20]
 8003f86:	6030      	str	r0, [r6, #0]
 8003f88:	062e      	lsls	r6, r5, #24
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	d501      	bpl.n	8003f92 <_printf_i+0x1be>
 8003f8e:	6019      	str	r1, [r3, #0]
 8003f90:	e002      	b.n	8003f98 <_printf_i+0x1c4>
 8003f92:	0668      	lsls	r0, r5, #25
 8003f94:	d5fb      	bpl.n	8003f8e <_printf_i+0x1ba>
 8003f96:	8019      	strh	r1, [r3, #0]
 8003f98:	2300      	movs	r3, #0
 8003f9a:	4616      	mov	r6, r2
 8003f9c:	6123      	str	r3, [r4, #16]
 8003f9e:	e7bc      	b.n	8003f1a <_printf_i+0x146>
 8003fa0:	6833      	ldr	r3, [r6, #0]
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	1d1a      	adds	r2, r3, #4
 8003fa6:	6032      	str	r2, [r6, #0]
 8003fa8:	681e      	ldr	r6, [r3, #0]
 8003faa:	6862      	ldr	r2, [r4, #4]
 8003fac:	4630      	mov	r0, r6
 8003fae:	f000 f97b 	bl	80042a8 <memchr>
 8003fb2:	b108      	cbz	r0, 8003fb8 <_printf_i+0x1e4>
 8003fb4:	1b80      	subs	r0, r0, r6
 8003fb6:	6060      	str	r0, [r4, #4]
 8003fb8:	6863      	ldr	r3, [r4, #4]
 8003fba:	6123      	str	r3, [r4, #16]
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003fc2:	e7aa      	b.n	8003f1a <_printf_i+0x146>
 8003fc4:	4632      	mov	r2, r6
 8003fc6:	4649      	mov	r1, r9
 8003fc8:	4640      	mov	r0, r8
 8003fca:	6923      	ldr	r3, [r4, #16]
 8003fcc:	47d0      	blx	sl
 8003fce:	3001      	adds	r0, #1
 8003fd0:	d0ad      	beq.n	8003f2e <_printf_i+0x15a>
 8003fd2:	6823      	ldr	r3, [r4, #0]
 8003fd4:	079b      	lsls	r3, r3, #30
 8003fd6:	d413      	bmi.n	8004000 <_printf_i+0x22c>
 8003fd8:	68e0      	ldr	r0, [r4, #12]
 8003fda:	9b03      	ldr	r3, [sp, #12]
 8003fdc:	4298      	cmp	r0, r3
 8003fde:	bfb8      	it	lt
 8003fe0:	4618      	movlt	r0, r3
 8003fe2:	e7a6      	b.n	8003f32 <_printf_i+0x15e>
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	4632      	mov	r2, r6
 8003fe8:	4649      	mov	r1, r9
 8003fea:	4640      	mov	r0, r8
 8003fec:	47d0      	blx	sl
 8003fee:	3001      	adds	r0, #1
 8003ff0:	d09d      	beq.n	8003f2e <_printf_i+0x15a>
 8003ff2:	3501      	adds	r5, #1
 8003ff4:	68e3      	ldr	r3, [r4, #12]
 8003ff6:	9903      	ldr	r1, [sp, #12]
 8003ff8:	1a5b      	subs	r3, r3, r1
 8003ffa:	42ab      	cmp	r3, r5
 8003ffc:	dcf2      	bgt.n	8003fe4 <_printf_i+0x210>
 8003ffe:	e7eb      	b.n	8003fd8 <_printf_i+0x204>
 8004000:	2500      	movs	r5, #0
 8004002:	f104 0619 	add.w	r6, r4, #25
 8004006:	e7f5      	b.n	8003ff4 <_printf_i+0x220>
 8004008:	080053e7 	.word	0x080053e7
 800400c:	080053f8 	.word	0x080053f8

08004010 <__sflush_r>:
 8004010:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004016:	0716      	lsls	r6, r2, #28
 8004018:	4605      	mov	r5, r0
 800401a:	460c      	mov	r4, r1
 800401c:	d454      	bmi.n	80040c8 <__sflush_r+0xb8>
 800401e:	684b      	ldr	r3, [r1, #4]
 8004020:	2b00      	cmp	r3, #0
 8004022:	dc02      	bgt.n	800402a <__sflush_r+0x1a>
 8004024:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004026:	2b00      	cmp	r3, #0
 8004028:	dd48      	ble.n	80040bc <__sflush_r+0xac>
 800402a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800402c:	2e00      	cmp	r6, #0
 800402e:	d045      	beq.n	80040bc <__sflush_r+0xac>
 8004030:	2300      	movs	r3, #0
 8004032:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004036:	682f      	ldr	r7, [r5, #0]
 8004038:	6a21      	ldr	r1, [r4, #32]
 800403a:	602b      	str	r3, [r5, #0]
 800403c:	d030      	beq.n	80040a0 <__sflush_r+0x90>
 800403e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004040:	89a3      	ldrh	r3, [r4, #12]
 8004042:	0759      	lsls	r1, r3, #29
 8004044:	d505      	bpl.n	8004052 <__sflush_r+0x42>
 8004046:	6863      	ldr	r3, [r4, #4]
 8004048:	1ad2      	subs	r2, r2, r3
 800404a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800404c:	b10b      	cbz	r3, 8004052 <__sflush_r+0x42>
 800404e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004050:	1ad2      	subs	r2, r2, r3
 8004052:	2300      	movs	r3, #0
 8004054:	4628      	mov	r0, r5
 8004056:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004058:	6a21      	ldr	r1, [r4, #32]
 800405a:	47b0      	blx	r6
 800405c:	1c43      	adds	r3, r0, #1
 800405e:	89a3      	ldrh	r3, [r4, #12]
 8004060:	d106      	bne.n	8004070 <__sflush_r+0x60>
 8004062:	6829      	ldr	r1, [r5, #0]
 8004064:	291d      	cmp	r1, #29
 8004066:	d82b      	bhi.n	80040c0 <__sflush_r+0xb0>
 8004068:	4a28      	ldr	r2, [pc, #160]	@ (800410c <__sflush_r+0xfc>)
 800406a:	40ca      	lsrs	r2, r1
 800406c:	07d6      	lsls	r6, r2, #31
 800406e:	d527      	bpl.n	80040c0 <__sflush_r+0xb0>
 8004070:	2200      	movs	r2, #0
 8004072:	6062      	str	r2, [r4, #4]
 8004074:	6922      	ldr	r2, [r4, #16]
 8004076:	04d9      	lsls	r1, r3, #19
 8004078:	6022      	str	r2, [r4, #0]
 800407a:	d504      	bpl.n	8004086 <__sflush_r+0x76>
 800407c:	1c42      	adds	r2, r0, #1
 800407e:	d101      	bne.n	8004084 <__sflush_r+0x74>
 8004080:	682b      	ldr	r3, [r5, #0]
 8004082:	b903      	cbnz	r3, 8004086 <__sflush_r+0x76>
 8004084:	6560      	str	r0, [r4, #84]	@ 0x54
 8004086:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004088:	602f      	str	r7, [r5, #0]
 800408a:	b1b9      	cbz	r1, 80040bc <__sflush_r+0xac>
 800408c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004090:	4299      	cmp	r1, r3
 8004092:	d002      	beq.n	800409a <__sflush_r+0x8a>
 8004094:	4628      	mov	r0, r5
 8004096:	f7ff fbf5 	bl	8003884 <_free_r>
 800409a:	2300      	movs	r3, #0
 800409c:	6363      	str	r3, [r4, #52]	@ 0x34
 800409e:	e00d      	b.n	80040bc <__sflush_r+0xac>
 80040a0:	2301      	movs	r3, #1
 80040a2:	4628      	mov	r0, r5
 80040a4:	47b0      	blx	r6
 80040a6:	4602      	mov	r2, r0
 80040a8:	1c50      	adds	r0, r2, #1
 80040aa:	d1c9      	bne.n	8004040 <__sflush_r+0x30>
 80040ac:	682b      	ldr	r3, [r5, #0]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d0c6      	beq.n	8004040 <__sflush_r+0x30>
 80040b2:	2b1d      	cmp	r3, #29
 80040b4:	d001      	beq.n	80040ba <__sflush_r+0xaa>
 80040b6:	2b16      	cmp	r3, #22
 80040b8:	d11d      	bne.n	80040f6 <__sflush_r+0xe6>
 80040ba:	602f      	str	r7, [r5, #0]
 80040bc:	2000      	movs	r0, #0
 80040be:	e021      	b.n	8004104 <__sflush_r+0xf4>
 80040c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040c4:	b21b      	sxth	r3, r3
 80040c6:	e01a      	b.n	80040fe <__sflush_r+0xee>
 80040c8:	690f      	ldr	r7, [r1, #16]
 80040ca:	2f00      	cmp	r7, #0
 80040cc:	d0f6      	beq.n	80040bc <__sflush_r+0xac>
 80040ce:	0793      	lsls	r3, r2, #30
 80040d0:	bf18      	it	ne
 80040d2:	2300      	movne	r3, #0
 80040d4:	680e      	ldr	r6, [r1, #0]
 80040d6:	bf08      	it	eq
 80040d8:	694b      	ldreq	r3, [r1, #20]
 80040da:	1bf6      	subs	r6, r6, r7
 80040dc:	600f      	str	r7, [r1, #0]
 80040de:	608b      	str	r3, [r1, #8]
 80040e0:	2e00      	cmp	r6, #0
 80040e2:	ddeb      	ble.n	80040bc <__sflush_r+0xac>
 80040e4:	4633      	mov	r3, r6
 80040e6:	463a      	mov	r2, r7
 80040e8:	4628      	mov	r0, r5
 80040ea:	6a21      	ldr	r1, [r4, #32]
 80040ec:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80040f0:	47e0      	blx	ip
 80040f2:	2800      	cmp	r0, #0
 80040f4:	dc07      	bgt.n	8004106 <__sflush_r+0xf6>
 80040f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004102:	81a3      	strh	r3, [r4, #12]
 8004104:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004106:	4407      	add	r7, r0
 8004108:	1a36      	subs	r6, r6, r0
 800410a:	e7e9      	b.n	80040e0 <__sflush_r+0xd0>
 800410c:	20400001 	.word	0x20400001

08004110 <_fflush_r>:
 8004110:	b538      	push	{r3, r4, r5, lr}
 8004112:	690b      	ldr	r3, [r1, #16]
 8004114:	4605      	mov	r5, r0
 8004116:	460c      	mov	r4, r1
 8004118:	b913      	cbnz	r3, 8004120 <_fflush_r+0x10>
 800411a:	2500      	movs	r5, #0
 800411c:	4628      	mov	r0, r5
 800411e:	bd38      	pop	{r3, r4, r5, pc}
 8004120:	b118      	cbz	r0, 800412a <_fflush_r+0x1a>
 8004122:	6a03      	ldr	r3, [r0, #32]
 8004124:	b90b      	cbnz	r3, 800412a <_fflush_r+0x1a>
 8004126:	f7ff faa5 	bl	8003674 <__sinit>
 800412a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d0f3      	beq.n	800411a <_fflush_r+0xa>
 8004132:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004134:	07d0      	lsls	r0, r2, #31
 8004136:	d404      	bmi.n	8004142 <_fflush_r+0x32>
 8004138:	0599      	lsls	r1, r3, #22
 800413a:	d402      	bmi.n	8004142 <_fflush_r+0x32>
 800413c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800413e:	f7ff fb9e 	bl	800387e <__retarget_lock_acquire_recursive>
 8004142:	4628      	mov	r0, r5
 8004144:	4621      	mov	r1, r4
 8004146:	f7ff ff63 	bl	8004010 <__sflush_r>
 800414a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800414c:	4605      	mov	r5, r0
 800414e:	07da      	lsls	r2, r3, #31
 8004150:	d4e4      	bmi.n	800411c <_fflush_r+0xc>
 8004152:	89a3      	ldrh	r3, [r4, #12]
 8004154:	059b      	lsls	r3, r3, #22
 8004156:	d4e1      	bmi.n	800411c <_fflush_r+0xc>
 8004158:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800415a:	f7ff fb91 	bl	8003880 <__retarget_lock_release_recursive>
 800415e:	e7dd      	b.n	800411c <_fflush_r+0xc>

08004160 <__swbuf_r>:
 8004160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004162:	460e      	mov	r6, r1
 8004164:	4614      	mov	r4, r2
 8004166:	4605      	mov	r5, r0
 8004168:	b118      	cbz	r0, 8004172 <__swbuf_r+0x12>
 800416a:	6a03      	ldr	r3, [r0, #32]
 800416c:	b90b      	cbnz	r3, 8004172 <__swbuf_r+0x12>
 800416e:	f7ff fa81 	bl	8003674 <__sinit>
 8004172:	69a3      	ldr	r3, [r4, #24]
 8004174:	60a3      	str	r3, [r4, #8]
 8004176:	89a3      	ldrh	r3, [r4, #12]
 8004178:	071a      	lsls	r2, r3, #28
 800417a:	d501      	bpl.n	8004180 <__swbuf_r+0x20>
 800417c:	6923      	ldr	r3, [r4, #16]
 800417e:	b943      	cbnz	r3, 8004192 <__swbuf_r+0x32>
 8004180:	4621      	mov	r1, r4
 8004182:	4628      	mov	r0, r5
 8004184:	f000 f82a 	bl	80041dc <__swsetup_r>
 8004188:	b118      	cbz	r0, 8004192 <__swbuf_r+0x32>
 800418a:	f04f 37ff 	mov.w	r7, #4294967295
 800418e:	4638      	mov	r0, r7
 8004190:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004192:	6823      	ldr	r3, [r4, #0]
 8004194:	6922      	ldr	r2, [r4, #16]
 8004196:	b2f6      	uxtb	r6, r6
 8004198:	1a98      	subs	r0, r3, r2
 800419a:	6963      	ldr	r3, [r4, #20]
 800419c:	4637      	mov	r7, r6
 800419e:	4283      	cmp	r3, r0
 80041a0:	dc05      	bgt.n	80041ae <__swbuf_r+0x4e>
 80041a2:	4621      	mov	r1, r4
 80041a4:	4628      	mov	r0, r5
 80041a6:	f7ff ffb3 	bl	8004110 <_fflush_r>
 80041aa:	2800      	cmp	r0, #0
 80041ac:	d1ed      	bne.n	800418a <__swbuf_r+0x2a>
 80041ae:	68a3      	ldr	r3, [r4, #8]
 80041b0:	3b01      	subs	r3, #1
 80041b2:	60a3      	str	r3, [r4, #8]
 80041b4:	6823      	ldr	r3, [r4, #0]
 80041b6:	1c5a      	adds	r2, r3, #1
 80041b8:	6022      	str	r2, [r4, #0]
 80041ba:	701e      	strb	r6, [r3, #0]
 80041bc:	6962      	ldr	r2, [r4, #20]
 80041be:	1c43      	adds	r3, r0, #1
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d004      	beq.n	80041ce <__swbuf_r+0x6e>
 80041c4:	89a3      	ldrh	r3, [r4, #12]
 80041c6:	07db      	lsls	r3, r3, #31
 80041c8:	d5e1      	bpl.n	800418e <__swbuf_r+0x2e>
 80041ca:	2e0a      	cmp	r6, #10
 80041cc:	d1df      	bne.n	800418e <__swbuf_r+0x2e>
 80041ce:	4621      	mov	r1, r4
 80041d0:	4628      	mov	r0, r5
 80041d2:	f7ff ff9d 	bl	8004110 <_fflush_r>
 80041d6:	2800      	cmp	r0, #0
 80041d8:	d0d9      	beq.n	800418e <__swbuf_r+0x2e>
 80041da:	e7d6      	b.n	800418a <__swbuf_r+0x2a>

080041dc <__swsetup_r>:
 80041dc:	b538      	push	{r3, r4, r5, lr}
 80041de:	4b29      	ldr	r3, [pc, #164]	@ (8004284 <__swsetup_r+0xa8>)
 80041e0:	4605      	mov	r5, r0
 80041e2:	6818      	ldr	r0, [r3, #0]
 80041e4:	460c      	mov	r4, r1
 80041e6:	b118      	cbz	r0, 80041f0 <__swsetup_r+0x14>
 80041e8:	6a03      	ldr	r3, [r0, #32]
 80041ea:	b90b      	cbnz	r3, 80041f0 <__swsetup_r+0x14>
 80041ec:	f7ff fa42 	bl	8003674 <__sinit>
 80041f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041f4:	0719      	lsls	r1, r3, #28
 80041f6:	d422      	bmi.n	800423e <__swsetup_r+0x62>
 80041f8:	06da      	lsls	r2, r3, #27
 80041fa:	d407      	bmi.n	800420c <__swsetup_r+0x30>
 80041fc:	2209      	movs	r2, #9
 80041fe:	602a      	str	r2, [r5, #0]
 8004200:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004204:	f04f 30ff 	mov.w	r0, #4294967295
 8004208:	81a3      	strh	r3, [r4, #12]
 800420a:	e033      	b.n	8004274 <__swsetup_r+0x98>
 800420c:	0758      	lsls	r0, r3, #29
 800420e:	d512      	bpl.n	8004236 <__swsetup_r+0x5a>
 8004210:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004212:	b141      	cbz	r1, 8004226 <__swsetup_r+0x4a>
 8004214:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004218:	4299      	cmp	r1, r3
 800421a:	d002      	beq.n	8004222 <__swsetup_r+0x46>
 800421c:	4628      	mov	r0, r5
 800421e:	f7ff fb31 	bl	8003884 <_free_r>
 8004222:	2300      	movs	r3, #0
 8004224:	6363      	str	r3, [r4, #52]	@ 0x34
 8004226:	89a3      	ldrh	r3, [r4, #12]
 8004228:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800422c:	81a3      	strh	r3, [r4, #12]
 800422e:	2300      	movs	r3, #0
 8004230:	6063      	str	r3, [r4, #4]
 8004232:	6923      	ldr	r3, [r4, #16]
 8004234:	6023      	str	r3, [r4, #0]
 8004236:	89a3      	ldrh	r3, [r4, #12]
 8004238:	f043 0308 	orr.w	r3, r3, #8
 800423c:	81a3      	strh	r3, [r4, #12]
 800423e:	6923      	ldr	r3, [r4, #16]
 8004240:	b94b      	cbnz	r3, 8004256 <__swsetup_r+0x7a>
 8004242:	89a3      	ldrh	r3, [r4, #12]
 8004244:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004248:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800424c:	d003      	beq.n	8004256 <__swsetup_r+0x7a>
 800424e:	4621      	mov	r1, r4
 8004250:	4628      	mov	r0, r5
 8004252:	f000 f85c 	bl	800430e <__smakebuf_r>
 8004256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800425a:	f013 0201 	ands.w	r2, r3, #1
 800425e:	d00a      	beq.n	8004276 <__swsetup_r+0x9a>
 8004260:	2200      	movs	r2, #0
 8004262:	60a2      	str	r2, [r4, #8]
 8004264:	6962      	ldr	r2, [r4, #20]
 8004266:	4252      	negs	r2, r2
 8004268:	61a2      	str	r2, [r4, #24]
 800426a:	6922      	ldr	r2, [r4, #16]
 800426c:	b942      	cbnz	r2, 8004280 <__swsetup_r+0xa4>
 800426e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004272:	d1c5      	bne.n	8004200 <__swsetup_r+0x24>
 8004274:	bd38      	pop	{r3, r4, r5, pc}
 8004276:	0799      	lsls	r1, r3, #30
 8004278:	bf58      	it	pl
 800427a:	6962      	ldrpl	r2, [r4, #20]
 800427c:	60a2      	str	r2, [r4, #8]
 800427e:	e7f4      	b.n	800426a <__swsetup_r+0x8e>
 8004280:	2000      	movs	r0, #0
 8004282:	e7f7      	b.n	8004274 <__swsetup_r+0x98>
 8004284:	20000018 	.word	0x20000018

08004288 <_sbrk_r>:
 8004288:	b538      	push	{r3, r4, r5, lr}
 800428a:	2300      	movs	r3, #0
 800428c:	4d05      	ldr	r5, [pc, #20]	@ (80042a4 <_sbrk_r+0x1c>)
 800428e:	4604      	mov	r4, r0
 8004290:	4608      	mov	r0, r1
 8004292:	602b      	str	r3, [r5, #0]
 8004294:	f7fd f84c 	bl	8001330 <_sbrk>
 8004298:	1c43      	adds	r3, r0, #1
 800429a:	d102      	bne.n	80042a2 <_sbrk_r+0x1a>
 800429c:	682b      	ldr	r3, [r5, #0]
 800429e:	b103      	cbz	r3, 80042a2 <_sbrk_r+0x1a>
 80042a0:	6023      	str	r3, [r4, #0]
 80042a2:	bd38      	pop	{r3, r4, r5, pc}
 80042a4:	200002d4 	.word	0x200002d4

080042a8 <memchr>:
 80042a8:	4603      	mov	r3, r0
 80042aa:	b510      	push	{r4, lr}
 80042ac:	b2c9      	uxtb	r1, r1
 80042ae:	4402      	add	r2, r0
 80042b0:	4293      	cmp	r3, r2
 80042b2:	4618      	mov	r0, r3
 80042b4:	d101      	bne.n	80042ba <memchr+0x12>
 80042b6:	2000      	movs	r0, #0
 80042b8:	e003      	b.n	80042c2 <memchr+0x1a>
 80042ba:	7804      	ldrb	r4, [r0, #0]
 80042bc:	3301      	adds	r3, #1
 80042be:	428c      	cmp	r4, r1
 80042c0:	d1f6      	bne.n	80042b0 <memchr+0x8>
 80042c2:	bd10      	pop	{r4, pc}

080042c4 <__swhatbuf_r>:
 80042c4:	b570      	push	{r4, r5, r6, lr}
 80042c6:	460c      	mov	r4, r1
 80042c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042cc:	4615      	mov	r5, r2
 80042ce:	2900      	cmp	r1, #0
 80042d0:	461e      	mov	r6, r3
 80042d2:	b096      	sub	sp, #88	@ 0x58
 80042d4:	da0c      	bge.n	80042f0 <__swhatbuf_r+0x2c>
 80042d6:	89a3      	ldrh	r3, [r4, #12]
 80042d8:	2100      	movs	r1, #0
 80042da:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80042de:	bf14      	ite	ne
 80042e0:	2340      	movne	r3, #64	@ 0x40
 80042e2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80042e6:	2000      	movs	r0, #0
 80042e8:	6031      	str	r1, [r6, #0]
 80042ea:	602b      	str	r3, [r5, #0]
 80042ec:	b016      	add	sp, #88	@ 0x58
 80042ee:	bd70      	pop	{r4, r5, r6, pc}
 80042f0:	466a      	mov	r2, sp
 80042f2:	f000 f849 	bl	8004388 <_fstat_r>
 80042f6:	2800      	cmp	r0, #0
 80042f8:	dbed      	blt.n	80042d6 <__swhatbuf_r+0x12>
 80042fa:	9901      	ldr	r1, [sp, #4]
 80042fc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004300:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004304:	4259      	negs	r1, r3
 8004306:	4159      	adcs	r1, r3
 8004308:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800430c:	e7eb      	b.n	80042e6 <__swhatbuf_r+0x22>

0800430e <__smakebuf_r>:
 800430e:	898b      	ldrh	r3, [r1, #12]
 8004310:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004312:	079d      	lsls	r5, r3, #30
 8004314:	4606      	mov	r6, r0
 8004316:	460c      	mov	r4, r1
 8004318:	d507      	bpl.n	800432a <__smakebuf_r+0x1c>
 800431a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800431e:	6023      	str	r3, [r4, #0]
 8004320:	6123      	str	r3, [r4, #16]
 8004322:	2301      	movs	r3, #1
 8004324:	6163      	str	r3, [r4, #20]
 8004326:	b003      	add	sp, #12
 8004328:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800432a:	466a      	mov	r2, sp
 800432c:	ab01      	add	r3, sp, #4
 800432e:	f7ff ffc9 	bl	80042c4 <__swhatbuf_r>
 8004332:	9f00      	ldr	r7, [sp, #0]
 8004334:	4605      	mov	r5, r0
 8004336:	4639      	mov	r1, r7
 8004338:	4630      	mov	r0, r6
 800433a:	f7ff fb0d 	bl	8003958 <_malloc_r>
 800433e:	b948      	cbnz	r0, 8004354 <__smakebuf_r+0x46>
 8004340:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004344:	059a      	lsls	r2, r3, #22
 8004346:	d4ee      	bmi.n	8004326 <__smakebuf_r+0x18>
 8004348:	f023 0303 	bic.w	r3, r3, #3
 800434c:	f043 0302 	orr.w	r3, r3, #2
 8004350:	81a3      	strh	r3, [r4, #12]
 8004352:	e7e2      	b.n	800431a <__smakebuf_r+0xc>
 8004354:	89a3      	ldrh	r3, [r4, #12]
 8004356:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800435a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800435e:	81a3      	strh	r3, [r4, #12]
 8004360:	9b01      	ldr	r3, [sp, #4]
 8004362:	6020      	str	r0, [r4, #0]
 8004364:	b15b      	cbz	r3, 800437e <__smakebuf_r+0x70>
 8004366:	4630      	mov	r0, r6
 8004368:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800436c:	f000 f81e 	bl	80043ac <_isatty_r>
 8004370:	b128      	cbz	r0, 800437e <__smakebuf_r+0x70>
 8004372:	89a3      	ldrh	r3, [r4, #12]
 8004374:	f023 0303 	bic.w	r3, r3, #3
 8004378:	f043 0301 	orr.w	r3, r3, #1
 800437c:	81a3      	strh	r3, [r4, #12]
 800437e:	89a3      	ldrh	r3, [r4, #12]
 8004380:	431d      	orrs	r5, r3
 8004382:	81a5      	strh	r5, [r4, #12]
 8004384:	e7cf      	b.n	8004326 <__smakebuf_r+0x18>
	...

08004388 <_fstat_r>:
 8004388:	b538      	push	{r3, r4, r5, lr}
 800438a:	2300      	movs	r3, #0
 800438c:	4d06      	ldr	r5, [pc, #24]	@ (80043a8 <_fstat_r+0x20>)
 800438e:	4604      	mov	r4, r0
 8004390:	4608      	mov	r0, r1
 8004392:	4611      	mov	r1, r2
 8004394:	602b      	str	r3, [r5, #0]
 8004396:	f7fc ffa5 	bl	80012e4 <_fstat>
 800439a:	1c43      	adds	r3, r0, #1
 800439c:	d102      	bne.n	80043a4 <_fstat_r+0x1c>
 800439e:	682b      	ldr	r3, [r5, #0]
 80043a0:	b103      	cbz	r3, 80043a4 <_fstat_r+0x1c>
 80043a2:	6023      	str	r3, [r4, #0]
 80043a4:	bd38      	pop	{r3, r4, r5, pc}
 80043a6:	bf00      	nop
 80043a8:	200002d4 	.word	0x200002d4

080043ac <_isatty_r>:
 80043ac:	b538      	push	{r3, r4, r5, lr}
 80043ae:	2300      	movs	r3, #0
 80043b0:	4d05      	ldr	r5, [pc, #20]	@ (80043c8 <_isatty_r+0x1c>)
 80043b2:	4604      	mov	r4, r0
 80043b4:	4608      	mov	r0, r1
 80043b6:	602b      	str	r3, [r5, #0]
 80043b8:	f7fc ffa3 	bl	8001302 <_isatty>
 80043bc:	1c43      	adds	r3, r0, #1
 80043be:	d102      	bne.n	80043c6 <_isatty_r+0x1a>
 80043c0:	682b      	ldr	r3, [r5, #0]
 80043c2:	b103      	cbz	r3, 80043c6 <_isatty_r+0x1a>
 80043c4:	6023      	str	r3, [r4, #0]
 80043c6:	bd38      	pop	{r3, r4, r5, pc}
 80043c8:	200002d4 	.word	0x200002d4

080043cc <sin>:
 80043cc:	b530      	push	{r4, r5, lr}
 80043ce:	4d20      	ldr	r5, [pc, #128]	@ (8004450 <sin+0x84>)
 80043d0:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 80043d4:	42ac      	cmp	r4, r5
 80043d6:	4602      	mov	r2, r0
 80043d8:	460b      	mov	r3, r1
 80043da:	b087      	sub	sp, #28
 80043dc:	d806      	bhi.n	80043ec <sin+0x20>
 80043de:	2300      	movs	r3, #0
 80043e0:	2200      	movs	r2, #0
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	2300      	movs	r3, #0
 80043e6:	f000 f8f7 	bl	80045d8 <__kernel_sin>
 80043ea:	e004      	b.n	80043f6 <sin+0x2a>
 80043ec:	4d19      	ldr	r5, [pc, #100]	@ (8004454 <sin+0x88>)
 80043ee:	42ac      	cmp	r4, r5
 80043f0:	d903      	bls.n	80043fa <sin+0x2e>
 80043f2:	f7fb feb1 	bl	8000158 <__aeabi_dsub>
 80043f6:	b007      	add	sp, #28
 80043f8:	bd30      	pop	{r4, r5, pc}
 80043fa:	aa02      	add	r2, sp, #8
 80043fc:	f000 f9a4 	bl	8004748 <__ieee754_rem_pio2>
 8004400:	f000 0003 	and.w	r0, r0, #3
 8004404:	2801      	cmp	r0, #1
 8004406:	d009      	beq.n	800441c <sin+0x50>
 8004408:	2802      	cmp	r0, #2
 800440a:	d00e      	beq.n	800442a <sin+0x5e>
 800440c:	b9c0      	cbnz	r0, 8004440 <sin+0x74>
 800440e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004412:	2301      	movs	r3, #1
 8004414:	9300      	str	r3, [sp, #0]
 8004416:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800441a:	e7e4      	b.n	80043e6 <sin+0x1a>
 800441c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004420:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004424:	f000 f818 	bl	8004458 <__kernel_cos>
 8004428:	e7e5      	b.n	80043f6 <sin+0x2a>
 800442a:	2301      	movs	r3, #1
 800442c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004430:	9300      	str	r3, [sp, #0]
 8004432:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004436:	f000 f8cf 	bl	80045d8 <__kernel_sin>
 800443a:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 800443e:	e7da      	b.n	80043f6 <sin+0x2a>
 8004440:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004444:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004448:	f000 f806 	bl	8004458 <__kernel_cos>
 800444c:	e7f5      	b.n	800443a <sin+0x6e>
 800444e:	bf00      	nop
 8004450:	3fe921fb 	.word	0x3fe921fb
 8004454:	7fefffff 	.word	0x7fefffff

08004458 <__kernel_cos>:
 8004458:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800445c:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8004460:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8004464:	4680      	mov	r8, r0
 8004466:	4689      	mov	r9, r1
 8004468:	e9cd 2300 	strd	r2, r3, [sp]
 800446c:	d204      	bcs.n	8004478 <__kernel_cos+0x20>
 800446e:	f7fc fac5 	bl	80009fc <__aeabi_d2iz>
 8004472:	2800      	cmp	r0, #0
 8004474:	f000 8086 	beq.w	8004584 <__kernel_cos+0x12c>
 8004478:	4642      	mov	r2, r8
 800447a:	464b      	mov	r3, r9
 800447c:	4640      	mov	r0, r8
 800447e:	4649      	mov	r1, r9
 8004480:	f7fc f822 	bl	80004c8 <__aeabi_dmul>
 8004484:	2200      	movs	r2, #0
 8004486:	4b4e      	ldr	r3, [pc, #312]	@ (80045c0 <__kernel_cos+0x168>)
 8004488:	4604      	mov	r4, r0
 800448a:	460d      	mov	r5, r1
 800448c:	f7fc f81c 	bl	80004c8 <__aeabi_dmul>
 8004490:	a33f      	add	r3, pc, #252	@ (adr r3, 8004590 <__kernel_cos+0x138>)
 8004492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004496:	4682      	mov	sl, r0
 8004498:	468b      	mov	fp, r1
 800449a:	4620      	mov	r0, r4
 800449c:	4629      	mov	r1, r5
 800449e:	f7fc f813 	bl	80004c8 <__aeabi_dmul>
 80044a2:	a33d      	add	r3, pc, #244	@ (adr r3, 8004598 <__kernel_cos+0x140>)
 80044a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a8:	f7fb fe58 	bl	800015c <__adddf3>
 80044ac:	4622      	mov	r2, r4
 80044ae:	462b      	mov	r3, r5
 80044b0:	f7fc f80a 	bl	80004c8 <__aeabi_dmul>
 80044b4:	a33a      	add	r3, pc, #232	@ (adr r3, 80045a0 <__kernel_cos+0x148>)
 80044b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ba:	f7fb fe4d 	bl	8000158 <__aeabi_dsub>
 80044be:	4622      	mov	r2, r4
 80044c0:	462b      	mov	r3, r5
 80044c2:	f7fc f801 	bl	80004c8 <__aeabi_dmul>
 80044c6:	a338      	add	r3, pc, #224	@ (adr r3, 80045a8 <__kernel_cos+0x150>)
 80044c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044cc:	f7fb fe46 	bl	800015c <__adddf3>
 80044d0:	4622      	mov	r2, r4
 80044d2:	462b      	mov	r3, r5
 80044d4:	f7fb fff8 	bl	80004c8 <__aeabi_dmul>
 80044d8:	a335      	add	r3, pc, #212	@ (adr r3, 80045b0 <__kernel_cos+0x158>)
 80044da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044de:	f7fb fe3b 	bl	8000158 <__aeabi_dsub>
 80044e2:	4622      	mov	r2, r4
 80044e4:	462b      	mov	r3, r5
 80044e6:	f7fb ffef 	bl	80004c8 <__aeabi_dmul>
 80044ea:	a333      	add	r3, pc, #204	@ (adr r3, 80045b8 <__kernel_cos+0x160>)
 80044ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f0:	f7fb fe34 	bl	800015c <__adddf3>
 80044f4:	4622      	mov	r2, r4
 80044f6:	462b      	mov	r3, r5
 80044f8:	f7fb ffe6 	bl	80004c8 <__aeabi_dmul>
 80044fc:	4622      	mov	r2, r4
 80044fe:	462b      	mov	r3, r5
 8004500:	f7fb ffe2 	bl	80004c8 <__aeabi_dmul>
 8004504:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004508:	4604      	mov	r4, r0
 800450a:	460d      	mov	r5, r1
 800450c:	4640      	mov	r0, r8
 800450e:	4649      	mov	r1, r9
 8004510:	f7fb ffda 	bl	80004c8 <__aeabi_dmul>
 8004514:	460b      	mov	r3, r1
 8004516:	4602      	mov	r2, r0
 8004518:	4629      	mov	r1, r5
 800451a:	4620      	mov	r0, r4
 800451c:	f7fb fe1c 	bl	8000158 <__aeabi_dsub>
 8004520:	4b28      	ldr	r3, [pc, #160]	@ (80045c4 <__kernel_cos+0x16c>)
 8004522:	4680      	mov	r8, r0
 8004524:	429e      	cmp	r6, r3
 8004526:	4689      	mov	r9, r1
 8004528:	d80e      	bhi.n	8004548 <__kernel_cos+0xf0>
 800452a:	4602      	mov	r2, r0
 800452c:	460b      	mov	r3, r1
 800452e:	4650      	mov	r0, sl
 8004530:	4659      	mov	r1, fp
 8004532:	f7fb fe11 	bl	8000158 <__aeabi_dsub>
 8004536:	4602      	mov	r2, r0
 8004538:	2000      	movs	r0, #0
 800453a:	460b      	mov	r3, r1
 800453c:	4922      	ldr	r1, [pc, #136]	@ (80045c8 <__kernel_cos+0x170>)
 800453e:	f7fb fe0b 	bl	8000158 <__aeabi_dsub>
 8004542:	b003      	add	sp, #12
 8004544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004548:	2400      	movs	r4, #0
 800454a:	4b20      	ldr	r3, [pc, #128]	@ (80045cc <__kernel_cos+0x174>)
 800454c:	4622      	mov	r2, r4
 800454e:	429e      	cmp	r6, r3
 8004550:	bf8c      	ite	hi
 8004552:	4d1f      	ldrhi	r5, [pc, #124]	@ (80045d0 <__kernel_cos+0x178>)
 8004554:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 8004558:	462b      	mov	r3, r5
 800455a:	2000      	movs	r0, #0
 800455c:	491a      	ldr	r1, [pc, #104]	@ (80045c8 <__kernel_cos+0x170>)
 800455e:	f7fb fdfb 	bl	8000158 <__aeabi_dsub>
 8004562:	4622      	mov	r2, r4
 8004564:	4606      	mov	r6, r0
 8004566:	460f      	mov	r7, r1
 8004568:	462b      	mov	r3, r5
 800456a:	4650      	mov	r0, sl
 800456c:	4659      	mov	r1, fp
 800456e:	f7fb fdf3 	bl	8000158 <__aeabi_dsub>
 8004572:	4642      	mov	r2, r8
 8004574:	464b      	mov	r3, r9
 8004576:	f7fb fdef 	bl	8000158 <__aeabi_dsub>
 800457a:	4602      	mov	r2, r0
 800457c:	460b      	mov	r3, r1
 800457e:	4630      	mov	r0, r6
 8004580:	4639      	mov	r1, r7
 8004582:	e7dc      	b.n	800453e <__kernel_cos+0xe6>
 8004584:	2000      	movs	r0, #0
 8004586:	4910      	ldr	r1, [pc, #64]	@ (80045c8 <__kernel_cos+0x170>)
 8004588:	e7db      	b.n	8004542 <__kernel_cos+0xea>
 800458a:	bf00      	nop
 800458c:	f3af 8000 	nop.w
 8004590:	be8838d4 	.word	0xbe8838d4
 8004594:	bda8fae9 	.word	0xbda8fae9
 8004598:	bdb4b1c4 	.word	0xbdb4b1c4
 800459c:	3e21ee9e 	.word	0x3e21ee9e
 80045a0:	809c52ad 	.word	0x809c52ad
 80045a4:	3e927e4f 	.word	0x3e927e4f
 80045a8:	19cb1590 	.word	0x19cb1590
 80045ac:	3efa01a0 	.word	0x3efa01a0
 80045b0:	16c15177 	.word	0x16c15177
 80045b4:	3f56c16c 	.word	0x3f56c16c
 80045b8:	5555554c 	.word	0x5555554c
 80045bc:	3fa55555 	.word	0x3fa55555
 80045c0:	3fe00000 	.word	0x3fe00000
 80045c4:	3fd33332 	.word	0x3fd33332
 80045c8:	3ff00000 	.word	0x3ff00000
 80045cc:	3fe90000 	.word	0x3fe90000
 80045d0:	3fd20000 	.word	0x3fd20000
 80045d4:	00000000 	.word	0x00000000

080045d8 <__kernel_sin>:
 80045d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045dc:	461f      	mov	r7, r3
 80045de:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80045e2:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80045e6:	4604      	mov	r4, r0
 80045e8:	460d      	mov	r5, r1
 80045ea:	4616      	mov	r6, r2
 80045ec:	b085      	sub	sp, #20
 80045ee:	d203      	bcs.n	80045f8 <__kernel_sin+0x20>
 80045f0:	f7fc fa04 	bl	80009fc <__aeabi_d2iz>
 80045f4:	2800      	cmp	r0, #0
 80045f6:	d051      	beq.n	800469c <__kernel_sin+0xc4>
 80045f8:	4622      	mov	r2, r4
 80045fa:	462b      	mov	r3, r5
 80045fc:	4620      	mov	r0, r4
 80045fe:	4629      	mov	r1, r5
 8004600:	f7fb ff62 	bl	80004c8 <__aeabi_dmul>
 8004604:	4682      	mov	sl, r0
 8004606:	468b      	mov	fp, r1
 8004608:	4602      	mov	r2, r0
 800460a:	460b      	mov	r3, r1
 800460c:	4620      	mov	r0, r4
 800460e:	4629      	mov	r1, r5
 8004610:	f7fb ff5a 	bl	80004c8 <__aeabi_dmul>
 8004614:	a33e      	add	r3, pc, #248	@ (adr r3, 8004710 <__kernel_sin+0x138>)
 8004616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461a:	4680      	mov	r8, r0
 800461c:	4689      	mov	r9, r1
 800461e:	4650      	mov	r0, sl
 8004620:	4659      	mov	r1, fp
 8004622:	f7fb ff51 	bl	80004c8 <__aeabi_dmul>
 8004626:	a33c      	add	r3, pc, #240	@ (adr r3, 8004718 <__kernel_sin+0x140>)
 8004628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800462c:	f7fb fd94 	bl	8000158 <__aeabi_dsub>
 8004630:	4652      	mov	r2, sl
 8004632:	465b      	mov	r3, fp
 8004634:	f7fb ff48 	bl	80004c8 <__aeabi_dmul>
 8004638:	a339      	add	r3, pc, #228	@ (adr r3, 8004720 <__kernel_sin+0x148>)
 800463a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463e:	f7fb fd8d 	bl	800015c <__adddf3>
 8004642:	4652      	mov	r2, sl
 8004644:	465b      	mov	r3, fp
 8004646:	f7fb ff3f 	bl	80004c8 <__aeabi_dmul>
 800464a:	a337      	add	r3, pc, #220	@ (adr r3, 8004728 <__kernel_sin+0x150>)
 800464c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004650:	f7fb fd82 	bl	8000158 <__aeabi_dsub>
 8004654:	4652      	mov	r2, sl
 8004656:	465b      	mov	r3, fp
 8004658:	f7fb ff36 	bl	80004c8 <__aeabi_dmul>
 800465c:	a334      	add	r3, pc, #208	@ (adr r3, 8004730 <__kernel_sin+0x158>)
 800465e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004662:	f7fb fd7b 	bl	800015c <__adddf3>
 8004666:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004668:	e9cd 0100 	strd	r0, r1, [sp]
 800466c:	b9db      	cbnz	r3, 80046a6 <__kernel_sin+0xce>
 800466e:	4602      	mov	r2, r0
 8004670:	460b      	mov	r3, r1
 8004672:	4650      	mov	r0, sl
 8004674:	4659      	mov	r1, fp
 8004676:	f7fb ff27 	bl	80004c8 <__aeabi_dmul>
 800467a:	a32f      	add	r3, pc, #188	@ (adr r3, 8004738 <__kernel_sin+0x160>)
 800467c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004680:	f7fb fd6a 	bl	8000158 <__aeabi_dsub>
 8004684:	4642      	mov	r2, r8
 8004686:	464b      	mov	r3, r9
 8004688:	f7fb ff1e 	bl	80004c8 <__aeabi_dmul>
 800468c:	4602      	mov	r2, r0
 800468e:	460b      	mov	r3, r1
 8004690:	4620      	mov	r0, r4
 8004692:	4629      	mov	r1, r5
 8004694:	f7fb fd62 	bl	800015c <__adddf3>
 8004698:	4604      	mov	r4, r0
 800469a:	460d      	mov	r5, r1
 800469c:	4620      	mov	r0, r4
 800469e:	4629      	mov	r1, r5
 80046a0:	b005      	add	sp, #20
 80046a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046a6:	2200      	movs	r2, #0
 80046a8:	4630      	mov	r0, r6
 80046aa:	4639      	mov	r1, r7
 80046ac:	4b24      	ldr	r3, [pc, #144]	@ (8004740 <__kernel_sin+0x168>)
 80046ae:	f7fb ff0b 	bl	80004c8 <__aeabi_dmul>
 80046b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80046b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046ba:	4640      	mov	r0, r8
 80046bc:	4649      	mov	r1, r9
 80046be:	f7fb ff03 	bl	80004c8 <__aeabi_dmul>
 80046c2:	4602      	mov	r2, r0
 80046c4:	460b      	mov	r3, r1
 80046c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80046ca:	f7fb fd45 	bl	8000158 <__aeabi_dsub>
 80046ce:	4652      	mov	r2, sl
 80046d0:	465b      	mov	r3, fp
 80046d2:	f7fb fef9 	bl	80004c8 <__aeabi_dmul>
 80046d6:	4632      	mov	r2, r6
 80046d8:	463b      	mov	r3, r7
 80046da:	f7fb fd3d 	bl	8000158 <__aeabi_dsub>
 80046de:	a316      	add	r3, pc, #88	@ (adr r3, 8004738 <__kernel_sin+0x160>)
 80046e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e4:	4606      	mov	r6, r0
 80046e6:	460f      	mov	r7, r1
 80046e8:	4640      	mov	r0, r8
 80046ea:	4649      	mov	r1, r9
 80046ec:	f7fb feec 	bl	80004c8 <__aeabi_dmul>
 80046f0:	4602      	mov	r2, r0
 80046f2:	460b      	mov	r3, r1
 80046f4:	4630      	mov	r0, r6
 80046f6:	4639      	mov	r1, r7
 80046f8:	f7fb fd30 	bl	800015c <__adddf3>
 80046fc:	4602      	mov	r2, r0
 80046fe:	460b      	mov	r3, r1
 8004700:	4620      	mov	r0, r4
 8004702:	4629      	mov	r1, r5
 8004704:	f7fb fd28 	bl	8000158 <__aeabi_dsub>
 8004708:	e7c6      	b.n	8004698 <__kernel_sin+0xc0>
 800470a:	bf00      	nop
 800470c:	f3af 8000 	nop.w
 8004710:	5acfd57c 	.word	0x5acfd57c
 8004714:	3de5d93a 	.word	0x3de5d93a
 8004718:	8a2b9ceb 	.word	0x8a2b9ceb
 800471c:	3e5ae5e6 	.word	0x3e5ae5e6
 8004720:	57b1fe7d 	.word	0x57b1fe7d
 8004724:	3ec71de3 	.word	0x3ec71de3
 8004728:	19c161d5 	.word	0x19c161d5
 800472c:	3f2a01a0 	.word	0x3f2a01a0
 8004730:	1110f8a6 	.word	0x1110f8a6
 8004734:	3f811111 	.word	0x3f811111
 8004738:	55555549 	.word	0x55555549
 800473c:	3fc55555 	.word	0x3fc55555
 8004740:	3fe00000 	.word	0x3fe00000
 8004744:	00000000 	.word	0x00000000

08004748 <__ieee754_rem_pio2>:
 8004748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800474c:	4bc4      	ldr	r3, [pc, #784]	@ (8004a60 <__ieee754_rem_pio2+0x318>)
 800474e:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 8004752:	b08d      	sub	sp, #52	@ 0x34
 8004754:	4598      	cmp	r8, r3
 8004756:	4606      	mov	r6, r0
 8004758:	460f      	mov	r7, r1
 800475a:	4614      	mov	r4, r2
 800475c:	9104      	str	r1, [sp, #16]
 800475e:	d807      	bhi.n	8004770 <__ieee754_rem_pio2+0x28>
 8004760:	e9c2 6700 	strd	r6, r7, [r2]
 8004764:	2300      	movs	r3, #0
 8004766:	2200      	movs	r2, #0
 8004768:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800476c:	2500      	movs	r5, #0
 800476e:	e026      	b.n	80047be <__ieee754_rem_pio2+0x76>
 8004770:	4bbc      	ldr	r3, [pc, #752]	@ (8004a64 <__ieee754_rem_pio2+0x31c>)
 8004772:	4598      	cmp	r8, r3
 8004774:	d876      	bhi.n	8004864 <__ieee754_rem_pio2+0x11c>
 8004776:	9b04      	ldr	r3, [sp, #16]
 8004778:	4dbb      	ldr	r5, [pc, #748]	@ (8004a68 <__ieee754_rem_pio2+0x320>)
 800477a:	2b00      	cmp	r3, #0
 800477c:	a3aa      	add	r3, pc, #680	@ (adr r3, 8004a28 <__ieee754_rem_pio2+0x2e0>)
 800477e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004782:	dd38      	ble.n	80047f6 <__ieee754_rem_pio2+0xae>
 8004784:	f7fb fce8 	bl	8000158 <__aeabi_dsub>
 8004788:	45a8      	cmp	r8, r5
 800478a:	4606      	mov	r6, r0
 800478c:	460f      	mov	r7, r1
 800478e:	d01a      	beq.n	80047c6 <__ieee754_rem_pio2+0x7e>
 8004790:	a3a7      	add	r3, pc, #668	@ (adr r3, 8004a30 <__ieee754_rem_pio2+0x2e8>)
 8004792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004796:	f7fb fcdf 	bl	8000158 <__aeabi_dsub>
 800479a:	4602      	mov	r2, r0
 800479c:	460b      	mov	r3, r1
 800479e:	4680      	mov	r8, r0
 80047a0:	4689      	mov	r9, r1
 80047a2:	4630      	mov	r0, r6
 80047a4:	4639      	mov	r1, r7
 80047a6:	f7fb fcd7 	bl	8000158 <__aeabi_dsub>
 80047aa:	a3a1      	add	r3, pc, #644	@ (adr r3, 8004a30 <__ieee754_rem_pio2+0x2e8>)
 80047ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047b0:	f7fb fcd2 	bl	8000158 <__aeabi_dsub>
 80047b4:	2501      	movs	r5, #1
 80047b6:	e9c4 8900 	strd	r8, r9, [r4]
 80047ba:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80047be:	4628      	mov	r0, r5
 80047c0:	b00d      	add	sp, #52	@ 0x34
 80047c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047c6:	a39c      	add	r3, pc, #624	@ (adr r3, 8004a38 <__ieee754_rem_pio2+0x2f0>)
 80047c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047cc:	f7fb fcc4 	bl	8000158 <__aeabi_dsub>
 80047d0:	a39b      	add	r3, pc, #620	@ (adr r3, 8004a40 <__ieee754_rem_pio2+0x2f8>)
 80047d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d6:	4606      	mov	r6, r0
 80047d8:	460f      	mov	r7, r1
 80047da:	f7fb fcbd 	bl	8000158 <__aeabi_dsub>
 80047de:	4602      	mov	r2, r0
 80047e0:	460b      	mov	r3, r1
 80047e2:	4680      	mov	r8, r0
 80047e4:	4689      	mov	r9, r1
 80047e6:	4630      	mov	r0, r6
 80047e8:	4639      	mov	r1, r7
 80047ea:	f7fb fcb5 	bl	8000158 <__aeabi_dsub>
 80047ee:	a394      	add	r3, pc, #592	@ (adr r3, 8004a40 <__ieee754_rem_pio2+0x2f8>)
 80047f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f4:	e7dc      	b.n	80047b0 <__ieee754_rem_pio2+0x68>
 80047f6:	f7fb fcb1 	bl	800015c <__adddf3>
 80047fa:	45a8      	cmp	r8, r5
 80047fc:	4606      	mov	r6, r0
 80047fe:	460f      	mov	r7, r1
 8004800:	d018      	beq.n	8004834 <__ieee754_rem_pio2+0xec>
 8004802:	a38b      	add	r3, pc, #556	@ (adr r3, 8004a30 <__ieee754_rem_pio2+0x2e8>)
 8004804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004808:	f7fb fca8 	bl	800015c <__adddf3>
 800480c:	4602      	mov	r2, r0
 800480e:	460b      	mov	r3, r1
 8004810:	4680      	mov	r8, r0
 8004812:	4689      	mov	r9, r1
 8004814:	4630      	mov	r0, r6
 8004816:	4639      	mov	r1, r7
 8004818:	f7fb fc9e 	bl	8000158 <__aeabi_dsub>
 800481c:	a384      	add	r3, pc, #528	@ (adr r3, 8004a30 <__ieee754_rem_pio2+0x2e8>)
 800481e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004822:	f7fb fc9b 	bl	800015c <__adddf3>
 8004826:	f04f 35ff 	mov.w	r5, #4294967295
 800482a:	e9c4 8900 	strd	r8, r9, [r4]
 800482e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004832:	e7c4      	b.n	80047be <__ieee754_rem_pio2+0x76>
 8004834:	a380      	add	r3, pc, #512	@ (adr r3, 8004a38 <__ieee754_rem_pio2+0x2f0>)
 8004836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800483a:	f7fb fc8f 	bl	800015c <__adddf3>
 800483e:	a380      	add	r3, pc, #512	@ (adr r3, 8004a40 <__ieee754_rem_pio2+0x2f8>)
 8004840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004844:	4606      	mov	r6, r0
 8004846:	460f      	mov	r7, r1
 8004848:	f7fb fc88 	bl	800015c <__adddf3>
 800484c:	4602      	mov	r2, r0
 800484e:	460b      	mov	r3, r1
 8004850:	4680      	mov	r8, r0
 8004852:	4689      	mov	r9, r1
 8004854:	4630      	mov	r0, r6
 8004856:	4639      	mov	r1, r7
 8004858:	f7fb fc7e 	bl	8000158 <__aeabi_dsub>
 800485c:	a378      	add	r3, pc, #480	@ (adr r3, 8004a40 <__ieee754_rem_pio2+0x2f8>)
 800485e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004862:	e7de      	b.n	8004822 <__ieee754_rem_pio2+0xda>
 8004864:	4b81      	ldr	r3, [pc, #516]	@ (8004a6c <__ieee754_rem_pio2+0x324>)
 8004866:	4598      	cmp	r8, r3
 8004868:	f200 80cf 	bhi.w	8004a0a <__ieee754_rem_pio2+0x2c2>
 800486c:	f000 f962 	bl	8004b34 <fabs>
 8004870:	a375      	add	r3, pc, #468	@ (adr r3, 8004a48 <__ieee754_rem_pio2+0x300>)
 8004872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004876:	4606      	mov	r6, r0
 8004878:	460f      	mov	r7, r1
 800487a:	f7fb fe25 	bl	80004c8 <__aeabi_dmul>
 800487e:	2200      	movs	r2, #0
 8004880:	4b7b      	ldr	r3, [pc, #492]	@ (8004a70 <__ieee754_rem_pio2+0x328>)
 8004882:	f7fb fc6b 	bl	800015c <__adddf3>
 8004886:	f7fc f8b9 	bl	80009fc <__aeabi_d2iz>
 800488a:	4605      	mov	r5, r0
 800488c:	f7fb fdb2 	bl	80003f4 <__aeabi_i2d>
 8004890:	4602      	mov	r2, r0
 8004892:	460b      	mov	r3, r1
 8004894:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004898:	a363      	add	r3, pc, #396	@ (adr r3, 8004a28 <__ieee754_rem_pio2+0x2e0>)
 800489a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800489e:	f7fb fe13 	bl	80004c8 <__aeabi_dmul>
 80048a2:	4602      	mov	r2, r0
 80048a4:	460b      	mov	r3, r1
 80048a6:	4630      	mov	r0, r6
 80048a8:	4639      	mov	r1, r7
 80048aa:	f7fb fc55 	bl	8000158 <__aeabi_dsub>
 80048ae:	a360      	add	r3, pc, #384	@ (adr r3, 8004a30 <__ieee754_rem_pio2+0x2e8>)
 80048b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b4:	4682      	mov	sl, r0
 80048b6:	468b      	mov	fp, r1
 80048b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048bc:	f7fb fe04 	bl	80004c8 <__aeabi_dmul>
 80048c0:	2d1f      	cmp	r5, #31
 80048c2:	4606      	mov	r6, r0
 80048c4:	460f      	mov	r7, r1
 80048c6:	dc0c      	bgt.n	80048e2 <__ieee754_rem_pio2+0x19a>
 80048c8:	4b6a      	ldr	r3, [pc, #424]	@ (8004a74 <__ieee754_rem_pio2+0x32c>)
 80048ca:	1e6a      	subs	r2, r5, #1
 80048cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048d0:	4543      	cmp	r3, r8
 80048d2:	d006      	beq.n	80048e2 <__ieee754_rem_pio2+0x19a>
 80048d4:	4632      	mov	r2, r6
 80048d6:	463b      	mov	r3, r7
 80048d8:	4650      	mov	r0, sl
 80048da:	4659      	mov	r1, fp
 80048dc:	f7fb fc3c 	bl	8000158 <__aeabi_dsub>
 80048e0:	e00e      	b.n	8004900 <__ieee754_rem_pio2+0x1b8>
 80048e2:	463b      	mov	r3, r7
 80048e4:	4632      	mov	r2, r6
 80048e6:	4650      	mov	r0, sl
 80048e8:	4659      	mov	r1, fp
 80048ea:	f7fb fc35 	bl	8000158 <__aeabi_dsub>
 80048ee:	ea4f 5328 	mov.w	r3, r8, asr #20
 80048f2:	9305      	str	r3, [sp, #20]
 80048f4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80048f8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80048fc:	2b10      	cmp	r3, #16
 80048fe:	dc02      	bgt.n	8004906 <__ieee754_rem_pio2+0x1be>
 8004900:	e9c4 0100 	strd	r0, r1, [r4]
 8004904:	e039      	b.n	800497a <__ieee754_rem_pio2+0x232>
 8004906:	a34c      	add	r3, pc, #304	@ (adr r3, 8004a38 <__ieee754_rem_pio2+0x2f0>)
 8004908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800490c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004910:	f7fb fdda 	bl	80004c8 <__aeabi_dmul>
 8004914:	4606      	mov	r6, r0
 8004916:	460f      	mov	r7, r1
 8004918:	4602      	mov	r2, r0
 800491a:	460b      	mov	r3, r1
 800491c:	4650      	mov	r0, sl
 800491e:	4659      	mov	r1, fp
 8004920:	f7fb fc1a 	bl	8000158 <__aeabi_dsub>
 8004924:	4602      	mov	r2, r0
 8004926:	460b      	mov	r3, r1
 8004928:	4680      	mov	r8, r0
 800492a:	4689      	mov	r9, r1
 800492c:	4650      	mov	r0, sl
 800492e:	4659      	mov	r1, fp
 8004930:	f7fb fc12 	bl	8000158 <__aeabi_dsub>
 8004934:	4632      	mov	r2, r6
 8004936:	463b      	mov	r3, r7
 8004938:	f7fb fc0e 	bl	8000158 <__aeabi_dsub>
 800493c:	a340      	add	r3, pc, #256	@ (adr r3, 8004a40 <__ieee754_rem_pio2+0x2f8>)
 800493e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004942:	4606      	mov	r6, r0
 8004944:	460f      	mov	r7, r1
 8004946:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800494a:	f7fb fdbd 	bl	80004c8 <__aeabi_dmul>
 800494e:	4632      	mov	r2, r6
 8004950:	463b      	mov	r3, r7
 8004952:	f7fb fc01 	bl	8000158 <__aeabi_dsub>
 8004956:	4602      	mov	r2, r0
 8004958:	460b      	mov	r3, r1
 800495a:	4606      	mov	r6, r0
 800495c:	460f      	mov	r7, r1
 800495e:	4640      	mov	r0, r8
 8004960:	4649      	mov	r1, r9
 8004962:	f7fb fbf9 	bl	8000158 <__aeabi_dsub>
 8004966:	9a05      	ldr	r2, [sp, #20]
 8004968:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	2b31      	cmp	r3, #49	@ 0x31
 8004970:	dc20      	bgt.n	80049b4 <__ieee754_rem_pio2+0x26c>
 8004972:	46c2      	mov	sl, r8
 8004974:	46cb      	mov	fp, r9
 8004976:	e9c4 0100 	strd	r0, r1, [r4]
 800497a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800497e:	4650      	mov	r0, sl
 8004980:	4642      	mov	r2, r8
 8004982:	464b      	mov	r3, r9
 8004984:	4659      	mov	r1, fp
 8004986:	f7fb fbe7 	bl	8000158 <__aeabi_dsub>
 800498a:	463b      	mov	r3, r7
 800498c:	4632      	mov	r2, r6
 800498e:	f7fb fbe3 	bl	8000158 <__aeabi_dsub>
 8004992:	9b04      	ldr	r3, [sp, #16]
 8004994:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004998:	2b00      	cmp	r3, #0
 800499a:	f6bf af10 	bge.w	80047be <__ieee754_rem_pio2+0x76>
 800499e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80049a2:	6063      	str	r3, [r4, #4]
 80049a4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80049a8:	f8c4 8000 	str.w	r8, [r4]
 80049ac:	60a0      	str	r0, [r4, #8]
 80049ae:	60e3      	str	r3, [r4, #12]
 80049b0:	426d      	negs	r5, r5
 80049b2:	e704      	b.n	80047be <__ieee754_rem_pio2+0x76>
 80049b4:	a326      	add	r3, pc, #152	@ (adr r3, 8004a50 <__ieee754_rem_pio2+0x308>)
 80049b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80049be:	f7fb fd83 	bl	80004c8 <__aeabi_dmul>
 80049c2:	4606      	mov	r6, r0
 80049c4:	460f      	mov	r7, r1
 80049c6:	4602      	mov	r2, r0
 80049c8:	460b      	mov	r3, r1
 80049ca:	4640      	mov	r0, r8
 80049cc:	4649      	mov	r1, r9
 80049ce:	f7fb fbc3 	bl	8000158 <__aeabi_dsub>
 80049d2:	4602      	mov	r2, r0
 80049d4:	460b      	mov	r3, r1
 80049d6:	4682      	mov	sl, r0
 80049d8:	468b      	mov	fp, r1
 80049da:	4640      	mov	r0, r8
 80049dc:	4649      	mov	r1, r9
 80049de:	f7fb fbbb 	bl	8000158 <__aeabi_dsub>
 80049e2:	4632      	mov	r2, r6
 80049e4:	463b      	mov	r3, r7
 80049e6:	f7fb fbb7 	bl	8000158 <__aeabi_dsub>
 80049ea:	a31b      	add	r3, pc, #108	@ (adr r3, 8004a58 <__ieee754_rem_pio2+0x310>)
 80049ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f0:	4606      	mov	r6, r0
 80049f2:	460f      	mov	r7, r1
 80049f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80049f8:	f7fb fd66 	bl	80004c8 <__aeabi_dmul>
 80049fc:	4632      	mov	r2, r6
 80049fe:	463b      	mov	r3, r7
 8004a00:	f7fb fbaa 	bl	8000158 <__aeabi_dsub>
 8004a04:	4606      	mov	r6, r0
 8004a06:	460f      	mov	r7, r1
 8004a08:	e764      	b.n	80048d4 <__ieee754_rem_pio2+0x18c>
 8004a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8004a78 <__ieee754_rem_pio2+0x330>)
 8004a0c:	4598      	cmp	r8, r3
 8004a0e:	d935      	bls.n	8004a7c <__ieee754_rem_pio2+0x334>
 8004a10:	4602      	mov	r2, r0
 8004a12:	460b      	mov	r3, r1
 8004a14:	f7fb fba0 	bl	8000158 <__aeabi_dsub>
 8004a18:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004a1c:	e9c4 0100 	strd	r0, r1, [r4]
 8004a20:	e6a4      	b.n	800476c <__ieee754_rem_pio2+0x24>
 8004a22:	bf00      	nop
 8004a24:	f3af 8000 	nop.w
 8004a28:	54400000 	.word	0x54400000
 8004a2c:	3ff921fb 	.word	0x3ff921fb
 8004a30:	1a626331 	.word	0x1a626331
 8004a34:	3dd0b461 	.word	0x3dd0b461
 8004a38:	1a600000 	.word	0x1a600000
 8004a3c:	3dd0b461 	.word	0x3dd0b461
 8004a40:	2e037073 	.word	0x2e037073
 8004a44:	3ba3198a 	.word	0x3ba3198a
 8004a48:	6dc9c883 	.word	0x6dc9c883
 8004a4c:	3fe45f30 	.word	0x3fe45f30
 8004a50:	2e000000 	.word	0x2e000000
 8004a54:	3ba3198a 	.word	0x3ba3198a
 8004a58:	252049c1 	.word	0x252049c1
 8004a5c:	397b839a 	.word	0x397b839a
 8004a60:	3fe921fb 	.word	0x3fe921fb
 8004a64:	4002d97b 	.word	0x4002d97b
 8004a68:	3ff921fb 	.word	0x3ff921fb
 8004a6c:	413921fb 	.word	0x413921fb
 8004a70:	3fe00000 	.word	0x3fe00000
 8004a74:	0800540c 	.word	0x0800540c
 8004a78:	7fefffff 	.word	0x7fefffff
 8004a7c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8004a80:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8004a84:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8004a88:	460f      	mov	r7, r1
 8004a8a:	f7fb ffb7 	bl	80009fc <__aeabi_d2iz>
 8004a8e:	f7fb fcb1 	bl	80003f4 <__aeabi_i2d>
 8004a92:	4602      	mov	r2, r0
 8004a94:	460b      	mov	r3, r1
 8004a96:	4630      	mov	r0, r6
 8004a98:	4639      	mov	r1, r7
 8004a9a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004a9e:	f7fb fb5b 	bl	8000158 <__aeabi_dsub>
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	4b21      	ldr	r3, [pc, #132]	@ (8004b2c <__ieee754_rem_pio2+0x3e4>)
 8004aa6:	f7fb fd0f 	bl	80004c8 <__aeabi_dmul>
 8004aaa:	460f      	mov	r7, r1
 8004aac:	4606      	mov	r6, r0
 8004aae:	f7fb ffa5 	bl	80009fc <__aeabi_d2iz>
 8004ab2:	f7fb fc9f 	bl	80003f4 <__aeabi_i2d>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	460b      	mov	r3, r1
 8004aba:	4630      	mov	r0, r6
 8004abc:	4639      	mov	r1, r7
 8004abe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004ac2:	f7fb fb49 	bl	8000158 <__aeabi_dsub>
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	4b18      	ldr	r3, [pc, #96]	@ (8004b2c <__ieee754_rem_pio2+0x3e4>)
 8004aca:	f7fb fcfd 	bl	80004c8 <__aeabi_dmul>
 8004ace:	f04f 0803 	mov.w	r8, #3
 8004ad2:	2600      	movs	r6, #0
 8004ad4:	2700      	movs	r7, #0
 8004ad6:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8004ada:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8004ade:	4632      	mov	r2, r6
 8004ae0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8004ae4:	463b      	mov	r3, r7
 8004ae6:	46c2      	mov	sl, r8
 8004ae8:	f108 38ff 	add.w	r8, r8, #4294967295
 8004aec:	f7fb ff54 	bl	8000998 <__aeabi_dcmpeq>
 8004af0:	2800      	cmp	r0, #0
 8004af2:	d1f4      	bne.n	8004ade <__ieee754_rem_pio2+0x396>
 8004af4:	4b0e      	ldr	r3, [pc, #56]	@ (8004b30 <__ieee754_rem_pio2+0x3e8>)
 8004af6:	462a      	mov	r2, r5
 8004af8:	9301      	str	r3, [sp, #4]
 8004afa:	2302      	movs	r3, #2
 8004afc:	4621      	mov	r1, r4
 8004afe:	9300      	str	r3, [sp, #0]
 8004b00:	a806      	add	r0, sp, #24
 8004b02:	4653      	mov	r3, sl
 8004b04:	f000 f81a 	bl	8004b3c <__kernel_rem_pio2>
 8004b08:	9b04      	ldr	r3, [sp, #16]
 8004b0a:	4605      	mov	r5, r0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	f6bf ae56 	bge.w	80047be <__ieee754_rem_pio2+0x76>
 8004b12:	e9d4 2100 	ldrd	r2, r1, [r4]
 8004b16:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004b1a:	e9c4 2300 	strd	r2, r3, [r4]
 8004b1e:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8004b22:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004b26:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8004b2a:	e741      	b.n	80049b0 <__ieee754_rem_pio2+0x268>
 8004b2c:	41700000 	.word	0x41700000
 8004b30:	0800548c 	.word	0x0800548c

08004b34 <fabs>:
 8004b34:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8004b38:	4619      	mov	r1, r3
 8004b3a:	4770      	bx	lr

08004b3c <__kernel_rem_pio2>:
 8004b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b40:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8004b44:	9308      	str	r3, [sp, #32]
 8004b46:	9104      	str	r1, [sp, #16]
 8004b48:	4bba      	ldr	r3, [pc, #744]	@ (8004e34 <__kernel_rem_pio2+0x2f8>)
 8004b4a:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 8004b4c:	f112 0f14 	cmn.w	r2, #20
 8004b50:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004b54:	bfa8      	it	ge
 8004b56:	1ed4      	subge	r4, r2, #3
 8004b58:	9302      	str	r3, [sp, #8]
 8004b5a:	9b08      	ldr	r3, [sp, #32]
 8004b5c:	bfb8      	it	lt
 8004b5e:	2400      	movlt	r4, #0
 8004b60:	f103 33ff 	add.w	r3, r3, #4294967295
 8004b64:	9306      	str	r3, [sp, #24]
 8004b66:	bfa4      	itt	ge
 8004b68:	2318      	movge	r3, #24
 8004b6a:	fb94 f4f3 	sdivge	r4, r4, r3
 8004b6e:	f06f 0317 	mvn.w	r3, #23
 8004b72:	fb04 3303 	mla	r3, r4, r3, r3
 8004b76:	eb03 0a02 	add.w	sl, r3, r2
 8004b7a:	9a06      	ldr	r2, [sp, #24]
 8004b7c:	9b02      	ldr	r3, [sp, #8]
 8004b7e:	1aa7      	subs	r7, r4, r2
 8004b80:	eb03 0802 	add.w	r8, r3, r2
 8004b84:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8004b86:	2500      	movs	r5, #0
 8004b88:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	2300      	movs	r3, #0
 8004b90:	9009      	str	r0, [sp, #36]	@ 0x24
 8004b92:	ae20      	add	r6, sp, #128	@ 0x80
 8004b94:	4545      	cmp	r5, r8
 8004b96:	dd13      	ble.n	8004bc0 <__kernel_rem_pio2+0x84>
 8004b98:	2700      	movs	r7, #0
 8004b9a:	9a08      	ldr	r2, [sp, #32]
 8004b9c:	ab20      	add	r3, sp, #128	@ 0x80
 8004b9e:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 8004ba2:	f50d 7be0 	add.w	fp, sp, #448	@ 0x1c0
 8004ba6:	9b02      	ldr	r3, [sp, #8]
 8004ba8:	429f      	cmp	r7, r3
 8004baa:	dc33      	bgt.n	8004c14 <__kernel_rem_pio2+0xd8>
 8004bac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f1a3 0908 	sub.w	r9, r3, #8
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	46a8      	mov	r8, r5
 8004bb8:	2600      	movs	r6, #0
 8004bba:	e9cd 2300 	strd	r2, r3, [sp]
 8004bbe:	e01f      	b.n	8004c00 <__kernel_rem_pio2+0xc4>
 8004bc0:	42ef      	cmn	r7, r5
 8004bc2:	d40b      	bmi.n	8004bdc <__kernel_rem_pio2+0xa0>
 8004bc4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004bc8:	e9cd 2300 	strd	r2, r3, [sp]
 8004bcc:	f7fb fc12 	bl	80003f4 <__aeabi_i2d>
 8004bd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004bd4:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004bd8:	3501      	adds	r5, #1
 8004bda:	e7db      	b.n	8004b94 <__kernel_rem_pio2+0x58>
 8004bdc:	4610      	mov	r0, r2
 8004bde:	4619      	mov	r1, r3
 8004be0:	e7f8      	b.n	8004bd4 <__kernel_rem_pio2+0x98>
 8004be2:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8004be6:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8004bea:	f7fb fc6d 	bl	80004c8 <__aeabi_dmul>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004bf6:	f7fb fab1 	bl	800015c <__adddf3>
 8004bfa:	e9cd 0100 	strd	r0, r1, [sp]
 8004bfe:	3601      	adds	r6, #1
 8004c00:	9b06      	ldr	r3, [sp, #24]
 8004c02:	429e      	cmp	r6, r3
 8004c04:	dded      	ble.n	8004be2 <__kernel_rem_pio2+0xa6>
 8004c06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c0a:	3701      	adds	r7, #1
 8004c0c:	e8eb 2302 	strd	r2, r3, [fp], #8
 8004c10:	3508      	adds	r5, #8
 8004c12:	e7c8      	b.n	8004ba6 <__kernel_rem_pio2+0x6a>
 8004c14:	9b02      	ldr	r3, [sp, #8]
 8004c16:	aa0c      	add	r2, sp, #48	@ 0x30
 8004c18:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004c1c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c1e:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8004c20:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004c24:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004c28:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c2a:	ab98      	add	r3, sp, #608	@ 0x260
 8004c2c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004c30:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 8004c34:	ab70      	add	r3, sp, #448	@ 0x1c0
 8004c36:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004c3a:	ae0c      	add	r6, sp, #48	@ 0x30
 8004c3c:	4699      	mov	r9, r3
 8004c3e:	46b0      	mov	r8, r6
 8004c40:	465f      	mov	r7, fp
 8004c42:	9307      	str	r3, [sp, #28]
 8004c44:	2f00      	cmp	r7, #0
 8004c46:	dc71      	bgt.n	8004d2c <__kernel_rem_pio2+0x1f0>
 8004c48:	4652      	mov	r2, sl
 8004c4a:	4620      	mov	r0, r4
 8004c4c:	4629      	mov	r1, r5
 8004c4e:	f000 fa97 	bl	8005180 <scalbn>
 8004c52:	2200      	movs	r2, #0
 8004c54:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8004c58:	4604      	mov	r4, r0
 8004c5a:	460d      	mov	r5, r1
 8004c5c:	f7fb fc34 	bl	80004c8 <__aeabi_dmul>
 8004c60:	f000 fb02 	bl	8005268 <floor>
 8004c64:	2200      	movs	r2, #0
 8004c66:	4b74      	ldr	r3, [pc, #464]	@ (8004e38 <__kernel_rem_pio2+0x2fc>)
 8004c68:	f7fb fc2e 	bl	80004c8 <__aeabi_dmul>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	460b      	mov	r3, r1
 8004c70:	4620      	mov	r0, r4
 8004c72:	4629      	mov	r1, r5
 8004c74:	f7fb fa70 	bl	8000158 <__aeabi_dsub>
 8004c78:	460d      	mov	r5, r1
 8004c7a:	4604      	mov	r4, r0
 8004c7c:	f7fb febe 	bl	80009fc <__aeabi_d2iz>
 8004c80:	9005      	str	r0, [sp, #20]
 8004c82:	f7fb fbb7 	bl	80003f4 <__aeabi_i2d>
 8004c86:	4602      	mov	r2, r0
 8004c88:	460b      	mov	r3, r1
 8004c8a:	4620      	mov	r0, r4
 8004c8c:	4629      	mov	r1, r5
 8004c8e:	f7fb fa63 	bl	8000158 <__aeabi_dsub>
 8004c92:	f1ba 0f00 	cmp.w	sl, #0
 8004c96:	4680      	mov	r8, r0
 8004c98:	4689      	mov	r9, r1
 8004c9a:	dd6d      	ble.n	8004d78 <__kernel_rem_pio2+0x23c>
 8004c9c:	f10b 31ff 	add.w	r1, fp, #4294967295
 8004ca0:	ab0c      	add	r3, sp, #48	@ 0x30
 8004ca2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004ca6:	9c05      	ldr	r4, [sp, #20]
 8004ca8:	f1ca 0018 	rsb	r0, sl, #24
 8004cac:	fa43 f200 	asr.w	r2, r3, r0
 8004cb0:	4414      	add	r4, r2
 8004cb2:	4082      	lsls	r2, r0
 8004cb4:	1a9b      	subs	r3, r3, r2
 8004cb6:	aa0c      	add	r2, sp, #48	@ 0x30
 8004cb8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8004cbc:	f1ca 0217 	rsb	r2, sl, #23
 8004cc0:	9405      	str	r4, [sp, #20]
 8004cc2:	4113      	asrs	r3, r2
 8004cc4:	9300      	str	r3, [sp, #0]
 8004cc6:	9b00      	ldr	r3, [sp, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	dd64      	ble.n	8004d96 <__kernel_rem_pio2+0x25a>
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8004cd2:	4614      	mov	r4, r2
 8004cd4:	9b05      	ldr	r3, [sp, #20]
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	9305      	str	r3, [sp, #20]
 8004cda:	4593      	cmp	fp, r2
 8004cdc:	f300 809d 	bgt.w	8004e1a <__kernel_rem_pio2+0x2de>
 8004ce0:	f1ba 0f00 	cmp.w	sl, #0
 8004ce4:	dd07      	ble.n	8004cf6 <__kernel_rem_pio2+0x1ba>
 8004ce6:	f1ba 0f01 	cmp.w	sl, #1
 8004cea:	f000 80b3 	beq.w	8004e54 <__kernel_rem_pio2+0x318>
 8004cee:	f1ba 0f02 	cmp.w	sl, #2
 8004cf2:	f000 80ba 	beq.w	8004e6a <__kernel_rem_pio2+0x32e>
 8004cf6:	9b00      	ldr	r3, [sp, #0]
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d14c      	bne.n	8004d96 <__kernel_rem_pio2+0x25a>
 8004cfc:	4642      	mov	r2, r8
 8004cfe:	464b      	mov	r3, r9
 8004d00:	2000      	movs	r0, #0
 8004d02:	494e      	ldr	r1, [pc, #312]	@ (8004e3c <__kernel_rem_pio2+0x300>)
 8004d04:	f7fb fa28 	bl	8000158 <__aeabi_dsub>
 8004d08:	4680      	mov	r8, r0
 8004d0a:	4689      	mov	r9, r1
 8004d0c:	2c00      	cmp	r4, #0
 8004d0e:	d042      	beq.n	8004d96 <__kernel_rem_pio2+0x25a>
 8004d10:	4652      	mov	r2, sl
 8004d12:	2000      	movs	r0, #0
 8004d14:	4949      	ldr	r1, [pc, #292]	@ (8004e3c <__kernel_rem_pio2+0x300>)
 8004d16:	f000 fa33 	bl	8005180 <scalbn>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	4640      	mov	r0, r8
 8004d20:	4649      	mov	r1, r9
 8004d22:	f7fb fa19 	bl	8000158 <__aeabi_dsub>
 8004d26:	4680      	mov	r8, r0
 8004d28:	4689      	mov	r9, r1
 8004d2a:	e034      	b.n	8004d96 <__kernel_rem_pio2+0x25a>
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	4b44      	ldr	r3, [pc, #272]	@ (8004e40 <__kernel_rem_pio2+0x304>)
 8004d30:	4620      	mov	r0, r4
 8004d32:	4629      	mov	r1, r5
 8004d34:	f7fb fbc8 	bl	80004c8 <__aeabi_dmul>
 8004d38:	f7fb fe60 	bl	80009fc <__aeabi_d2iz>
 8004d3c:	f7fb fb5a 	bl	80003f4 <__aeabi_i2d>
 8004d40:	4602      	mov	r2, r0
 8004d42:	460b      	mov	r3, r1
 8004d44:	e9cd 2300 	strd	r2, r3, [sp]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	4b3e      	ldr	r3, [pc, #248]	@ (8004e44 <__kernel_rem_pio2+0x308>)
 8004d4c:	f7fb fbbc 	bl	80004c8 <__aeabi_dmul>
 8004d50:	4602      	mov	r2, r0
 8004d52:	460b      	mov	r3, r1
 8004d54:	4620      	mov	r0, r4
 8004d56:	4629      	mov	r1, r5
 8004d58:	f7fb f9fe 	bl	8000158 <__aeabi_dsub>
 8004d5c:	f7fb fe4e 	bl	80009fc <__aeabi_d2iz>
 8004d60:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
 8004d64:	f848 0b04 	str.w	r0, [r8], #4
 8004d68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d6c:	f7fb f9f6 	bl	800015c <__adddf3>
 8004d70:	3f01      	subs	r7, #1
 8004d72:	4604      	mov	r4, r0
 8004d74:	460d      	mov	r5, r1
 8004d76:	e765      	b.n	8004c44 <__kernel_rem_pio2+0x108>
 8004d78:	d106      	bne.n	8004d88 <__kernel_rem_pio2+0x24c>
 8004d7a:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004d7e:	aa0c      	add	r2, sp, #48	@ 0x30
 8004d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d84:	15db      	asrs	r3, r3, #23
 8004d86:	e79d      	b.n	8004cc4 <__kernel_rem_pio2+0x188>
 8004d88:	2200      	movs	r2, #0
 8004d8a:	4b2f      	ldr	r3, [pc, #188]	@ (8004e48 <__kernel_rem_pio2+0x30c>)
 8004d8c:	f7fb fe22 	bl	80009d4 <__aeabi_dcmpge>
 8004d90:	2800      	cmp	r0, #0
 8004d92:	d13f      	bne.n	8004e14 <__kernel_rem_pio2+0x2d8>
 8004d94:	9000      	str	r0, [sp, #0]
 8004d96:	2200      	movs	r2, #0
 8004d98:	2300      	movs	r3, #0
 8004d9a:	4640      	mov	r0, r8
 8004d9c:	4649      	mov	r1, r9
 8004d9e:	f7fb fdfb 	bl	8000998 <__aeabi_dcmpeq>
 8004da2:	2800      	cmp	r0, #0
 8004da4:	f000 80b0 	beq.w	8004f08 <__kernel_rem_pio2+0x3cc>
 8004da8:	2200      	movs	r2, #0
 8004daa:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004dae:	9902      	ldr	r1, [sp, #8]
 8004db0:	428b      	cmp	r3, r1
 8004db2:	da62      	bge.n	8004e7a <__kernel_rem_pio2+0x33e>
 8004db4:	2a00      	cmp	r2, #0
 8004db6:	d077      	beq.n	8004ea8 <__kernel_rem_pio2+0x36c>
 8004db8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004dbc:	ab0c      	add	r3, sp, #48	@ 0x30
 8004dbe:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8004dc2:	f1aa 0a18 	sub.w	sl, sl, #24
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d0f6      	beq.n	8004db8 <__kernel_rem_pio2+0x27c>
 8004dca:	4652      	mov	r2, sl
 8004dcc:	2000      	movs	r0, #0
 8004dce:	491b      	ldr	r1, [pc, #108]	@ (8004e3c <__kernel_rem_pio2+0x300>)
 8004dd0:	f000 f9d6 	bl	8005180 <scalbn>
 8004dd4:	465d      	mov	r5, fp
 8004dd6:	4606      	mov	r6, r0
 8004dd8:	460f      	mov	r7, r1
 8004dda:	f04f 0900 	mov.w	r9, #0
 8004dde:	ab70      	add	r3, sp, #448	@ 0x1c0
 8004de0:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8004e40 <__kernel_rem_pio2+0x304>
 8004de4:	ea4f 04cb 	mov.w	r4, fp, lsl #3
 8004de8:	eb03 08cb 	add.w	r8, r3, fp, lsl #3
 8004dec:	2d00      	cmp	r5, #0
 8004dee:	f280 80c1 	bge.w	8004f74 <__kernel_rem_pio2+0x438>
 8004df2:	465d      	mov	r5, fp
 8004df4:	2d00      	cmp	r5, #0
 8004df6:	f2c0 80f1 	blt.w	8004fdc <__kernel_rem_pio2+0x4a0>
 8004dfa:	4b14      	ldr	r3, [pc, #80]	@ (8004e4c <__kernel_rem_pio2+0x310>)
 8004dfc:	f04f 0900 	mov.w	r9, #0
 8004e00:	9306      	str	r3, [sp, #24]
 8004e02:	ab70      	add	r3, sp, #448	@ 0x1c0
 8004e04:	f04f 0a00 	mov.w	sl, #0
 8004e08:	2700      	movs	r7, #0
 8004e0a:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
 8004e0e:	ebab 0605 	sub.w	r6, fp, r5
 8004e12:	e0d7      	b.n	8004fc4 <__kernel_rem_pio2+0x488>
 8004e14:	2302      	movs	r3, #2
 8004e16:	9300      	str	r3, [sp, #0]
 8004e18:	e758      	b.n	8004ccc <__kernel_rem_pio2+0x190>
 8004e1a:	f856 3b04 	ldr.w	r3, [r6], #4
 8004e1e:	b9bc      	cbnz	r4, 8004e50 <__kernel_rem_pio2+0x314>
 8004e20:	b123      	cbz	r3, 8004e2c <__kernel_rem_pio2+0x2f0>
 8004e22:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8004e26:	f846 3c04 	str.w	r3, [r6, #-4]
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	461c      	mov	r4, r3
 8004e2e:	3201      	adds	r2, #1
 8004e30:	e753      	b.n	8004cda <__kernel_rem_pio2+0x19e>
 8004e32:	bf00      	nop
 8004e34:	080055d8 	.word	0x080055d8
 8004e38:	40200000 	.word	0x40200000
 8004e3c:	3ff00000 	.word	0x3ff00000
 8004e40:	3e700000 	.word	0x3e700000
 8004e44:	41700000 	.word	0x41700000
 8004e48:	3fe00000 	.word	0x3fe00000
 8004e4c:	08005598 	.word	0x08005598
 8004e50:	1acb      	subs	r3, r1, r3
 8004e52:	e7e8      	b.n	8004e26 <__kernel_rem_pio2+0x2ea>
 8004e54:	f10b 32ff 	add.w	r2, fp, #4294967295
 8004e58:	ab0c      	add	r3, sp, #48	@ 0x30
 8004e5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e5e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004e62:	a90c      	add	r1, sp, #48	@ 0x30
 8004e64:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004e68:	e745      	b.n	8004cf6 <__kernel_rem_pio2+0x1ba>
 8004e6a:	f10b 32ff 	add.w	r2, fp, #4294967295
 8004e6e:	ab0c      	add	r3, sp, #48	@ 0x30
 8004e70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e74:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8004e78:	e7f3      	b.n	8004e62 <__kernel_rem_pio2+0x326>
 8004e7a:	a90c      	add	r1, sp, #48	@ 0x30
 8004e7c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004e80:	3b01      	subs	r3, #1
 8004e82:	430a      	orrs	r2, r1
 8004e84:	e793      	b.n	8004dae <__kernel_rem_pio2+0x272>
 8004e86:	3401      	adds	r4, #1
 8004e88:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8004e8c:	2a00      	cmp	r2, #0
 8004e8e:	d0fa      	beq.n	8004e86 <__kernel_rem_pio2+0x34a>
 8004e90:	9b08      	ldr	r3, [sp, #32]
 8004e92:	aa20      	add	r2, sp, #128	@ 0x80
 8004e94:	445b      	add	r3, fp
 8004e96:	f10b 0801 	add.w	r8, fp, #1
 8004e9a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8004e9e:	445c      	add	r4, fp
 8004ea0:	4544      	cmp	r4, r8
 8004ea2:	da04      	bge.n	8004eae <__kernel_rem_pio2+0x372>
 8004ea4:	46a3      	mov	fp, r4
 8004ea6:	e6c0      	b.n	8004c2a <__kernel_rem_pio2+0xee>
 8004ea8:	2401      	movs	r4, #1
 8004eaa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004eac:	e7ec      	b.n	8004e88 <__kernel_rem_pio2+0x34c>
 8004eae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004eb0:	46ab      	mov	fp, r5
 8004eb2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8004eb6:	f7fb fa9d 	bl	80003f4 <__aeabi_i2d>
 8004eba:	f04f 0900 	mov.w	r9, #0
 8004ebe:	2600      	movs	r6, #0
 8004ec0:	2700      	movs	r7, #0
 8004ec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ec4:	e9c5 0100 	strd	r0, r1, [r5]
 8004ec8:	3b08      	subs	r3, #8
 8004eca:	9300      	str	r3, [sp, #0]
 8004ecc:	9b06      	ldr	r3, [sp, #24]
 8004ece:	4599      	cmp	r9, r3
 8004ed0:	dd07      	ble.n	8004ee2 <__kernel_rem_pio2+0x3a6>
 8004ed2:	9b07      	ldr	r3, [sp, #28]
 8004ed4:	f108 0801 	add.w	r8, r8, #1
 8004ed8:	e9e3 6702 	strd	r6, r7, [r3, #8]!
 8004edc:	3508      	adds	r5, #8
 8004ede:	9307      	str	r3, [sp, #28]
 8004ee0:	e7de      	b.n	8004ea0 <__kernel_rem_pio2+0x364>
 8004ee2:	9900      	ldr	r1, [sp, #0]
 8004ee4:	f109 0901 	add.w	r9, r9, #1
 8004ee8:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8004eec:	9100      	str	r1, [sp, #0]
 8004eee:	e87b 0102 	ldrd	r0, r1, [fp], #-8
 8004ef2:	f7fb fae9 	bl	80004c8 <__aeabi_dmul>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	460b      	mov	r3, r1
 8004efa:	4630      	mov	r0, r6
 8004efc:	4639      	mov	r1, r7
 8004efe:	f7fb f92d 	bl	800015c <__adddf3>
 8004f02:	4606      	mov	r6, r0
 8004f04:	460f      	mov	r7, r1
 8004f06:	e7e1      	b.n	8004ecc <__kernel_rem_pio2+0x390>
 8004f08:	f1ca 0200 	rsb	r2, sl, #0
 8004f0c:	4640      	mov	r0, r8
 8004f0e:	4649      	mov	r1, r9
 8004f10:	f000 f936 	bl	8005180 <scalbn>
 8004f14:	2200      	movs	r2, #0
 8004f16:	4b97      	ldr	r3, [pc, #604]	@ (8005174 <__kernel_rem_pio2+0x638>)
 8004f18:	4604      	mov	r4, r0
 8004f1a:	460d      	mov	r5, r1
 8004f1c:	f7fb fd5a 	bl	80009d4 <__aeabi_dcmpge>
 8004f20:	b300      	cbz	r0, 8004f64 <__kernel_rem_pio2+0x428>
 8004f22:	2200      	movs	r2, #0
 8004f24:	4b94      	ldr	r3, [pc, #592]	@ (8005178 <__kernel_rem_pio2+0x63c>)
 8004f26:	4620      	mov	r0, r4
 8004f28:	4629      	mov	r1, r5
 8004f2a:	f7fb facd 	bl	80004c8 <__aeabi_dmul>
 8004f2e:	f7fb fd65 	bl	80009fc <__aeabi_d2iz>
 8004f32:	4606      	mov	r6, r0
 8004f34:	f7fb fa5e 	bl	80003f4 <__aeabi_i2d>
 8004f38:	2200      	movs	r2, #0
 8004f3a:	4b8e      	ldr	r3, [pc, #568]	@ (8005174 <__kernel_rem_pio2+0x638>)
 8004f3c:	f7fb fac4 	bl	80004c8 <__aeabi_dmul>
 8004f40:	460b      	mov	r3, r1
 8004f42:	4602      	mov	r2, r0
 8004f44:	4629      	mov	r1, r5
 8004f46:	4620      	mov	r0, r4
 8004f48:	f7fb f906 	bl	8000158 <__aeabi_dsub>
 8004f4c:	f7fb fd56 	bl	80009fc <__aeabi_d2iz>
 8004f50:	ab0c      	add	r3, sp, #48	@ 0x30
 8004f52:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 8004f56:	f10b 0b01 	add.w	fp, fp, #1
 8004f5a:	f10a 0a18 	add.w	sl, sl, #24
 8004f5e:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 8004f62:	e732      	b.n	8004dca <__kernel_rem_pio2+0x28e>
 8004f64:	4620      	mov	r0, r4
 8004f66:	4629      	mov	r1, r5
 8004f68:	f7fb fd48 	bl	80009fc <__aeabi_d2iz>
 8004f6c:	ab0c      	add	r3, sp, #48	@ 0x30
 8004f6e:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 8004f72:	e72a      	b.n	8004dca <__kernel_rem_pio2+0x28e>
 8004f74:	ab0c      	add	r3, sp, #48	@ 0x30
 8004f76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004f7a:	f7fb fa3b 	bl	80003f4 <__aeabi_i2d>
 8004f7e:	4632      	mov	r2, r6
 8004f80:	463b      	mov	r3, r7
 8004f82:	f7fb faa1 	bl	80004c8 <__aeabi_dmul>
 8004f86:	464a      	mov	r2, r9
 8004f88:	e868 0102 	strd	r0, r1, [r8], #-8
 8004f8c:	4653      	mov	r3, sl
 8004f8e:	4630      	mov	r0, r6
 8004f90:	4639      	mov	r1, r7
 8004f92:	f7fb fa99 	bl	80004c8 <__aeabi_dmul>
 8004f96:	3d01      	subs	r5, #1
 8004f98:	4606      	mov	r6, r0
 8004f9a:	460f      	mov	r7, r1
 8004f9c:	e726      	b.n	8004dec <__kernel_rem_pio2+0x2b0>
 8004f9e:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004fa2:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8004fa6:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 8004faa:	f8cd c018 	str.w	ip, [sp, #24]
 8004fae:	f7fb fa8b 	bl	80004c8 <__aeabi_dmul>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	4648      	mov	r0, r9
 8004fb8:	4651      	mov	r1, sl
 8004fba:	f7fb f8cf 	bl	800015c <__adddf3>
 8004fbe:	4681      	mov	r9, r0
 8004fc0:	468a      	mov	sl, r1
 8004fc2:	3701      	adds	r7, #1
 8004fc4:	9b02      	ldr	r3, [sp, #8]
 8004fc6:	429f      	cmp	r7, r3
 8004fc8:	dc01      	bgt.n	8004fce <__kernel_rem_pio2+0x492>
 8004fca:	42b7      	cmp	r7, r6
 8004fcc:	dde7      	ble.n	8004f9e <__kernel_rem_pio2+0x462>
 8004fce:	ab48      	add	r3, sp, #288	@ 0x120
 8004fd0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8004fd4:	e9c6 9a00 	strd	r9, sl, [r6]
 8004fd8:	3d01      	subs	r5, #1
 8004fda:	e70b      	b.n	8004df4 <__kernel_rem_pio2+0x2b8>
 8004fdc:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	dc09      	bgt.n	8004ff6 <__kernel_rem_pio2+0x4ba>
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	dc2c      	bgt.n	8005040 <__kernel_rem_pio2+0x504>
 8004fe6:	d04e      	beq.n	8005086 <__kernel_rem_pio2+0x54a>
 8004fe8:	9b05      	ldr	r3, [sp, #20]
 8004fea:	f003 0007 	and.w	r0, r3, #7
 8004fee:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8004ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ff6:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8004ff8:	2b03      	cmp	r3, #3
 8004ffa:	d1f5      	bne.n	8004fe8 <__kernel_rem_pio2+0x4ac>
 8004ffc:	ab48      	add	r3, sp, #288	@ 0x120
 8004ffe:	441c      	add	r4, r3
 8005000:	4625      	mov	r5, r4
 8005002:	46da      	mov	sl, fp
 8005004:	f1ba 0f00 	cmp.w	sl, #0
 8005008:	dc63      	bgt.n	80050d2 <__kernel_rem_pio2+0x596>
 800500a:	4625      	mov	r5, r4
 800500c:	46da      	mov	sl, fp
 800500e:	f1ba 0f01 	cmp.w	sl, #1
 8005012:	dc7b      	bgt.n	800510c <__kernel_rem_pio2+0x5d0>
 8005014:	2000      	movs	r0, #0
 8005016:	2100      	movs	r1, #0
 8005018:	f1bb 0f01 	cmp.w	fp, #1
 800501c:	f300 8093 	bgt.w	8005146 <__kernel_rem_pio2+0x60a>
 8005020:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8005024:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8005028:	9b00      	ldr	r3, [sp, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	f040 8092 	bne.w	8005154 <__kernel_rem_pio2+0x618>
 8005030:	9b04      	ldr	r3, [sp, #16]
 8005032:	e9c3 5600 	strd	r5, r6, [r3]
 8005036:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800503a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800503e:	e7d3      	b.n	8004fe8 <__kernel_rem_pio2+0x4ac>
 8005040:	465d      	mov	r5, fp
 8005042:	2000      	movs	r0, #0
 8005044:	2100      	movs	r1, #0
 8005046:	ab48      	add	r3, sp, #288	@ 0x120
 8005048:	441c      	add	r4, r3
 800504a:	2d00      	cmp	r5, #0
 800504c:	da32      	bge.n	80050b4 <__kernel_rem_pio2+0x578>
 800504e:	9b00      	ldr	r3, [sp, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d035      	beq.n	80050c0 <__kernel_rem_pio2+0x584>
 8005054:	4602      	mov	r2, r0
 8005056:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800505a:	9c04      	ldr	r4, [sp, #16]
 800505c:	2501      	movs	r5, #1
 800505e:	e9c4 2300 	strd	r2, r3, [r4]
 8005062:	4602      	mov	r2, r0
 8005064:	460b      	mov	r3, r1
 8005066:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800506a:	f7fb f875 	bl	8000158 <__aeabi_dsub>
 800506e:	ac48      	add	r4, sp, #288	@ 0x120
 8005070:	45ab      	cmp	fp, r5
 8005072:	da28      	bge.n	80050c6 <__kernel_rem_pio2+0x58a>
 8005074:	9b00      	ldr	r3, [sp, #0]
 8005076:	b113      	cbz	r3, 800507e <__kernel_rem_pio2+0x542>
 8005078:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800507c:	4619      	mov	r1, r3
 800507e:	9b04      	ldr	r3, [sp, #16]
 8005080:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005084:	e7b0      	b.n	8004fe8 <__kernel_rem_pio2+0x4ac>
 8005086:	2000      	movs	r0, #0
 8005088:	2100      	movs	r1, #0
 800508a:	ab48      	add	r3, sp, #288	@ 0x120
 800508c:	441c      	add	r4, r3
 800508e:	f1bb 0f00 	cmp.w	fp, #0
 8005092:	da08      	bge.n	80050a6 <__kernel_rem_pio2+0x56a>
 8005094:	9b00      	ldr	r3, [sp, #0]
 8005096:	b113      	cbz	r3, 800509e <__kernel_rem_pio2+0x562>
 8005098:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800509c:	4619      	mov	r1, r3
 800509e:	9b04      	ldr	r3, [sp, #16]
 80050a0:	e9c3 0100 	strd	r0, r1, [r3]
 80050a4:	e7a0      	b.n	8004fe8 <__kernel_rem_pio2+0x4ac>
 80050a6:	e874 2302 	ldrd	r2, r3, [r4], #-8
 80050aa:	f7fb f857 	bl	800015c <__adddf3>
 80050ae:	f10b 3bff 	add.w	fp, fp, #4294967295
 80050b2:	e7ec      	b.n	800508e <__kernel_rem_pio2+0x552>
 80050b4:	e874 2302 	ldrd	r2, r3, [r4], #-8
 80050b8:	f7fb f850 	bl	800015c <__adddf3>
 80050bc:	3d01      	subs	r5, #1
 80050be:	e7c4      	b.n	800504a <__kernel_rem_pio2+0x50e>
 80050c0:	4602      	mov	r2, r0
 80050c2:	460b      	mov	r3, r1
 80050c4:	e7c9      	b.n	800505a <__kernel_rem_pio2+0x51e>
 80050c6:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
 80050ca:	f7fb f847 	bl	800015c <__adddf3>
 80050ce:	3501      	adds	r5, #1
 80050d0:	e7ce      	b.n	8005070 <__kernel_rem_pio2+0x534>
 80050d2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80050d6:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 80050da:	4640      	mov	r0, r8
 80050dc:	4649      	mov	r1, r9
 80050de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050e2:	f7fb f83b 	bl	800015c <__adddf3>
 80050e6:	4602      	mov	r2, r0
 80050e8:	460b      	mov	r3, r1
 80050ea:	4606      	mov	r6, r0
 80050ec:	460f      	mov	r7, r1
 80050ee:	4640      	mov	r0, r8
 80050f0:	4649      	mov	r1, r9
 80050f2:	f7fb f831 	bl	8000158 <__aeabi_dsub>
 80050f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80050fa:	f7fb f82f 	bl	800015c <__adddf3>
 80050fe:	e865 0102 	strd	r0, r1, [r5], #-8
 8005102:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005106:	e9c5 6700 	strd	r6, r7, [r5]
 800510a:	e77b      	b.n	8005004 <__kernel_rem_pio2+0x4c8>
 800510c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005110:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8005114:	4640      	mov	r0, r8
 8005116:	4649      	mov	r1, r9
 8005118:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800511c:	f7fb f81e 	bl	800015c <__adddf3>
 8005120:	4602      	mov	r2, r0
 8005122:	460b      	mov	r3, r1
 8005124:	4606      	mov	r6, r0
 8005126:	460f      	mov	r7, r1
 8005128:	4640      	mov	r0, r8
 800512a:	4649      	mov	r1, r9
 800512c:	f7fb f814 	bl	8000158 <__aeabi_dsub>
 8005130:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005134:	f7fb f812 	bl	800015c <__adddf3>
 8005138:	e865 0102 	strd	r0, r1, [r5], #-8
 800513c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005140:	e9c5 6700 	strd	r6, r7, [r5]
 8005144:	e763      	b.n	800500e <__kernel_rem_pio2+0x4d2>
 8005146:	e874 2302 	ldrd	r2, r3, [r4], #-8
 800514a:	f7fb f807 	bl	800015c <__adddf3>
 800514e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005152:	e761      	b.n	8005018 <__kernel_rem_pio2+0x4dc>
 8005154:	9b04      	ldr	r3, [sp, #16]
 8005156:	9a04      	ldr	r2, [sp, #16]
 8005158:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800515c:	601d      	str	r5, [r3, #0]
 800515e:	605c      	str	r4, [r3, #4]
 8005160:	609f      	str	r7, [r3, #8]
 8005162:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8005166:	60d3      	str	r3, [r2, #12]
 8005168:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800516c:	6110      	str	r0, [r2, #16]
 800516e:	6153      	str	r3, [r2, #20]
 8005170:	e73a      	b.n	8004fe8 <__kernel_rem_pio2+0x4ac>
 8005172:	bf00      	nop
 8005174:	41700000 	.word	0x41700000
 8005178:	3e700000 	.word	0x3e700000
 800517c:	00000000 	.word	0x00000000

08005180 <scalbn>:
 8005180:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8005184:	4616      	mov	r6, r2
 8005186:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800518a:	4683      	mov	fp, r0
 800518c:	468c      	mov	ip, r1
 800518e:	460b      	mov	r3, r1
 8005190:	b982      	cbnz	r2, 80051b4 <scalbn+0x34>
 8005192:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8005196:	4303      	orrs	r3, r0
 8005198:	d035      	beq.n	8005206 <scalbn+0x86>
 800519a:	4b2d      	ldr	r3, [pc, #180]	@ (8005250 <scalbn+0xd0>)
 800519c:	2200      	movs	r2, #0
 800519e:	f7fb f993 	bl	80004c8 <__aeabi_dmul>
 80051a2:	4b2c      	ldr	r3, [pc, #176]	@ (8005254 <scalbn+0xd4>)
 80051a4:	4683      	mov	fp, r0
 80051a6:	429e      	cmp	r6, r3
 80051a8:	468c      	mov	ip, r1
 80051aa:	da0d      	bge.n	80051c8 <scalbn+0x48>
 80051ac:	a324      	add	r3, pc, #144	@ (adr r3, 8005240 <scalbn+0xc0>)
 80051ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b2:	e019      	b.n	80051e8 <scalbn+0x68>
 80051b4:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 80051b8:	42ba      	cmp	r2, r7
 80051ba:	d109      	bne.n	80051d0 <scalbn+0x50>
 80051bc:	4602      	mov	r2, r0
 80051be:	f7fa ffcd 	bl	800015c <__adddf3>
 80051c2:	4683      	mov	fp, r0
 80051c4:	468c      	mov	ip, r1
 80051c6:	e01e      	b.n	8005206 <scalbn+0x86>
 80051c8:	460b      	mov	r3, r1
 80051ca:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80051ce:	3a36      	subs	r2, #54	@ 0x36
 80051d0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80051d4:	428e      	cmp	r6, r1
 80051d6:	dd0a      	ble.n	80051ee <scalbn+0x6e>
 80051d8:	a31b      	add	r3, pc, #108	@ (adr r3, 8005248 <scalbn+0xc8>)
 80051da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051de:	4665      	mov	r5, ip
 80051e0:	f363 051e 	bfi	r5, r3, #0, #31
 80051e4:	4629      	mov	r1, r5
 80051e6:	481c      	ldr	r0, [pc, #112]	@ (8005258 <scalbn+0xd8>)
 80051e8:	f7fb f96e 	bl	80004c8 <__aeabi_dmul>
 80051ec:	e7e9      	b.n	80051c2 <scalbn+0x42>
 80051ee:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80051f2:	4432      	add	r2, r6
 80051f4:	428a      	cmp	r2, r1
 80051f6:	dcef      	bgt.n	80051d8 <scalbn+0x58>
 80051f8:	2a00      	cmp	r2, #0
 80051fa:	dd08      	ble.n	800520e <scalbn+0x8e>
 80051fc:	f36f 531e 	bfc	r3, #20, #11
 8005200:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005204:	46ac      	mov	ip, r5
 8005206:	4658      	mov	r0, fp
 8005208:	4661      	mov	r1, ip
 800520a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800520e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8005212:	da09      	bge.n	8005228 <scalbn+0xa8>
 8005214:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8005218:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800521c:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8005220:	480e      	ldr	r0, [pc, #56]	@ (800525c <scalbn+0xdc>)
 8005222:	f041 011f 	orr.w	r1, r1, #31
 8005226:	e7c1      	b.n	80051ac <scalbn+0x2c>
 8005228:	3236      	adds	r2, #54	@ 0x36
 800522a:	f36f 531e 	bfc	r3, #20, #11
 800522e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005232:	4658      	mov	r0, fp
 8005234:	4629      	mov	r1, r5
 8005236:	2200      	movs	r2, #0
 8005238:	4b09      	ldr	r3, [pc, #36]	@ (8005260 <scalbn+0xe0>)
 800523a:	e7d5      	b.n	80051e8 <scalbn+0x68>
 800523c:	f3af 8000 	nop.w
 8005240:	c2f8f359 	.word	0xc2f8f359
 8005244:	01a56e1f 	.word	0x01a56e1f
 8005248:	8800759c 	.word	0x8800759c
 800524c:	7e37e43c 	.word	0x7e37e43c
 8005250:	43500000 	.word	0x43500000
 8005254:	ffff3cb0 	.word	0xffff3cb0
 8005258:	8800759c 	.word	0x8800759c
 800525c:	c2f8f359 	.word	0xc2f8f359
 8005260:	3c900000 	.word	0x3c900000
 8005264:	00000000 	.word	0x00000000

08005268 <floor>:
 8005268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800526c:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005270:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 8005274:	2e13      	cmp	r6, #19
 8005276:	4602      	mov	r2, r0
 8005278:	460b      	mov	r3, r1
 800527a:	460c      	mov	r4, r1
 800527c:	4605      	mov	r5, r0
 800527e:	4680      	mov	r8, r0
 8005280:	dc35      	bgt.n	80052ee <floor+0x86>
 8005282:	2e00      	cmp	r6, #0
 8005284:	da17      	bge.n	80052b6 <floor+0x4e>
 8005286:	a334      	add	r3, pc, #208	@ (adr r3, 8005358 <floor+0xf0>)
 8005288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528c:	f7fa ff66 	bl	800015c <__adddf3>
 8005290:	2200      	movs	r2, #0
 8005292:	2300      	movs	r3, #0
 8005294:	f7fb fba8 	bl	80009e8 <__aeabi_dcmpgt>
 8005298:	b150      	cbz	r0, 80052b0 <floor+0x48>
 800529a:	2c00      	cmp	r4, #0
 800529c:	da57      	bge.n	800534e <floor+0xe6>
 800529e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80052a2:	432c      	orrs	r4, r5
 80052a4:	2500      	movs	r5, #0
 80052a6:	42ac      	cmp	r4, r5
 80052a8:	4c2d      	ldr	r4, [pc, #180]	@ (8005360 <floor+0xf8>)
 80052aa:	bf08      	it	eq
 80052ac:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80052b0:	4623      	mov	r3, r4
 80052b2:	462a      	mov	r2, r5
 80052b4:	e024      	b.n	8005300 <floor+0x98>
 80052b6:	4f2b      	ldr	r7, [pc, #172]	@ (8005364 <floor+0xfc>)
 80052b8:	4137      	asrs	r7, r6
 80052ba:	ea01 0c07 	and.w	ip, r1, r7
 80052be:	ea5c 0c00 	orrs.w	ip, ip, r0
 80052c2:	d01d      	beq.n	8005300 <floor+0x98>
 80052c4:	a324      	add	r3, pc, #144	@ (adr r3, 8005358 <floor+0xf0>)
 80052c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ca:	f7fa ff47 	bl	800015c <__adddf3>
 80052ce:	2200      	movs	r2, #0
 80052d0:	2300      	movs	r3, #0
 80052d2:	f7fb fb89 	bl	80009e8 <__aeabi_dcmpgt>
 80052d6:	2800      	cmp	r0, #0
 80052d8:	d0ea      	beq.n	80052b0 <floor+0x48>
 80052da:	2c00      	cmp	r4, #0
 80052dc:	bfbe      	ittt	lt
 80052de:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80052e2:	4133      	asrlt	r3, r6
 80052e4:	18e4      	addlt	r4, r4, r3
 80052e6:	2500      	movs	r5, #0
 80052e8:	ea24 0407 	bic.w	r4, r4, r7
 80052ec:	e7e0      	b.n	80052b0 <floor+0x48>
 80052ee:	2e33      	cmp	r6, #51	@ 0x33
 80052f0:	dd0a      	ble.n	8005308 <floor+0xa0>
 80052f2:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80052f6:	d103      	bne.n	8005300 <floor+0x98>
 80052f8:	f7fa ff30 	bl	800015c <__adddf3>
 80052fc:	4602      	mov	r2, r0
 80052fe:	460b      	mov	r3, r1
 8005300:	4610      	mov	r0, r2
 8005302:	4619      	mov	r1, r3
 8005304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005308:	f04f 3cff 	mov.w	ip, #4294967295
 800530c:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8005310:	fa2c f707 	lsr.w	r7, ip, r7
 8005314:	4207      	tst	r7, r0
 8005316:	d0f3      	beq.n	8005300 <floor+0x98>
 8005318:	a30f      	add	r3, pc, #60	@ (adr r3, 8005358 <floor+0xf0>)
 800531a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531e:	f7fa ff1d 	bl	800015c <__adddf3>
 8005322:	2200      	movs	r2, #0
 8005324:	2300      	movs	r3, #0
 8005326:	f7fb fb5f 	bl	80009e8 <__aeabi_dcmpgt>
 800532a:	2800      	cmp	r0, #0
 800532c:	d0c0      	beq.n	80052b0 <floor+0x48>
 800532e:	2c00      	cmp	r4, #0
 8005330:	da0a      	bge.n	8005348 <floor+0xe0>
 8005332:	2e14      	cmp	r6, #20
 8005334:	d101      	bne.n	800533a <floor+0xd2>
 8005336:	3401      	adds	r4, #1
 8005338:	e006      	b.n	8005348 <floor+0xe0>
 800533a:	2301      	movs	r3, #1
 800533c:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8005340:	40b3      	lsls	r3, r6
 8005342:	441d      	add	r5, r3
 8005344:	4545      	cmp	r5, r8
 8005346:	d3f6      	bcc.n	8005336 <floor+0xce>
 8005348:	ea25 0507 	bic.w	r5, r5, r7
 800534c:	e7b0      	b.n	80052b0 <floor+0x48>
 800534e:	2500      	movs	r5, #0
 8005350:	462c      	mov	r4, r5
 8005352:	e7ad      	b.n	80052b0 <floor+0x48>
 8005354:	f3af 8000 	nop.w
 8005358:	8800759c 	.word	0x8800759c
 800535c:	7e37e43c 	.word	0x7e37e43c
 8005360:	bff00000 	.word	0xbff00000
 8005364:	000fffff 	.word	0x000fffff

08005368 <_init>:
 8005368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800536a:	bf00      	nop
 800536c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800536e:	bc08      	pop	{r3}
 8005370:	469e      	mov	lr, r3
 8005372:	4770      	bx	lr

08005374 <_fini>:
 8005374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005376:	bf00      	nop
 8005378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800537a:	bc08      	pop	{r3}
 800537c:	469e      	mov	lr, r3
 800537e:	4770      	bx	lr
