#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Mar 18 11:48:24 2016
# Process ID: 5464
# Current directory: C:/532/laser_detect_ip_v1.4/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2984 C:\532\laser_detect_ip_v1.4\ip_repo\edit_color_mk2_v1_0.xpr
# Log file: C:/532/laser_detect_ip_v1.4/ip_repo/vivado.log
# Journal file: C:/532/laser_detect_ip_v1.4/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.xpr
INFO: [Project 1-313] Project file moved from 'D:/532/laser_detect_ip/ip_repo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 782.723 ; gain = 210.883
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'color_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
"xvlog -m64 --relax -prj color_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0_M00_AXIS
INFO: [VRFC 10-2458] undeclared symbol M_AXIS_TSTRB, assumed default net type wire [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:101]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:21]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0_S00_AXIS
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:22]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:23]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:26]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:27]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:29]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:30]
WARNING: [VRFC 10-756] identifier write_state is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:176]
WARNING: [VRFC 10-756] identifier write_state is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:181]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_tb
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:45]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:46]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:47]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:48]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:49]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:50]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:52]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:53]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:54]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:55]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:56]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:57]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 9357baab4db8408e839840bf41a978a5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot color_tb_behav xil_defaultlib.color_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port x_center [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:92]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port y_center [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.color_mk2_v1_0_S00_AXIS(NUMBER_O...
Compiling module xil_defaultlib.color_mk2_v1_0_M00_AXIS(NUMBER_O...
Compiling module xil_defaultlib.color_mk2_v1_0(X_LENGTH=10,Y_LEN...
Compiling module xil_defaultlib.color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot color_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav/xsim.dir/color_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 18 12:12:18 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 795.902 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "color_tb_behav -key {Behavioral:sim_1:Functional:color_tb} -tclbatch {color_tb.tcl} -view {C:/532/laser_detect_ip_v1.4/ip_repo/color_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config C:/532/laser_detect_ip_v1.4/ip_repo/color_tb_behav.wcfg
source color_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 806.980 ; gain = 11.078
INFO: [USF-XSim-96] XSim completed. Design snapshot 'color_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 806.980 ; gain = 11.078
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'color_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
"xvlog -m64 --relax -prj color_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0_M00_AXIS
INFO: [VRFC 10-2458] undeclared symbol M_AXIS_TSTRB, assumed default net type wire [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:101]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:21]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0_S00_AXIS
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:22]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:23]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:26]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:27]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:29]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:30]
WARNING: [VRFC 10-756] identifier write_state is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:176]
WARNING: [VRFC 10-756] identifier write_state is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:181]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_tb
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:45]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:46]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:47]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:48]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:49]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:50]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:52]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:53]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:54]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:55]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:56]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:57]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 9357baab4db8408e839840bf41a978a5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot color_tb_behav xil_defaultlib.color_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port x_center [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:92]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 2 for port y_center [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:93]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port y_loc [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.color_mk2_v1_0_S00_AXIS(NUMBER_O...
Compiling module xil_defaultlib.color_mk2_v1_0_M00_AXIS(NUMBER_O...
Compiling module xil_defaultlib.color_mk2_v1_0(X_LENGTH=13,Y_LEN...
Compiling module xil_defaultlib.color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot color_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav/xsim.dir/color_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 18 12:25:03 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 836.969 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "color_tb_behav -key {Behavioral:sim_1:Functional:color_tb} -tclbatch {color_tb.tcl} -view {C:/532/laser_detect_ip_v1.4/ip_repo/color_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 836.969 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'color_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
"xvlog -m64 --relax -prj color_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0_M00_AXIS
INFO: [VRFC 10-2458] undeclared symbol M_AXIS_TSTRB, assumed default net type wire [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:101]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:21]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0_S00_AXIS
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:22]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:23]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:26]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:27]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:29]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:30]
WARNING: [VRFC 10-756] identifier write_state is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:176]
WARNING: [VRFC 10-756] identifier write_state is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:181]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_tb
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:45]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:46]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:47]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:48]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:49]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:50]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:52]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:53]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:54]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:55]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:56]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:57]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 9357baab4db8408e839840bf41a978a5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot color_tb_behav xil_defaultlib.color_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port x_center [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:92]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 2 for port y_center [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:93]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port y_loc [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.color_mk2_v1_0_S00_AXIS(NUMBER_O...
Compiling module xil_defaultlib.color_mk2_v1_0_M00_AXIS(NUMBER_O...
Compiling module xil_defaultlib.color_mk2_v1_0(X_LENGTH=13,Y_LEN...
Compiling module xil_defaultlib.color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot color_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav/xsim.dir/color_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 18 12:26:12 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "color_tb_behav -key {Behavioral:sim_1:Functional:color_tb} -tclbatch {color_tb.tcl} -view {C:/532/laser_detect_ip_v1.4/ip_repo/color_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config C:/532/laser_detect_ip_v1.4/ip_repo/color_tb_behav.wcfg
source color_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'color_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 836.969 ; gain = 0.000
run 4 us
$finish called at time : 1015 ns : File "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v" Line 73
run 4 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 854.137 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'color_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
"xvlog -m64 --relax -prj color_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0_M00_AXIS
INFO: [VRFC 10-2458] undeclared symbol M_AXIS_TSTRB, assumed default net type wire [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:101]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:21]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0_S00_AXIS
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:22]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:23]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:26]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:27]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:29]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:30]
WARNING: [VRFC 10-756] identifier write_state is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:176]
WARNING: [VRFC 10-756] identifier write_state is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:181]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_tb
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:45]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:46]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:47]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:48]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:49]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:50]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:52]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:53]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:54]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:55]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:56]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:57]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 9357baab4db8408e839840bf41a978a5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot color_tb_behav xil_defaultlib.color_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port x_center [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:92]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 2 for port y_center [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:93]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port y_loc [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.color_mk2_v1_0_S00_AXIS(NUMBER_O...
Compiling module xil_defaultlib.color_mk2_v1_0_M00_AXIS(NUMBER_O...
Compiling module xil_defaultlib.color_mk2_v1_0(X_LENGTH=13,Y_LEN...
Compiling module xil_defaultlib.color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot color_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav/xsim.dir/color_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 18 12:36:54 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 854.137 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "color_tb_behav -key {Behavioral:sim_1:Functional:color_tb} -tclbatch {color_tb.tcl} -view {C:/532/laser_detect_ip_v1.4/ip_repo/color_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 854.137 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'color_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
"xvlog -m64 --relax -prj color_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0_M00_AXIS
INFO: [VRFC 10-2458] undeclared symbol M_AXIS_TSTRB, assumed default net type wire [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:101]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:21]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_M00_AXIS.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0_S00_AXIS
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:22]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:23]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:26]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:27]
WARNING: [VRFC 10-756] identifier bit_num_x is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:29]
WARNING: [VRFC 10-756] identifier bit_num_y is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:30]
WARNING: [VRFC 10-756] identifier write_state is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:176]
WARNING: [VRFC 10-756] identifier write_state is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0_S00_AXIS.v:181]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mk2_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_tb
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:45]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:46]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:47]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:48]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:49]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:50]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:52]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:53]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:54]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:55]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:56]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:57]
WARNING: [VRFC 10-756] identifier data is used before its declaration [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 9357baab4db8408e839840bf41a978a5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot color_tb_behav xil_defaultlib.color_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port x_center [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:92]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 2 for port y_center [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:93]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port y_loc [C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.color_mk2_v1_0_S00_AXIS(NUMBER_O...
Compiling module xil_defaultlib.color_mk2_v1_0_M00_AXIS(NUMBER_O...
Compiling module xil_defaultlib.color_mk2_v1_0(X_LENGTH=13,Y_LEN...
Compiling module xil_defaultlib.color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot color_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav/xsim.dir/color_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 18 12:37:28 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/532/laser_detect_ip_v1.4/ip_repo/edit_color_mk2_v1_0.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "color_tb_behav -key {Behavioral:sim_1:Functional:color_tb} -tclbatch {color_tb.tcl} -view {C:/532/laser_detect_ip_v1.4/ip_repo/color_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config C:/532/laser_detect_ip_v1.4/ip_repo/color_tb_behav.wcfg
source color_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'color_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 854.137 ; gain = 0.000
run 4 us
$finish called at time : 1015 ns : File "C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/src/color_tb.v" Line 73
run 4 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 854.137 ; gain = 0.000
ipx::open_ipxact_file C:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0/component.xml
WARNING: [IP_Flow 19-4308] Project file 'src/color_tb.v' is not found in the component files. Please add the packaging file if necessary.
WARNING: [IP_Flow 19-4308] Project file 'C:/532/laser_detect_ip_v1.4/ip_repo/color_tb_behav.wcfg' is not found in the component files. Please add the packaging file if necessary.
set_property version 1.41 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property display_name color_mk2_v1.41 [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/532/laser_detect_ip_v1.4/ip_repo/color_mk2_1.0'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 18 12:53:52 2016...
