

================================================================
== Vitis HLS Report for 'sha256'
================================================================
* Date:           Sun Jun 20 23:10:29 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        sha256
* Solution:       optimize_4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.643 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      153|      153|  1.530 us|  1.530 us|  154|  154|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- convert_to_words   |       16|       16|         1|          1|          1|    16|       yes|
        |- create_schedule    |       48|       48|         2|          1|          1|    48|       yes|
        |- compression        |       65|       65|         2|          1|          1|    64|       yes|
        |- convert_endianess  |       16|       16|         4|          4|          1|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1162|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        9|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      242|    -|
|Register             |        -|     -|      416|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        9|     0|      416|     1404|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |k_U    |k      |        1|  0|   0|    0|    64|   32|     1|         2048|
    |m_U    |m      |        8|  0|   0|    0|    64|   32|     1|         2048|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |       |        9|  0|   0|    0|   128|   64|     2|         4096|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |a_2_fu_1005_p2           |         +|   0|  0|   32|          32|          32|
    |add_ln20_fu_452_p2       |         +|   0|  0|   12|           5|           1|
    |add_ln23_fu_475_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln24_1_fu_496_p2     |         +|   0|  0|   13|           6|           4|
    |add_ln24_2_fu_507_p2     |         +|   0|  0|   13|           6|           5|
    |add_ln24_3_fu_518_p2     |         +|   0|  0|   13|           6|           6|
    |add_ln24_4_fu_674_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln24_5_fu_680_p2     |         +|   0|  0|   39|          32|          32|
    |add_ln24_6_fu_686_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln24_fu_485_p2       |         +|   0|  0|   13|           6|           3|
    |add_ln37_fu_693_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln38_1_fu_873_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln38_2_fu_879_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln38_fu_867_p2       |         +|   0|  0|   32|          32|          32|
    |add_ln47_fu_999_p2       |         +|   0|  0|   32|          32|          32|
    |add_ln52_fu_1016_p2      |         +|   0|  0|   39|          32|          32|
    |add_ln66_fu_1021_p2      |         +|   0|  0|   10|           3|           1|
    |add_ln72_fu_1118_p2      |         +|   0|  0|   12|           5|           5|
    |e_fu_993_p2              |         +|   0|  0|   39|          32|          32|
    |t1_fu_885_p2             |         +|   0|  0|   32|          32|          32|
    |sub_ln67_fu_1045_p2      |         -|   0|  0|   12|           5|           5|
    |and_ln38_1_fu_855_p2     |       and|   0|  0|   32|          32|          32|
    |and_ln38_fu_843_p2       |       and|   0|  0|   32|          32|          32|
    |and_ln39_1_fu_981_p2     |       and|   0|  0|   32|          32|          32|
    |and_ln39_fu_975_p2       |       and|   0|  0|   32|          32|          32|
    |icmp_ln20_fu_458_p2      |      icmp|   0|  0|   10|           5|           6|
    |icmp_ln23_fu_469_p2      |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln37_fu_699_p2      |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln66_fu_1027_p2     |      icmp|   0|  0|    9|           3|           4|
    |lshr_ln67_fu_1055_p2     |      lshr|   0|  0|  100|          32|          32|
    |ap_enable_pp1            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|    2|           2|           1|
    |xor_ln24_1_fu_598_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln24_2_fu_662_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln24_3_fu_668_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln24_fu_592_p2       |       xor|   0|  0|   32|          32|          32|
    |xor_ln38_1_fu_837_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln38_2_fu_849_p2     |       xor|   0|  0|   32|          32|           2|
    |xor_ln38_3_fu_861_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln38_fu_831_p2       |       xor|   0|  0|   32|          32|          32|
    |xor_ln39_1_fu_963_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln39_2_fu_969_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln39_3_fu_987_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln39_fu_957_p2       |       xor|   0|  0|   32|          32|          32|
    |xor_ln68_fu_1064_p2      |       xor|   0|  0|    4|           3|           4|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1162|         981|         933|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_3_reg_418                   |   9|          2|   32|         64|
    |ap_NS_fsm                     |  65|         13|    1|         13|
    |ap_enable_reg_pp1_iter1       |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_399_p4  |   9|          2|    7|         14|
    |hash_address0                 |  26|          5|    5|         25|
    |hash_address1                 |  26|          5|    5|         25|
    |hash_d1                       |  14|          3|    8|         24|
    |i_1_reg_395                   |   9|          2|    7|         14|
    |i_2_reg_407                   |   9|          2|    7|         14|
    |i_reg_384                     |   9|          2|    5|         10|
    |m_address0                    |  20|          4|    6|         24|
    |m_d0                          |  14|          3|   32|         96|
    |r_reg_428                     |   9|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 242|         50|  120|        334|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_3_reg_418              |  32|   0|   32|          0|
    |a_reg_1230               |  32|   0|   32|          0|
    |add_ln23_reg_1162        |   7|   0|    7|          0|
    |add_ln52_reg_1260        |  32|   0|   32|          0|
    |add_ln66_reg_1265        |   3|   0|    3|          0|
    |ap_CS_fsm                |  12|   0|   12|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |c_fu_202                 |  32|   0|   32|          0|
    |d_1_fu_198               |  32|   0|   32|          0|
    |d_fu_194                 |  32|   0|   32|          0|
    |f_fu_190                 |  32|   0|   32|          0|
    |g_fu_186                 |  32|   0|   32|          0|
    |h_1_fu_182               |  32|   0|   32|          0|
    |h_fu_178                 |  32|   0|   32|          0|
    |i_1_reg_395              |   7|   0|    7|          0|
    |i_2_reg_407              |   7|   0|    7|          0|
    |i_reg_384                |   5|   0|    5|          0|
    |icmp_ln23_reg_1158       |   1|   0|    1|          0|
    |icmp_ln37_reg_1241       |   1|   0|    1|          0|
    |or_ln22_1_reg_1145       |  32|   0|   32|          0|
    |or_ln3_reg_1284          |   3|   0|    4|          1|
    |r_reg_428                |   3|   0|    3|          0|
    |trunc_ln67_1_reg_1273    |   8|   0|    8|          0|
    |xor_ln68_reg_1278        |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 416|   0|  417|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|        sha256|  return value|
|stateREG_i         |   in|   32|     ap_ovld|      stateREG|       pointer|
|stateREG_o         |  out|   32|     ap_ovld|      stateREG|       pointer|
|stateREG_o_ap_vld  |  out|    1|     ap_ovld|      stateREG|       pointer|
|data               |   in|    8|     ap_none|          data|       pointer|
|hash_address0      |  out|    5|   ap_memory|          hash|         array|
|hash_ce0           |  out|    1|   ap_memory|          hash|         array|
|hash_we0           |  out|    1|   ap_memory|          hash|         array|
|hash_d0            |  out|    8|   ap_memory|          hash|         array|
|hash_address1      |  out|    5|   ap_memory|          hash|         array|
|hash_ce1           |  out|    1|   ap_memory|          hash|         array|
|hash_we1           |  out|    1|   ap_memory|          hash|         array|
|hash_d1            |  out|    8|   ap_memory|          hash|         array|
+-------------------+-----+-----+------------+--------------+--------------+

