open main
pred idcAKbnoZ6NmEZDwbyh_prop6 {
	
	always Green' = Signal - Green
}
pred __repair { idcAKbnoZ6NmEZDwbyh_prop6 }
check __repair { idcAKbnoZ6NmEZDwbyh_prop6 <=> prop6o }