{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1546817925821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1546817925821 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nes EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"nes\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546817925896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546817925958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546817925958 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nes_clk:clock_21mhz\|altpll:altpll_component\|nes_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"nes_clk:clock_21mhz\|altpll:altpll_component\|nes_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nes_clk:clock_21mhz\|altpll:altpll_component\|nes_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 3 7 0 0 " "Implementing clock multiplication of 3, clock division of 7, and phase shift of 0 degrees (0 ps) for nes_clk:clock_21mhz\|altpll:altpll_component\|nes_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/nes_clk_altpll.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/nes_clk_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 4019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1546817926419 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nes_clk:clock_21mhz\|altpll:altpll_component\|nes_clk_altpll:auto_generated\|wire_pll1_clk\[1\] 12 7 0 0 " "Implementing clock multiplication of 12, clock division of 7, and phase shift of 0 degrees (0 ps) for nes_clk:clock_21mhz\|altpll:altpll_component\|nes_clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/nes_clk_altpll.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/nes_clk_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 4020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1546817926419 ""}  } { { "db/nes_clk_altpll.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/nes_clk_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 4019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1546817926419 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NES:nes\|APU:apu\|ApuLookupTable:lookup\|altsyncram:lookup_rtl_0\|altsyncram_1ns1:auto_generated\|ram_block1a15 " "Atom \"NES:nes\|APU:apu\|ApuLookupTable:lookup\|altsyncram:lookup_rtl_0\|altsyncram_1ns1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1546817926422 "|NES_TOP|NES:nes|APU:apu|ApuLookupTable:lookup|altsyncram:lookup_rtl_0|altsyncram_1ns1:auto_generated|ram_block1a15"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1546817926422 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1546817927291 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1546817927291 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1546817927413 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546817928777 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546817928777 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546817928777 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1546817928777 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 15951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546817928942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 15953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546817928942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 15955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546817928942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 15957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546817928942 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1546817928942 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1546817929009 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1546817929380 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 112 " "No exact pin location assignment(s) for 5 pins of 112 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1546817930377 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_j6j1 " "Entity dcfifo_j6j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1546817932029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1546817932029 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1546817932029 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1546817932029 ""}
{ "Info" "ISTA_SDC_FOUND" "mc2.sdc " "Reading SDC File: 'mc2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1546817932061 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 3 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 3 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1546817932069 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 12 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 12 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1546817932069 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1546817932069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1546817932070 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter_fifo\[6\] " "Node: counter_fifo\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register GameLoader:loader\|done counter_fifo\[6\] " "Register GameLoader:loader\|done is being clocked by counter_fifo\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1546817932100 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1546817932100 "|NES_TOP|counter_fifo[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter_fifo\[7\] " "Node: counter_fifo\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_loader:loaderbuffer\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j6j1:auto_generated\|rdptr_g\[1\] counter_fifo\[7\] " "Register fifo_loader:loaderbuffer\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j6j1:auto_generated\|rdptr_g\[1\] is being clocked by counter_fifo\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1546817932100 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1546817932100 "|NES_TOP|counter_fifo[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_loader " "Node: clk_loader was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register loader_input\[6\] clk_loader " "Register loader_input\[6\] is being clocked by clk_loader" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1546817932100 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1546817932100 "|NES_TOP|clk_loader"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1546817932181 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1546817932184 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546817932240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546817932240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk1_50 " "  20.000      clk1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546817932240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  46.666 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  46.666 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546817932240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.666 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  11.666 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546817932240 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1546817932240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nes_clk:clock_21mhz\|altpll:altpll_component\|nes_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node nes_clk:clock_21mhz\|altpll:altpll_component\|nes_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1546817933133 ""}  } { { "db/nes_clk_altpll.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/nes_clk_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 4019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546817933133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nes_clk:clock_21mhz\|altpll:altpll_component\|nes_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node nes_clk:clock_21mhz\|altpll:altpll_component\|nes_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1546817933134 ""}  } { { "db/nes_clk_altpll.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/nes_clk_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 4019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546817933134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_fifo\[6\]  " "Automatically promoted node counter_fifo\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1546817933134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_fifo\[6\]~17 " "Destination node counter_fifo\[6\]~17" {  } { { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 593 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 8737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1546817933134 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1546817933134 ""}  } { { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 593 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 4049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546817933134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_fifo\[7\]  " "Automatically promoted node counter_fifo\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1546817933134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_fifo\[7\]~19 " "Destination node counter_fifo\[7\]~19" {  } { { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 593 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 8753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1546817933134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_loader~0 " "Destination node clk_loader~0" {  } { { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 6911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1546817933134 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1546817933134 ""}  } { { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 593 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 4047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546817933134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_loader  " "Automatically promoted node clk_loader " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1546817933134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GameLoader:loader\|mem_addr\[0\]~22 " "Destination node GameLoader:loader\|mem_addr\[0\]~22" {  } { { "../../src/GameLoader.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/GameLoader.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 6906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1546817933134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GameLoader:loader\|ctr\[0\]~4 " "Destination node GameLoader:loader\|ctr\[0\]~4" {  } { { "../../src/GameLoader.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/GameLoader.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 8755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1546817933134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GameLoader:loader\|mem_write " "Destination node GameLoader:loader\|mem_write" {  } { { "../../src/GameLoader.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/GameLoader.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 3987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1546817933134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GameLoader:loader\|bytes_left\[21\]~9 " "Destination node GameLoader:loader\|bytes_left\[21\]~9" {  } { { "../../src/GameLoader.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/GameLoader.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 6957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1546817933134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GameLoader:loader\|bytes_left~10 " "Destination node GameLoader:loader\|bytes_left~10" {  } { { "../../src/GameLoader.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/GameLoader.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 6958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1546817933134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GameLoader:loader\|state~10 " "Destination node GameLoader:loader\|state~10" {  } { { "../../src/GameLoader.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/GameLoader.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 6966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1546817933134 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1546817933134 ""}  } { { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 4117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546817933134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1546817934240 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546817934252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546817934253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546817934270 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1546817934297 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546817934297 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1546817934322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1546817934805 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1546817934819 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1546817934819 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 4 1 0 " "Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 4 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1546817934938 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1546817934938 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1546817934938 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 2 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1546817934938 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1546817934938 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 11 14 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1546817934938 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 8 12 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1546817934938 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 13 5 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1546817934938 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 10 3 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1546817934938 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 22 2 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1546817934938 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 21 3 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1546817934938 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1546817934938 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1546817934938 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546817935409 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1546817935533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1546817937309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546817939361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1546817939505 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1546817960085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546817960086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1546817961781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1546817969127 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1546817969127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546817973735 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.91 " "Total time spent on timing analysis during the Fitter is 7.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1546817974728 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546817974847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546817975992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546817975997 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546817977535 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546817979510 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1546817980713 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "46 Cyclone IV E " "46 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_n_i\[1\] 3.3-V LVTTL T15 " "Pin btn_n_i\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { btn_n_i[1] } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_n_i\[2\] 3.3-V LVTTL L7 " "Pin btn_n_i\[2\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { btn_n_i[2] } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy1_p9_i 3.3-V LVTTL T3 " "Pin joy1_p9_i uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { joy1_p9_i } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy1_p9_i" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy2_up_i 3.3-V LVTTL N8 " "Pin joy2_up_i uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { joy2_up_i } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy2_up_i" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy2_down_i 3.3-V LVTTL P9 " "Pin joy2_down_i uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { joy2_down_i } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy2_down_i" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy2_left_i 3.3-V LVTTL T10 " "Pin joy2_left_i uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { joy2_left_i } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy2_left_i" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy2_right_i 3.3-V LVTTL N11 " "Pin joy2_right_i uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { joy2_right_i } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy2_right_i" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy2_p9_i 3.3-V LVTTL P11 " "Pin joy2_p9_i uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { joy2_p9_i } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy2_p9_i" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[0\] 3.3-V LVTTL A2 " "Pin sdram_da_io\[0\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[0\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[1\] 3.3-V LVTTL B3 " "Pin sdram_da_io\[1\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[1\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[2\] 3.3-V LVTTL A3 " "Pin sdram_da_io\[2\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[2\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[3\] 3.3-V LVTTL B4 " "Pin sdram_da_io\[3\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[3\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[4\] 3.3-V LVTTL A4 " "Pin sdram_da_io\[4\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[4\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[5\] 3.3-V LVTTL B5 " "Pin sdram_da_io\[5\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[5\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[6\] 3.3-V LVTTL A5 " "Pin sdram_da_io\[6\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[6\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[7\] 3.3-V LVTTL B6 " "Pin sdram_da_io\[7\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[7\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[8\] 3.3-V LVTTL A14 " "Pin sdram_da_io\[8\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[8\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[9\] 3.3-V LVTTL B13 " "Pin sdram_da_io\[9\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[9\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[10\] 3.3-V LVTTL A13 " "Pin sdram_da_io\[10\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[10\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[11\] 3.3-V LVTTL B12 " "Pin sdram_da_io\[11\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[11\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[12\] 3.3-V LVTTL D6 " "Pin sdram_da_io\[12\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[12\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[13\] 3.3-V LVTTL D5 " "Pin sdram_da_io\[13\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[13\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[14\] 3.3-V LVTTL C3 " "Pin sdram_da_io\[14\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[14\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_da_io\[15\] 3.3-V LVTTL D3 " "Pin sdram_da_io\[15\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[15\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_mouse_clk_io 3.3-V LVTTL T4 " "Pin ps2_mouse_clk_io uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ps2_mouse_clk_io } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_clk_io" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_mouse_data_io 3.3-V LVTTL R5 " "Pin ps2_mouse_data_io uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ps2_mouse_data_io } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_data_io" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[0\] 3.3-V LVTTL D16 " "Pin sram_data_io\[0\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sram_data_io[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[0\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[1\] 3.3-V LVTTL G15 " "Pin sram_data_io\[1\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sram_data_io[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[1\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[2\] 3.3-V LVTTL L15 " "Pin sram_data_io\[2\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sram_data_io[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[2\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[3\] 3.3-V LVTTL J15 " "Pin sram_data_io\[3\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sram_data_io[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[3\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[4\] 3.3-V LVTTL R11 " "Pin sram_data_io\[4\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sram_data_io[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[4\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[5\] 3.3-V LVTTL J14 " "Pin sram_data_io\[5\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sram_data_io[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[5\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[6\] 3.3-V LVTTL K16 " "Pin sram_data_io\[6\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sram_data_io[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[6\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[7\] 3.3-V LVTTL F13 " "Pin sram_data_io\[7\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sram_data_io[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[7\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk_io 3.3-V LVTTL E7 " "Pin ps2_clk_io uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ps2_clk_io } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk_io" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_data_io 3.3-V LVTTL F1 " "Pin ps2_data_io uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ps2_data_io } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data_io" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50_i 3.3-V LVTTL E1 " "Pin clock_50_i uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { clock_50_i } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50_i" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy1_p6_i 3.3-V LVTTL N3 " "Pin joy1_p6_i uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { joy1_p6_i } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy1_p6_i" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy2_p6_i 3.3-V LVTTL P8 " "Pin joy2_p6_i uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { joy2_p6_i } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy2_p6_i" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy1_left_i 3.3-V LVTTL N5 " "Pin joy1_left_i uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { joy1_left_i } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy1_left_i" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy1_down_i 3.3-V LVTTL R3 " "Pin joy1_down_i uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { joy1_down_i } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy1_down_i" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy1_up_i 3.3-V LVTTL R4 " "Pin joy1_up_i uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { joy1_up_i } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy1_up_i" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_n_i\[3\] 3.3-V LVTTL R6 " "Pin btn_n_i\[3\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { btn_n_i[3] } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_n_i\[4\] 3.3-V LVTTL M16 " "Pin btn_n_i\[4\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { btn_n_i[4] } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_miso_i 3.3-V LVTTL G2 " "Pin sd_miso_i uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sd_miso_i } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_miso_i" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy1_right_i 3.3-V LVTTL P3 " "Pin joy1_right_i uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { joy1_right_i } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy1_right_i" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546817981081 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1546817981081 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "20 " "Following 20 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[0\] a permanently disabled " "Pin sdram_da_io\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[0\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[1\] a permanently disabled " "Pin sdram_da_io\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[1\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[2\] a permanently disabled " "Pin sdram_da_io\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[2\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[3\] a permanently disabled " "Pin sdram_da_io\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[3\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[4\] a permanently disabled " "Pin sdram_da_io\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[4\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[5\] a permanently disabled " "Pin sdram_da_io\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[5\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[6\] a permanently disabled " "Pin sdram_da_io\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[6\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[7\] a permanently disabled " "Pin sdram_da_io\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[7\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[8\] a permanently disabled " "Pin sdram_da_io\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[8\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[9\] a permanently disabled " "Pin sdram_da_io\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[9\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[10\] a permanently disabled " "Pin sdram_da_io\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[10\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[11\] a permanently disabled " "Pin sdram_da_io\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[11\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[12\] a permanently disabled " "Pin sdram_da_io\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[12\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[13\] a permanently disabled " "Pin sdram_da_io\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[13\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[14\] a permanently disabled " "Pin sdram_da_io\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[14\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_da_io\[15\] a permanently disabled " "Pin sdram_da_io\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdram_da_io[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_da_io\[15\]" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_clk_io a permanently disabled " "Pin ps2_mouse_clk_io has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ps2_mouse_clk_io } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_clk_io" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_data_io a permanently disabled " "Pin ps2_mouse_data_io has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ps2_mouse_data_io } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_data_io" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clk_io a permanently disabled " "Pin ps2_clk_io has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ps2_clk_io } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk_io" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data_io a permanently disabled " "Pin ps2_data_io has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ps2_data_io } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data_io" } } } } { "NES.v" "" { Text "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1546817981085 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1546817981085 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/output_files/nes.fit.smsg " "Generated suppressed messages file C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/output_files/nes.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1546817983376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5633 " "Peak virtual memory: 5633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546817985996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 06 17:39:45 2019 " "Processing ended: Sun Jan 06 17:39:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546817985996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546817985996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546817985996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546817985996 ""}
