<dec f='llvm/llvm/lib/CodeGen/RegAllocBase.h' l='75' type='SmallPtrSet&lt;llvm::MachineInstr *, 32&gt;'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='167' c='_ZN4llvm12RegAllocBase16postOptimizationEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='171' u='m' c='_ZN4llvm12RegAllocBase16postOptimizationEv'/>
<offset>1152</offset>
<doc f='llvm/llvm/lib/CodeGen/RegAllocBase.h' l='71'>/// Inst which is a def of an original reg and whose defs are already all
  /// dead after remat is saved in DeadRemats. The deletion of such inst is
  /// postponed till all the allocations are done, so its remat expr is
  /// always available for the remat of all the siblings of the original reg.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='238' u='a' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='297' u='a' c='_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1977' u='a' c='_ZN12_GLOBAL__N_18RAGreedy13doRegionSplitERN4llvm12LiveIntervalEjbRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2024' u='a' c='_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2095' u='a' c='_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2421' u='a' c='_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3125' u='a' c='_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj'/>
