{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 11:03:07 2018 " "Info: Processing started: Thu May 24 11:03:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_circuit -c alu_circuit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu_circuit -c alu_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_circuit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_circuit " "Info: Found entity 1: alu_circuit" {  } { { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "d packed alu_circuit.v(6) " "Warning (10227): Verilog HDL Port Declaration warning at alu_circuit.v(6): data type declaration for \"d\" declares packed dimensions but the port declaration declaration does not" {  } { { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "d alu_circuit.v(5) " "Info (10151): Verilog HDL Declaration information at alu_circuit.v(5): \"d\" is declared here" {  } { { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 5 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "d alu_circuit.v(11) " "Error (10137): Verilog HDL Procedural Assignment error at alu_circuit.v(11): object \"d\" on left-hand side of assignment must have a variable data type" {  } { { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 11 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "d alu_circuit.v(12) " "Error (10137): Verilog HDL Procedural Assignment error at alu_circuit.v(12): object \"d\" on left-hand side of assignment must have a variable data type" {  } { { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "d alu_circuit.v(13) " "Error (10137): Verilog HDL Procedural Assignment error at alu_circuit.v(13): object \"d\" on left-hand side of assignment must have a variable data type" {  } { { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 13 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "d alu_circuit.v(14) " "Error (10137): Verilog HDL Procedural Assignment error at alu_circuit.v(14): object \"d\" on left-hand side of assignment must have a variable data type" {  } { { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "d alu_circuit.v(15) " "Error (10137): Verilog HDL Procedural Assignment error at alu_circuit.v(15): object \"d\" on left-hand side of assignment must have a variable data type" {  } { { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "d alu_circuit.v(16) " "Error (10137): Verilog HDL Procedural Assignment error at alu_circuit.v(16): object \"d\" on left-hand side of assignment must have a variable data type" {  } { { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "d alu_circuit.v(17) " "Error (10137): Verilog HDL Procedural Assignment error at alu_circuit.v(17): object \"d\" on left-hand side of assignment must have a variable data type" {  } { { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "d alu_circuit.v(18) " "Error (10137): Verilog HDL Procedural Assignment error at alu_circuit.v(18): object \"d\" on left-hand side of assignment must have a variable data type" {  } { { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Error: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 24 11:03:07 2018 " "Error: Processing ended: Thu May 24 11:03:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
