
*** Running vivado
    with args -log system_control_INTERFACE_AND_MULTIP_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_control_INTERFACE_AND_MULTIP_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_control_INTERFACE_AND_MULTIP_0_1.tcl -notrace
Command: synth_design -top system_control_INTERFACE_AND_MULTIP_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_control_INTERFACE_AND_MULTIP_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 987.098 ; gain = 234.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_control_INTERFACE_AND_MULTIP_0_1' [c:/Users/Brock/School/ECE498/Final Project/linear_layer.srcs/sources_1/bd/system_control/ip/system_control_INTERFACE_AND_MULTIP_0_1/synth/system_control_INTERFACE_AND_MULTIP_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'INTERFACE_AND_MULTIPLY' [C:/Users/Brock/School/ECE498/Final Project/linear_layer.srcs/sources_1/new/FC_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'PE_array' [C:/Users/Brock/School/ECE498/Final Project/linear_layer.srcs/sources_1/new/PE_array.v:23]
INFO: [Synth 8-6157] synthesizing module 'PE' [C:/Users/Brock/School/ECE498/Final Project/linear_layer.srcs/sources_1/new/PE.v:23]
	Parameter X_BITWIDTH bound to: 7 - type: integer 
	Parameter W_BITWIDTH bound to: 6 - type: integer 
	Parameter Y_BITWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE' (1#1) [C:/Users/Brock/School/ECE498/Final Project/linear_layer.srcs/sources_1/new/PE.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_rvalid_reg' and it is trimmed from '2' to '1' bits. [C:/Users/Brock/School/ECE498/Final Project/linear_layer.srcs/sources_1/new/PE_array.v:58]
INFO: [Synth 8-6155] done synthesizing module 'PE_array' (2#1) [C:/Users/Brock/School/ECE498/Final Project/linear_layer.srcs/sources_1/new/PE_array.v:23]
INFO: [Synth 8-6155] done synthesizing module 'INTERFACE_AND_MULTIPLY' (3#1) [C:/Users/Brock/School/ECE498/Final Project/linear_layer.srcs/sources_1/new/FC_top.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_control_INTERFACE_AND_MULTIP_0_1' (4#1) [c:/Users/Brock/School/ECE498/Final Project/linear_layer.srcs/sources_1/bd/system_control/ip/system_control_INTERFACE_AND_MULTIP_0_1/synth/system_control_INTERFACE_AND_MULTIP_0_1.v:58]
WARNING: [Synth 8-3331] design INTERFACE_AND_MULTIPLY has unconnected port RST
WARNING: [Synth 8-3331] design INTERFACE_AND_MULTIPLY has unconnected port MASTER_KEEP[3]
WARNING: [Synth 8-3331] design INTERFACE_AND_MULTIPLY has unconnected port MASTER_KEEP[2]
WARNING: [Synth 8-3331] design INTERFACE_AND_MULTIPLY has unconnected port MASTER_KEEP[1]
WARNING: [Synth 8-3331] design INTERFACE_AND_MULTIPLY has unconnected port MASTER_KEEP[0]
WARNING: [Synth 8-3331] design INTERFACE_AND_MULTIPLY has unconnected port MASTER_LAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1064.668 ; gain = 312.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1064.668 ; gain = 312.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1064.668 ; gain = 312.461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1064.668 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1148.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1150.977 ; gain = 2.281
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1150.977 ; gain = 398.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1150.977 ; gain = 398.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1150.977 ; gain = 398.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1150.977 ; gain = 398.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PE_array 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design system_control_INTERFACE_AND_MULTIP_0_1 has port SLAVE_KEEP[3] driven by constant 1
INFO: [Synth 8-3917] design system_control_INTERFACE_AND_MULTIP_0_1 has port SLAVE_KEEP[2] driven by constant 1
INFO: [Synth 8-3917] design system_control_INTERFACE_AND_MULTIP_0_1 has port SLAVE_KEEP[1] driven by constant 1
INFO: [Synth 8-3917] design system_control_INTERFACE_AND_MULTIP_0_1 has port SLAVE_KEEP[0] driven by constant 1
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_1 has unconnected port RST
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_1 has unconnected port MASTER_KEEP[3]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_1 has unconnected port MASTER_KEEP[2]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_1 has unconnected port MASTER_KEEP[1]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_1 has unconnected port MASTER_KEEP[0]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_1 has unconnected port MASTER_LAST
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.977 ; gain = 398.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1150.977 ; gain = 398.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1150.977 ; gain = 398.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1187.559 ; gain = 435.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1192.867 ; gain = 440.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1192.867 ; gain = 440.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1192.867 ; gain = 440.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1192.867 ; gain = 440.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1192.867 ; gain = 440.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1192.867 ; gain = 440.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   170|
|2     |LUT1   |     2|
|3     |LUT2   |   515|
|4     |LUT3   |   348|
|5     |LUT4   |   125|
|6     |LUT5   |    23|
|7     |LUT6   |   307|
|8     |FDRE   |   460|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+-----------------------+------+
|      |Instance                |Module                 |Cells |
+------+------------------------+-----------------------+------+
|1     |top                     |                       |  1950|
|2     |  inst                  |INTERFACE_AND_MULTIPLY |  1950|
|3     |    M_module            |PE_array               |  1950|
|4     |      \genblk1[0].M_PE  |PE                     |   175|
|5     |      \genblk1[1].M_PE  |PE_0                   |   168|
|6     |      \genblk1[2].M_PE  |PE_1                   |   168|
|7     |      \genblk1[3].M_PE  |PE_2                   |   200|
|8     |      \genblk1[4].M_PE  |PE_3                   |   168|
|9     |      \genblk1[5].M_PE  |PE_4                   |   168|
|10    |      \genblk1[6].M_PE  |PE_5                   |   168|
|11    |      \genblk1[7].M_PE  |PE_6                   |   200|
|12    |      \genblk1[8].M_PE  |PE_7                   |   168|
|13    |      \genblk1[9].M_PE  |PE_8                   |   200|
+------+------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1192.867 ; gain = 440.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1192.867 ; gain = 354.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1192.867 ; gain = 440.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1204.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 170 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1204.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1204.918 ; gain = 752.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1204.918 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Brock/School/ECE498/Final Project/linear_layer.runs/system_control_INTERFACE_AND_MULTIP_0_1_synth_1/system_control_INTERFACE_AND_MULTIP_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1204.918 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Brock/School/ECE498/Final Project/linear_layer.runs/system_control_INTERFACE_AND_MULTIP_0_1_synth_1/system_control_INTERFACE_AND_MULTIP_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_control_INTERFACE_AND_MULTIP_0_1_utilization_synth.rpt -pb system_control_INTERFACE_AND_MULTIP_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 21:08:18 2019...
