- name: CNTP_CTL
  long_name: "Counter-timer Physical Timer Control register"
  purpose: |
       "
       Control register for the EL1 physical timer.
       "
  size: 32
  arch: armv8-a
  execution_state: aarch32
  is_internal: True
  is_banked: True

  access_mechanisms:
      - name: mrc
        is_read: True
        coproc: 0xf
        opc1: 0x0
        opc2: 0x1
        crm: 0x2
        crn: 0xe

      - name: mcr
        is_write: True
        coproc: 0xf
        opc1: 0x0
        opc2: 0x1
        crm: 0x2
        crn: 0xe

  fieldsets:
      - name: fieldset_1
        size: 32

        fields:
          - name: ENABLE
            lsb: 0
            msb: 0

          - name: IMASK
            lsb: 1
            msb: 1

          - name: ISTATUS
            lsb: 2
            msb: 2

          - name: 0
            lsb: 3
            msb: 31
            reserved0: True
