{"vcs1":{"timestamp_begin":1740055017.210652233, "rt":3.80, "ut":3.57, "st":0.17}}
{"vcselab":{"timestamp_begin":1740055021.089966941, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740055021.410180874, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740055016.910758227}
{"VCS_COMP_START_TIME": 1740055016.910758227}
{"VCS_COMP_END_TIME": 1740055021.717362903}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287988}}
{"vcselab": {"peak_mem": 150360}}
