// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="vlan_pfc_inserter_vlan_pfc_inserter,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.452714,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1894,HLS_SYN_LUT=444,HLS_VERSION=2022_1}" *)

module vlan_pfc_inserter (
        ap_clk,
        ap_rst_n,
        p_in_TDATA,
        p_in_TVALID,
        p_in_TREADY,
        p_in_TKEEP,
        p_in_TSTRB,
        p_in_TLAST,
        p_out_TDATA,
        p_out_TVALID,
        p_out_TREADY,
        p_out_TKEEP,
        p_out_TSTRB,
        p_out_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [511:0] p_in_TDATA;
input   p_in_TVALID;
output   p_in_TREADY;
input  [63:0] p_in_TKEEP;
input  [63:0] p_in_TSTRB;
input  [0:0] p_in_TLAST;
output  [511:0] p_out_TDATA;
output   p_out_TVALID;
input   p_out_TREADY;
output  [63:0] p_out_TKEEP;
output  [63:0] p_out_TSTRB;
output  [0:0] p_out_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

 reg    ap_rst_n_inv;
wire   [0:0] insert_vlan;
wire   [2:0] pfc_code;
reg   [2:0] pfc_code_0_data_reg;
reg    pfc_code_0_vld_reg;
reg    pfc_code_0_ack_out;
wire   [11:0] vlan_id;
reg   [11:0] vlan_id_0_data_reg;
reg    vlan_id_0_vld_reg;
reg    vlan_id_0_ack_out;
reg   [1:0] current_stream;
reg   [31:0] leftdata_V;
reg   [2:0] keepbytes_V;
reg    p_out_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] insert_vlan_read_reg_481;
reg   [1:0] current_stream_load_reg_499;
reg   [0:0] p_vld_reg_529;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] insert_vlan_read_reg_481_pp0_iter1_reg;
reg   [1:0] current_stream_load_reg_499_pp0_iter1_reg;
reg   [0:0] p_vld_reg_529_pp0_iter1_reg;
reg   [0:0] p_vld7_reg_509;
reg   [0:0] p_vld7_reg_509_pp0_iter1_reg;
reg   [0:0] p_vld1_reg_485;
reg   [0:0] p_vld1_reg_485_pp0_iter1_reg;
reg   [63:0] reg_302;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_predicate_op98_write_state2;
reg    ap_predicate_op102_write_state2;
reg    ap_predicate_op106_write_state2;
reg    ap_predicate_op112_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg    ap_predicate_op113_write_state3;
reg    ap_predicate_op115_write_state3;
reg    ap_predicate_op117_write_state3;
reg    ap_predicate_op119_write_state3;
wire    regslice_both_p_out_V_data_V_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] insert_vlan_read_read_fu_140_p2;
wire   [1:0] current_stream_load_load_fu_314_p1;
reg   [63:0] reg_309;
wire   [0:0] grp_fu_246_p1;
reg   [511:0] tmp_data_V_reg_489;
wire   [0:0] grp_fu_262_p1;
reg   [0:0] tmp_last_V_reg_494;
reg   [31:0] temp_p_data_V_reg_503;
wire   [479:0] trunc_ln674_2_fu_322_p1;
reg   [479:0] trunc_ln674_2_reg_516;
wire   [63:0] temp_p_keep_V_6_fu_356_p2;
wire   [0:0] grp_fu_286_p2;
wire   [95:0] trunc_ln674_fu_374_p1;
reg   [95:0] trunc_ln674_reg_536;
reg   [383:0] tmp_1_reg_541;
wire   [63:0] temp_p_keep_V_3_fu_424_p2;
wire   [511:0] p_Result_1_fu_430_p3;
wire   [511:0] zext_ln232_fu_437_p1;
wire   [63:0] zext_ln232_1_fu_445_p1;
wire   [511:0] p_Result_s_fu_464_p8;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] ap_phi_reg_pp0_iter0_temp_p_keep_V_8_reg_176;
reg   [63:0] ap_phi_reg_pp0_iter1_temp_p_keep_V_8_reg_176;
wire   [0:0] ap_phi_reg_pp0_iter0_temp_p_last_V_4_reg_192;
reg   [0:0] ap_phi_reg_pp0_iter1_temp_p_last_V_4_reg_192;
wire   [63:0] ap_phi_reg_pp0_iter0_temp_p_keep_V_reg_211;
reg   [63:0] ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_211;
wire   [0:0] ap_phi_reg_pp0_iter0_temp_p_last_V_reg_227;
reg   [0:0] ap_phi_reg_pp0_iter1_temp_p_last_V_reg_227;
wire   [0:0] grp_nbread_fu_146_p5_0;
reg    ap_block_pp0_stage0_01001;
wire   [3:0] grp_fu_276_p4;
wire   [63:0] r_V_1_fu_350_p2;
wire   [63:0] r_V_fu_418_p2;
wire   [7:0] trunc_ln674_1_fu_450_p1;
wire   [3:0] tmp_s_fu_454_p4;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_p_in_V_data_V_U_apdone_blk;
wire   [511:0] p_in_TDATA_int_regslice;
wire    p_in_TVALID_int_regslice;
reg    p_in_TREADY_int_regslice;
wire    regslice_both_p_in_V_data_V_U_ack_in;
wire    regslice_both_p_in_V_keep_V_U_apdone_blk;
wire   [63:0] p_in_TKEEP_int_regslice;
wire    regslice_both_p_in_V_keep_V_U_vld_out;
wire    regslice_both_p_in_V_keep_V_U_ack_in;
wire    regslice_both_p_in_V_strb_V_U_apdone_blk;
wire   [63:0] p_in_TSTRB_int_regslice;
wire    regslice_both_p_in_V_strb_V_U_vld_out;
wire    regslice_both_p_in_V_strb_V_U_ack_in;
wire    regslice_both_p_in_V_last_V_U_apdone_blk;
wire   [0:0] p_in_TLAST_int_regslice;
wire    regslice_both_p_in_V_last_V_U_vld_out;
wire    regslice_both_p_in_V_last_V_U_ack_in;
reg   [511:0] p_out_TDATA_int_regslice;
reg    p_out_TVALID_int_regslice;
wire    p_out_TREADY_int_regslice;
wire    regslice_both_p_out_V_data_V_U_vld_out;
wire    regslice_both_p_out_V_keep_V_U_apdone_blk;
reg   [63:0] p_out_TKEEP_int_regslice;
wire    regslice_both_p_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_p_out_V_keep_V_U_vld_out;
wire    regslice_both_p_out_V_strb_V_U_apdone_blk;
reg   [63:0] p_out_TSTRB_int_regslice;
wire    regslice_both_p_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_p_out_V_strb_V_U_vld_out;
wire    regslice_both_p_out_V_last_V_U_apdone_blk;
reg   [0:0] p_out_TLAST_int_regslice;
wire    regslice_both_p_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_p_out_V_last_V_U_vld_out;
reg    ap_condition_334;
reg    ap_condition_339;
reg    ap_condition_266;
reg    ap_condition_215;
reg    ap_condition_349;
reg    ap_condition_351;
reg    ap_condition_278;
reg    ap_condition_407;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 pfc_code_0_data_reg = 3'd0;
#0 pfc_code_0_vld_reg = 1'b0;
#0 vlan_id_0_data_reg = 12'd0;
#0 vlan_id_0_vld_reg = 1'b0;
#0 current_stream = 2'd0;
#0 leftdata_V = 32'd0;
#0 keepbytes_V = 3'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

vlan_pfc_inserter_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .insert_vlan(insert_vlan),
    .pfc_code(pfc_code),
    .vlan_id(vlan_id)
);

vlan_pfc_inserter_regslice_both #(
    .DataWidth( 512 ))
regslice_both_p_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_in_TDATA),
    .vld_in(p_in_TVALID),
    .ack_in(regslice_both_p_in_V_data_V_U_ack_in),
    .data_out(p_in_TDATA_int_regslice),
    .vld_out(p_in_TVALID_int_regslice),
    .ack_out(p_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_p_in_V_data_V_U_apdone_blk)
);

vlan_pfc_inserter_regslice_both #(
    .DataWidth( 64 ))
regslice_both_p_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_in_TKEEP),
    .vld_in(p_in_TVALID),
    .ack_in(regslice_both_p_in_V_keep_V_U_ack_in),
    .data_out(p_in_TKEEP_int_regslice),
    .vld_out(regslice_both_p_in_V_keep_V_U_vld_out),
    .ack_out(p_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_p_in_V_keep_V_U_apdone_blk)
);

vlan_pfc_inserter_regslice_both #(
    .DataWidth( 64 ))
regslice_both_p_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_in_TSTRB),
    .vld_in(p_in_TVALID),
    .ack_in(regslice_both_p_in_V_strb_V_U_ack_in),
    .data_out(p_in_TSTRB_int_regslice),
    .vld_out(regslice_both_p_in_V_strb_V_U_vld_out),
    .ack_out(p_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_p_in_V_strb_V_U_apdone_blk)
);

vlan_pfc_inserter_regslice_both #(
    .DataWidth( 1 ))
regslice_both_p_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_in_TLAST),
    .vld_in(p_in_TVALID),
    .ack_in(regslice_both_p_in_V_last_V_U_ack_in),
    .data_out(p_in_TLAST_int_regslice),
    .vld_out(regslice_both_p_in_V_last_V_U_vld_out),
    .ack_out(p_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_p_in_V_last_V_U_apdone_blk)
);

vlan_pfc_inserter_regslice_both #(
    .DataWidth( 512 ))
regslice_both_p_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_out_TDATA_int_regslice),
    .vld_in(p_out_TVALID_int_regslice),
    .ack_in(p_out_TREADY_int_regslice),
    .data_out(p_out_TDATA),
    .vld_out(regslice_both_p_out_V_data_V_U_vld_out),
    .ack_out(p_out_TREADY),
    .apdone_blk(regslice_both_p_out_V_data_V_U_apdone_blk)
);

vlan_pfc_inserter_regslice_both #(
    .DataWidth( 64 ))
regslice_both_p_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_out_TKEEP_int_regslice),
    .vld_in(p_out_TVALID_int_regslice),
    .ack_in(regslice_both_p_out_V_keep_V_U_ack_in_dummy),
    .data_out(p_out_TKEEP),
    .vld_out(regslice_both_p_out_V_keep_V_U_vld_out),
    .ack_out(p_out_TREADY),
    .apdone_blk(regslice_both_p_out_V_keep_V_U_apdone_blk)
);

vlan_pfc_inserter_regslice_both #(
    .DataWidth( 64 ))
regslice_both_p_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_out_TSTRB_int_regslice),
    .vld_in(p_out_TVALID_int_regslice),
    .ack_in(regslice_both_p_out_V_strb_V_U_ack_in_dummy),
    .data_out(p_out_TSTRB),
    .vld_out(regslice_both_p_out_V_strb_V_U_vld_out),
    .ack_out(p_out_TREADY),
    .apdone_blk(regslice_both_p_out_V_strb_V_U_apdone_blk)
);

vlan_pfc_inserter_regslice_both #(
    .DataWidth( 1 ))
regslice_both_p_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_out_TLAST_int_regslice),
    .vld_in(p_out_TVALID_int_regslice),
    .ack_in(regslice_both_p_out_V_last_V_U_ack_in_dummy),
    .data_out(p_out_TLAST),
    .vld_out(regslice_both_p_out_V_last_V_U_vld_out),
    .ack_out(p_out_TREADY),
    .apdone_blk(regslice_both_p_out_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_215)) begin
        if ((1'b1 == ap_condition_266)) begin
            ap_phi_reg_pp0_iter1_temp_p_keep_V_8_reg_176 <= temp_p_keep_V_6_fu_356_p2;
        end else if ((1'b1 == ap_condition_339)) begin
            ap_phi_reg_pp0_iter1_temp_p_keep_V_8_reg_176 <= 64'd18446744073709551615;
        end else if ((1'b1 == ap_condition_334)) begin
            ap_phi_reg_pp0_iter1_temp_p_keep_V_8_reg_176 <= p_in_TKEEP_int_regslice;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_p_keep_V_8_reg_176 <= ap_phi_reg_pp0_iter0_temp_p_keep_V_8_reg_176;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_215)) begin
        if ((1'b1 == ap_condition_278)) begin
            ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_211 <= temp_p_keep_V_3_fu_424_p2;
        end else if ((1'b1 == ap_condition_351)) begin
            ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_211 <= 64'd18446744073709551615;
        end else if ((1'b1 == ap_condition_349)) begin
            ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_211 <= p_in_TKEEP_int_regslice;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_211 <= ap_phi_reg_pp0_iter0_temp_p_keep_V_reg_211;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_286_p2 == 1'd1) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_temp_p_last_V_4_reg_192 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_286_p2 == 1'd0) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_262_p1 == 1'd0) & (grp_fu_246_p1 == 1'd1) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_temp_p_last_V_4_reg_192 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_temp_p_last_V_4_reg_192 <= ap_phi_reg_pp0_iter0_temp_p_last_V_4_reg_192;
    end
end

always @ (posedge ap_clk) begin
    if ((~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_286_p2 == 1'd1) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_temp_p_last_V_reg_227 <= 1'd1;
    end else if (((~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_286_p2 == 1'd0) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | (~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_262_p1 == 1'd0) & (grp_fu_246_p1 == 1'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_temp_p_last_V_reg_227 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_temp_p_last_V_reg_227 <= ap_phi_reg_pp0_iter0_temp_p_last_V_reg_227;
    end
end

always @ (posedge ap_clk) begin
    if ((~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_286_p2 == 1'd0) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        current_stream <= 2'd2;
    end else if ((~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_262_p1 == 1'd0) & (grp_fu_246_p1 == 1'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        current_stream <= 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_286_p2 == 1'd1) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (current_stream_load_load_fu_314_p1 == 2'd2) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) begin
        current_stream <= 2'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_286_p2 == 1'd0) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        current_stream <= 2'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        current_stream_load_reg_499 <= current_stream;
        temp_p_data_V_reg_503 <= leftdata_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        current_stream_load_reg_499_pp0_iter1_reg <= current_stream_load_reg_499;
        insert_vlan_read_reg_481 <= insert_vlan;
        insert_vlan_read_reg_481_pp0_iter1_reg <= insert_vlan_read_reg_481;
        p_vld1_reg_485_pp0_iter1_reg <= p_vld1_reg_485;
        p_vld7_reg_509_pp0_iter1_reg <= p_vld7_reg_509;
        p_vld_reg_529_pp0_iter1_reg <= p_vld_reg_529;
    end
end

always @ (posedge ap_clk) begin
    if (((~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_286_p2 == 1'd0) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_286_p2 == 1'd0) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) begin
        keepbytes_V <= {{p_in_TKEEP_int_regslice[62:60]}};
    end
end

always @ (posedge ap_clk) begin
    if (((~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_286_p2 == 1'd0) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | (~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_262_p1 == 1'd0) & (grp_fu_246_p1 == 1'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_286_p2 == 1'd0) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_262_p1 == 1'd0) & (grp_fu_246_p1 == 1'd1) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) begin
        leftdata_V <= {{p_in_TDATA_int_regslice[511:480]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (insert_vlan_read_read_fu_140_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        p_vld1_reg_485 <= grp_nbread_fu_146_p5_0;
        tmp_data_V_reg_489 <= p_in_TDATA_int_regslice;
        tmp_last_V_reg_494 <= p_in_TLAST_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        p_vld7_reg_509 <= grp_nbread_fu_146_p5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        p_vld_reg_529 <= grp_nbread_fu_146_p5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((pfc_code_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (pfc_code_0_vld_reg == 1'b1)) | ((1'b1 == 1'b1) & (pfc_code_0_vld_reg == 1'b0)))) begin
        pfc_code_0_data_reg <= pfc_code;
    end
end

always @ (posedge ap_clk) begin
    if (((~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (insert_vlan_read_read_fu_140_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) begin
        reg_302 <= p_in_TKEEP_int_regslice;
        reg_309 <= p_in_TSTRB_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_246_p1 == 1'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_reg_541 <= {{p_in_TDATA_int_regslice[479:96]}};
        trunc_ln674_reg_536 <= trunc_ln674_fu_374_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_246_p1 == 1'd1) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln674_2_reg_516 <= trunc_ln674_2_fu_322_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((vlan_id_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (vlan_id_0_vld_reg == 1'b1)) | ((1'b1 == 1'b1) & (vlan_id_0_vld_reg == 1'b0)))) begin
        vlan_id_0_data_reg <= vlan_id;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((p_in_TVALID_int_regslice == 1'b1) & (((p_in_TVALID_int_regslice == 1'b1) & (((p_in_TVALID_int_regslice == 1'b1) & (((p_in_TVALID_int_regslice == 1'b1) & (((p_in_TVALID_int_regslice == 1'b1) & (((p_in_TVALID_int_regslice == 1'b1) & (((p_in_TVALID_int_regslice == 1'b1) & (((p_in_TVALID_int_regslice == 1'b1) & (((1'b0 == ap_block_pp0_stage0_11001) & (p_in_TVALID_int_regslice == 1'b1) & (insert_vlan_read_read_fu_140_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) | (~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) | (~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) | (~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) | (~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (insert_vlan_read_read_fu_140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))))) begin
        p_in_TREADY_int_regslice = 1'b1;
    end else begin
        p_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((~(current_stream_load_reg_499 == 2'd1) & ~(current_stream_load_reg_499 == 2'd2) & (insert_vlan_read_reg_481 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_vld_reg_529 == 1'd1)) | ((current_stream_load_reg_499 == 2'd1) & (insert_vlan_read_reg_481 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_vld7_reg_509 == 1'd1)) | ((current_stream_load_reg_499 == 2'd2) & (insert_vlan_read_reg_481 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (p_vld1_reg_485_pp0_iter1_reg == 1'd1) & (insert_vlan_read_reg_481_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (p_vld7_reg_509_pp0_iter1_reg == 1'd1) & (current_stream_load_reg_499_pp0_iter1_reg == 2'd1) & (insert_vlan_read_reg_481_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (current_stream_load_reg_499_pp0_iter1_reg == 2'd2) & (insert_vlan_read_reg_481_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((insert_vlan_read_reg_481 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_vld1_reg_485 == 1'd1)) | (~(current_stream_load_reg_499_pp0_iter1_reg == 2'd1) & ~(current_stream_load_reg_499_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (p_vld_reg_529_pp0_iter1_reg == 1'd1) & (insert_vlan_read_reg_481_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_out_TDATA_blk_n = p_out_TREADY_int_regslice;
    end else begin
        p_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_407)) begin
        if ((ap_predicate_op112_write_state2 == 1'b1)) begin
            p_out_TDATA_int_regslice = p_Result_s_fu_464_p8;
        end else if ((ap_predicate_op106_write_state2 == 1'b1)) begin
            p_out_TDATA_int_regslice = zext_ln232_fu_437_p1;
        end else if ((ap_predicate_op102_write_state2 == 1'b1)) begin
            p_out_TDATA_int_regslice = p_Result_1_fu_430_p3;
        end else if ((ap_predicate_op98_write_state2 == 1'b1)) begin
            p_out_TDATA_int_regslice = tmp_data_V_reg_489;
        end else begin
            p_out_TDATA_int_regslice = 'bx;
        end
    end else begin
        p_out_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_407)) begin
        if ((ap_predicate_op112_write_state2 == 1'b1)) begin
            p_out_TKEEP_int_regslice = ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_211;
        end else if ((ap_predicate_op106_write_state2 == 1'b1)) begin
            p_out_TKEEP_int_regslice = zext_ln232_1_fu_445_p1;
        end else if ((ap_predicate_op102_write_state2 == 1'b1)) begin
            p_out_TKEEP_int_regslice = ap_phi_reg_pp0_iter1_temp_p_keep_V_8_reg_176;
        end else if ((ap_predicate_op98_write_state2 == 1'b1)) begin
            p_out_TKEEP_int_regslice = reg_302;
        end else begin
            p_out_TKEEP_int_regslice = 'bx;
        end
    end else begin
        p_out_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_407)) begin
        if ((ap_predicate_op112_write_state2 == 1'b1)) begin
            p_out_TLAST_int_regslice = ap_phi_reg_pp0_iter1_temp_p_last_V_reg_227;
        end else if ((ap_predicate_op106_write_state2 == 1'b1)) begin
            p_out_TLAST_int_regslice = 1'd1;
        end else if ((ap_predicate_op102_write_state2 == 1'b1)) begin
            p_out_TLAST_int_regslice = ap_phi_reg_pp0_iter1_temp_p_last_V_4_reg_192;
        end else if ((ap_predicate_op98_write_state2 == 1'b1)) begin
            p_out_TLAST_int_regslice = tmp_last_V_reg_494;
        end else begin
            p_out_TLAST_int_regslice = 'bx;
        end
    end else begin
        p_out_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op106_write_state2 == 1'b1))) begin
        p_out_TSTRB_int_regslice = 64'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op112_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_write_state2 == 1'b1)))) begin
        p_out_TSTRB_int_regslice = reg_309;
    end else begin
        p_out_TSTRB_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op112_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_write_state2 == 1'b1)))) begin
        p_out_TVALID_int_regslice = 1'b1;
    end else begin
        p_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) begin
        pfc_code_0_ack_out = 1'b1;
    end else begin
        pfc_code_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) begin
        vlan_id_0_ack_out = 1'b1;
    end else begin
        vlan_id_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op112_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op102_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op98_write_state2 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_p_out_V_data_V_U_apdone_blk == 1'b1) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op119_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op117_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op113_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op112_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op102_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op98_write_state2 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_p_out_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op119_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op117_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op113_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op112_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op102_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op98_write_state2 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_p_out_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op119_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op117_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op113_write_state3 == 1'b1)))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = (((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op112_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op102_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op98_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op112_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op102_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op98_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_io = (((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op119_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op117_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op113_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((regslice_both_p_out_V_data_V_U_apdone_blk == 1'b1) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op119_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op117_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op113_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_215 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_condition_266 = ((grp_fu_286_p2 == 1'd1) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_278 = (~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (grp_fu_286_p2 == 1'd1) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_334 = ((grp_fu_262_p1 == 1'd0) & (grp_fu_246_p1 == 1'd1) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_339 = ((grp_fu_286_p2 == 1'd0) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (current_stream_load_load_fu_314_p1 == 2'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_349 = (~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (grp_fu_262_p1 == 1'd0) & (grp_fu_246_p1 == 1'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_351 = (~(current_stream_load_load_fu_314_p1 == 2'd2) & ~(current_stream_load_load_fu_314_p1 == 2'd1) & (grp_fu_286_p2 == 1'd0) & (grp_fu_262_p1 == 1'd1) & (grp_fu_246_p1 == 1'd1) & (insert_vlan_read_read_fu_140_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_407 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_temp_p_keep_V_8_reg_176 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_p_keep_V_reg_211 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_p_last_V_4_reg_192 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_p_last_V_reg_227 = 'bx;

always @ (*) begin
    ap_predicate_op102_write_state2 = ((current_stream_load_reg_499 == 2'd1) & (insert_vlan_read_reg_481 == 1'd1) & (p_vld7_reg_509 == 1'd1));
end

always @ (*) begin
    ap_predicate_op106_write_state2 = ((current_stream_load_reg_499 == 2'd2) & (insert_vlan_read_reg_481 == 1'd1));
end

always @ (*) begin
    ap_predicate_op112_write_state2 = (~(current_stream_load_reg_499 == 2'd1) & ~(current_stream_load_reg_499 == 2'd2) & (insert_vlan_read_reg_481 == 1'd1) & (p_vld_reg_529 == 1'd1));
end

always @ (*) begin
    ap_predicate_op113_write_state3 = ((p_vld1_reg_485_pp0_iter1_reg == 1'd1) & (insert_vlan_read_reg_481_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op115_write_state3 = ((p_vld7_reg_509_pp0_iter1_reg == 1'd1) & (current_stream_load_reg_499_pp0_iter1_reg == 2'd1) & (insert_vlan_read_reg_481_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op117_write_state3 = ((current_stream_load_reg_499_pp0_iter1_reg == 2'd2) & (insert_vlan_read_reg_481_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op119_write_state3 = (~(current_stream_load_reg_499_pp0_iter1_reg == 2'd1) & ~(current_stream_load_reg_499_pp0_iter1_reg == 2'd2) & (p_vld_reg_529_pp0_iter1_reg == 1'd1) & (insert_vlan_read_reg_481_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op98_write_state2 = ((insert_vlan_read_reg_481 == 1'd0) & (p_vld1_reg_485 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign current_stream_load_load_fu_314_p1 = current_stream;

assign grp_fu_246_p1 = grp_nbread_fu_146_p5_0;

assign grp_fu_262_p1 = p_in_TLAST_int_regslice;

assign grp_fu_276_p4 = {{p_in_TKEEP_int_regslice[63:60]}};

assign grp_fu_286_p2 = ((grp_fu_276_p4 == 4'd0) ? 1'b1 : 1'b0);

assign grp_nbread_fu_146_p5_0 = p_in_TVALID_int_regslice;

assign insert_vlan_read_read_fu_140_p2 = insert_vlan;

assign p_Result_1_fu_430_p3 = {{trunc_ln674_2_reg_516}, {temp_p_data_V_reg_503}};

assign p_Result_s_fu_464_p8 = {{{{{{{tmp_1_reg_541}, {trunc_ln674_1_fu_450_p1}}, {pfc_code_0_data_reg}}, {1'd0}}, {tmp_s_fu_454_p4}}, {16'd129}}, {trunc_ln674_reg_536}};

assign p_in_TREADY = regslice_both_p_in_V_data_V_U_ack_in;

assign p_out_TVALID = regslice_both_p_out_V_data_V_U_vld_out;

assign r_V_1_fu_350_p2 = p_in_TKEEP_int_regslice << 64'd4;

assign r_V_fu_418_p2 = p_in_TKEEP_int_regslice << 64'd4;

assign temp_p_keep_V_3_fu_424_p2 = (r_V_fu_418_p2 | 64'd15);

assign temp_p_keep_V_6_fu_356_p2 = (r_V_1_fu_350_p2 | 64'd15);

assign tmp_s_fu_454_p4 = {{vlan_id_0_data_reg[11:8]}};

assign trunc_ln674_1_fu_450_p1 = vlan_id_0_data_reg[7:0];

assign trunc_ln674_2_fu_322_p1 = p_in_TDATA_int_regslice[479:0];

assign trunc_ln674_fu_374_p1 = p_in_TDATA_int_regslice[95:0];

assign zext_ln232_1_fu_445_p1 = keepbytes_V;

assign zext_ln232_fu_437_p1 = temp_p_data_V_reg_503;


reg find_kernel_block = 0;
// synthesis translate_off
`include "vlan_pfc_inserter_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //vlan_pfc_inserter

