<root><simulation><result_generated_time />2023-05-13 00:38:27<layer><layer_spec />{'B': 1, 'K': 32, 'C': 144, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />3612672<total_data_size_element />{'W': 4608, 'I': 112896, 'O': 25088}<total_data_reuse />{'W': 784, 'I': 32.0, 'O': 144}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'K_8']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [768, 1, 1], 'I': [384, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 24)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 24)]], [], []]<O />[[[('C', 16)], [('C', 24)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('OX', 14), ('K', 4), ('K', 4), ('OY', 14)], [], []]<I />[[('OY', 2), ('OX', 2), ('OX', 14), ('K', 4), ('K', 4)], [('OY', 14)], []]<O />[[('OY', 2), ('OX', 2)], [('OX', 14), ('K', 4), ('K', 4), ('OY', 14)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 784, 1, 1], 'I': [2.0, 16.0, 1.0, 1.0], 'O': [384.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 98304, 98304], 'I': [448, 2408448, 2408448], 'O': [32, 200704, 200704], 'O_partial': [0, 0, 0], 'O_final': [32, 200704, 200704]}<actual_mem_utilization_individual />{'W': [0.25, 0.0, 0.0], 'I': [0.88, 0.07, 0.0], 'O': [0.06, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.08, 0.0], 'I': [0.88, 0.08, 0.0], 'O': [0.06, 0.08, 0.0]}<effective_mem_size_bit />{'W': [128, 98304, 98304], 'I': [448, 2408448, 2408448], 'O': [16, 14336, 200704], 'O_partial': [0, 0, 0], 'O_final': [16, 14336, 200704]}<total_unit_count />{'W': [768, 768, 1, 1], 'I': [768, 384, 1, 1], 'O': [768, 2, 1, 1]}<unique_unit_count />{'W': [768, 768, 1, 1], 'I': [384, 384, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [384.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[64512, 4608], [4608, 4608], [4608, 0]]<I />[[1806336, 112896], [112896, 112896], [112896, 0]]<O />[[(0, 25088), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 25088), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[8064, 576], [72, 72], [18, 0]]<I />[[225792, 14112], [1764, 1764], [441, 0]]<O />[[(0, 3136), (3136, 0)], [(0, 392), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 3136], [3136, 0]), ([0, 392], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />3612672<idle />1204224</mac_count></basic_info><energy><total_energy />7958781.7<mem_energy_breakdown><W />[2.9, 14.3, 24.0]<I />[81.0, 349.6, 587.3]<O />[2.2, 77.7, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />7897301.0<idle_MAC />60211.2<total />7957512.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4423<utilization_without_data_loading />0.5813<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.5897<mac_utilize_temporal_without_data_loading />0.7751</mac_array_utilization><latency><latency_cycle_with_data_loading />21272<latency_cycle_without_data_loading />16184<ideal_computing_cycle />12544<data_loading><load_cycle_total />5088<load_cycle_individual />{'W': [192, 192, 0], 'I': [336, 4704, 0]}<load_cycle_combined />{'W': 193, 'I': 4704}</data_loading><mem_stalling><mem_stall_cycle_total />3640<mem_stall_cycle_individual />{'W': [[-12543], [-12544, -12544], [-12544, -12544]], 'I': [[-12543], [-637, 3640], [-12544, -12544]], 'O': [[-12544], [-12544, -12544], [-12152, -12446]]}<mem_stall_cycle_shared />{'W': [[-12543], [-12544, 3640], [0, 0]], 'I': [[-12543], [-637, 3640], [0, 0]], 'O': [[-12544], [-12544, -12544], [-12152, -12446]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 98304, 98304], 'I': [448, 2408448, 2408448], 'O': [32, 200704, 200704], 'O_partial': [0, 0, 0], 'O_final': [32, 200704, 200704]}<data_size_each_level_total />{'W': [98304, 98304, 98304], 'I': [172032, 2408448, 2408448], 'O': [64, 200704, 200704]}<loop_cycles_each_level />{'W': [12544, 12544, 12544], 'I': [896, 12544, 12544], 'O': [4, 12544, 12544]}<top_ir_loop_size />{'W': [14, 1, 1], 'I': [16, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [7.8, 7.8], [7.8, 7.8]], 'I': [[8.0, 0.5], [192.0, 192.0], [192.0, 192.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.1], [109.7, 7.8], [7.8, 7.8]], 'I': [[8.0, 8.0], [3072.0, 192.0], [192.0, 192.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [7.8, 7.8], [7.8, 0]], 'I': [[8.0, 8.0], [3072.0, 192.0], [192.0, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [3095.8, 215.8], [199.8, 16.0]], 'I': [[8.0, 8.0], [3095.8, 215.8], [199.8, 16.0]], 'O': [[8.0, 8.0], [3095.8, 215.8], [199.8, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12544], [12544, 12544, 1], [12544, 12544, 1]], 'I': [[1, 1, 12544], [56, 896, 14], [12544, 12544, 1]], 'O': [[1, 1, 12544], [4, 4, 3136], [12544, 12544, 1]]}<trans_time_real />{'W': [[0, 1, 12544], [[2, 12544, 1], [192, 12544, 1]], [[192, 12544, 1], [48, 12544, 1]]], 'I': [[0, 1, 12544], [[7, 896, 14], [336, 896, 14]], [[4704, 12544, 1], [1176, 12544, 1]]], 'O': [[0, 1, 12544], [[0, 4, 3136], [0, 4, 3136]], [[392, 12544, 1], [98, 12544, 1]]]}<single_stall_cycle />{'W': [[-1], [-12542, -12352], [-12352, -12496]], 'I': [[-1], [-49, 280], [-7840, -11368]], 'O': [[-1], [-4, -4], [-12152, -12446]]}<single_stall_count />{'W': [12543, 0, 0], 'I': [12543, 13, 0], 'O': [12544, 3136, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}, 1: {'W': [0, 0], 'I': [728, 0], 'O': [0, 392]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-12544, -12544], [-12152, -12544]], 1: [[-11816, -12544], [-12544, -12152]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.1<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>