|mips_cpu
clk => clk.IN3
rst => rst.IN2
dbg_pc[0] << pc[0].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[1] << pc[1].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[2] << pc[2].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[3] << pc[3].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[4] << pc[4].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[5] << pc[5].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[6] << pc[6].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[7] << pc[7].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[8] << pc[8].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[9] << pc[9].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[10] << pc[10].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[11] << pc[11].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[12] << pc[12].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[13] << pc[13].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[14] << pc[14].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[15] << pc[15].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[16] << pc[16].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[17] << pc[17].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[18] << pc[18].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[19] << pc[19].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[20] << pc[20].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[21] << pc[21].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[22] << pc[22].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[23] << pc[23].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[24] << pc[24].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[25] << pc[25].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[26] << pc[26].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[27] << pc[27].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[28] << pc[28].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[29] << pc[29].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[30] << pc[30].DB_MAX_OUTPUT_PORT_TYPE
dbg_pc[31] << pc[31].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[0] << instr[0].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[1] << instr[1].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[2] << instr[2].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[3] << instr[3].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[4] << instr[4].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[5] << instr[5].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[6] << instr[6].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[7] << instr[7].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[8] << instr[8].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[9] << instr[9].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[10] << instr[10].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[11] << instr[11].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[12] << instr[12].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[13] << instr[13].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[14] << instr[14].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[15] << instr[15].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[16] << instr[16].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[17] << instr[17].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[18] << instr[18].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[19] << instr[19].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[20] << instr[20].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[21] << instr[21].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[22] << instr[22].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[23] << instr[23].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[24] << instr[24].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[25] << instr[25].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[26] << instr[26].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[27] << instr[27].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[28] << instr[28].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[29] << instr[29].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[30] << instr[30].DB_MAX_OUTPUT_PORT_TYPE
dbg_instr[31] << instr[31].DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|pc_reg:pcreg_inst
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
clk => pc[16]~reg0.CLK
clk => pc[17]~reg0.CLK
clk => pc[18]~reg0.CLK
clk => pc[19]~reg0.CLK
clk => pc[20]~reg0.CLK
clk => pc[21]~reg0.CLK
clk => pc[22]~reg0.CLK
clk => pc[23]~reg0.CLK
clk => pc[24]~reg0.CLK
clk => pc[25]~reg0.CLK
clk => pc[26]~reg0.CLK
clk => pc[27]~reg0.CLK
clk => pc[28]~reg0.CLK
clk => pc[29]~reg0.CLK
clk => pc[30]~reg0.CLK
clk => pc[31]~reg0.CLK
rst => pc[0]~reg0.ACLR
rst => pc[1]~reg0.ACLR
rst => pc[2]~reg0.ACLR
rst => pc[3]~reg0.ACLR
rst => pc[4]~reg0.ACLR
rst => pc[5]~reg0.ACLR
rst => pc[6]~reg0.ACLR
rst => pc[7]~reg0.ACLR
rst => pc[8]~reg0.ACLR
rst => pc[9]~reg0.ACLR
rst => pc[10]~reg0.ACLR
rst => pc[11]~reg0.ACLR
rst => pc[12]~reg0.ACLR
rst => pc[13]~reg0.ACLR
rst => pc[14]~reg0.ACLR
rst => pc[15]~reg0.ACLR
rst => pc[16]~reg0.ACLR
rst => pc[17]~reg0.ACLR
rst => pc[18]~reg0.ACLR
rst => pc[19]~reg0.ACLR
rst => pc[20]~reg0.ACLR
rst => pc[21]~reg0.ACLR
rst => pc[22]~reg0.ACLR
rst => pc[23]~reg0.ACLR
rst => pc[24]~reg0.ACLR
rst => pc[25]~reg0.ACLR
rst => pc[26]~reg0.ACLR
rst => pc[27]~reg0.ACLR
rst => pc[28]~reg0.ACLR
rst => pc[29]~reg0.ACLR
rst => pc[30]~reg0.ACLR
rst => pc[31]~reg0.ACLR
pc_next[0] => pc[0]~reg0.DATAIN
pc_next[1] => pc[1]~reg0.DATAIN
pc_next[2] => pc[2]~reg0.DATAIN
pc_next[3] => pc[3]~reg0.DATAIN
pc_next[4] => pc[4]~reg0.DATAIN
pc_next[5] => pc[5]~reg0.DATAIN
pc_next[6] => pc[6]~reg0.DATAIN
pc_next[7] => pc[7]~reg0.DATAIN
pc_next[8] => pc[8]~reg0.DATAIN
pc_next[9] => pc[9]~reg0.DATAIN
pc_next[10] => pc[10]~reg0.DATAIN
pc_next[11] => pc[11]~reg0.DATAIN
pc_next[12] => pc[12]~reg0.DATAIN
pc_next[13] => pc[13]~reg0.DATAIN
pc_next[14] => pc[14]~reg0.DATAIN
pc_next[15] => pc[15]~reg0.DATAIN
pc_next[16] => pc[16]~reg0.DATAIN
pc_next[17] => pc[17]~reg0.DATAIN
pc_next[18] => pc[18]~reg0.DATAIN
pc_next[19] => pc[19]~reg0.DATAIN
pc_next[20] => pc[20]~reg0.DATAIN
pc_next[21] => pc[21]~reg0.DATAIN
pc_next[22] => pc[22]~reg0.DATAIN
pc_next[23] => pc[23]~reg0.DATAIN
pc_next[24] => pc[24]~reg0.DATAIN
pc_next[25] => pc[25]~reg0.DATAIN
pc_next[26] => pc[26]~reg0.DATAIN
pc_next[27] => pc[27]~reg0.DATAIN
pc_next[28] => pc[28]~reg0.DATAIN
pc_next[29] => pc[29]~reg0.DATAIN
pc_next[30] => pc[30]~reg0.DATAIN
pc_next[31] => pc[31]~reg0.DATAIN
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|imem:imem_inst
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => RAM.RADDR
addr[3] => RAM.RADDR1
addr[4] => RAM.RADDR2
addr[5] => RAM.RADDR3
addr[6] => RAM.RADDR4
addr[7] => RAM.RADDR5
addr[8] => RAM.RADDR6
addr[9] => RAM.RADDR7
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
instr[0] <= RAM.DATAOUT
instr[1] <= RAM.DATAOUT1
instr[2] <= RAM.DATAOUT2
instr[3] <= RAM.DATAOUT3
instr[4] <= RAM.DATAOUT4
instr[5] <= RAM.DATAOUT5
instr[6] <= RAM.DATAOUT6
instr[7] <= RAM.DATAOUT7
instr[8] <= RAM.DATAOUT8
instr[9] <= RAM.DATAOUT9
instr[10] <= RAM.DATAOUT10
instr[11] <= RAM.DATAOUT11
instr[12] <= RAM.DATAOUT12
instr[13] <= RAM.DATAOUT13
instr[14] <= RAM.DATAOUT14
instr[15] <= RAM.DATAOUT15
instr[16] <= RAM.DATAOUT16
instr[17] <= RAM.DATAOUT17
instr[18] <= RAM.DATAOUT18
instr[19] <= RAM.DATAOUT19
instr[20] <= RAM.DATAOUT20
instr[21] <= RAM.DATAOUT21
instr[22] <= RAM.DATAOUT22
instr[23] <= RAM.DATAOUT23
instr[24] <= RAM.DATAOUT24
instr[25] <= RAM.DATAOUT25
instr[26] <= RAM.DATAOUT26
instr[27] <= RAM.DATAOUT27
instr[28] <= RAM.DATAOUT28
instr[29] <= RAM.DATAOUT29
instr[30] <= RAM.DATAOUT30
instr[31] <= RAM.DATAOUT31


|mips_cpu|add32:pc_adder
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|control_unit:ctrl_inst
op[0] => Equal0.IN5
op[0] => Equal2.IN2
op[0] => Equal3.IN3
op[0] => Equal4.IN5
op[0] => Equal5.IN1
op[0] => Equal6.IN5
op[0] => Equal7.IN2
op[0] => Equal8.IN5
op[0] => Equal9.IN5
op[0] => Equal10.IN2
op[0] => Equal11.IN3
op[0] => Equal12.IN1
op[0] => Equal13.IN2
op[0] => Equal14.IN5
op[0] => Equal15.IN1
op[0] => Equal16.IN5
op[0] => Equal17.IN2
op[0] => Equal18.IN0
op[0] => Equal21.IN5
op[1] => Equal0.IN4
op[1] => Equal2.IN1
op[1] => Equal3.IN2
op[1] => Equal4.IN4
op[1] => Equal5.IN5
op[1] => Equal6.IN4
op[1] => Equal7.IN5
op[1] => Equal8.IN2
op[1] => Equal9.IN1
op[1] => Equal10.IN1
op[1] => Equal11.IN2
op[1] => Equal12.IN0
op[1] => Equal13.IN1
op[1] => Equal14.IN4
op[1] => Equal15.IN5
op[1] => Equal16.IN1
op[1] => Equal17.IN1
op[1] => Equal18.IN5
op[1] => Equal21.IN0
op[2] => Equal0.IN3
op[2] => Equal2.IN5
op[2] => Equal3.IN5
op[2] => Equal4.IN3
op[2] => Equal5.IN4
op[2] => Equal6.IN1
op[2] => Equal7.IN1
op[2] => Equal8.IN1
op[2] => Equal9.IN4
op[2] => Equal10.IN5
op[2] => Equal11.IN1
op[2] => Equal12.IN5
op[2] => Equal13.IN5
op[2] => Equal14.IN0
op[2] => Equal15.IN0
op[2] => Equal16.IN0
op[2] => Equal17.IN0
op[2] => Equal18.IN4
op[2] => Equal21.IN4
op[3] => Equal0.IN2
op[3] => Equal2.IN4
op[3] => Equal3.IN1
op[3] => Equal4.IN0
op[3] => Equal5.IN0
op[3] => Equal6.IN0
op[3] => Equal7.IN0
op[3] => Equal8.IN0
op[3] => Equal9.IN0
op[3] => Equal10.IN0
op[3] => Equal11.IN0
op[3] => Equal12.IN4
op[3] => Equal13.IN4
op[3] => Equal14.IN3
op[3] => Equal15.IN4
op[3] => Equal16.IN4
op[3] => Equal17.IN5
op[3] => Equal18.IN3
op[3] => Equal21.IN3
op[4] => Equal0.IN1
op[4] => Equal2.IN3
op[4] => Equal3.IN4
op[4] => Equal4.IN2
op[4] => Equal5.IN3
op[4] => Equal6.IN3
op[4] => Equal7.IN4
op[4] => Equal8.IN4
op[4] => Equal9.IN3
op[4] => Equal10.IN4
op[4] => Equal11.IN5
op[4] => Equal12.IN3
op[4] => Equal13.IN3
op[4] => Equal14.IN2
op[4] => Equal15.IN3
op[4] => Equal16.IN3
op[4] => Equal17.IN4
op[4] => Equal18.IN2
op[4] => Equal21.IN2
op[5] => Equal0.IN0
op[5] => Equal2.IN0
op[5] => Equal3.IN0
op[5] => Equal4.IN1
op[5] => Equal5.IN2
op[5] => Equal6.IN2
op[5] => Equal7.IN3
op[5] => Equal8.IN3
op[5] => Equal9.IN2
op[5] => Equal10.IN3
op[5] => Equal11.IN4
op[5] => Equal12.IN2
op[5] => Equal13.IN0
op[5] => Equal14.IN1
op[5] => Equal15.IN2
op[5] => Equal16.IN2
op[5] => Equal17.IN3
op[5] => Equal18.IN1
op[5] => Equal21.IN1
funct[0] => Equal1.IN5
funct[1] => Equal1.IN4
funct[2] => Equal1.IN3
funct[3] => Equal1.IN0
funct[4] => Equal1.IN2
funct[5] => Equal1.IN1
rt[0] => Equal19.IN4
rt[0] => Equal20.IN0
rt[1] => Equal19.IN3
rt[1] => Equal20.IN4
rt[2] => Equal19.IN2
rt[2] => Equal20.IN3
rt[3] => Equal19.IN1
rt[3] => Equal20.IN2
rt[4] => Equal19.IN0
rt[4] => Equal20.IN1
reg_dst <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
alu_src <= alu_src.DB_MAX_OUTPUT_PORT_TYPE
mem_to_reg <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
reg_write <= reg_write.DB_MAX_OUTPUT_PORT_TYPE
mem_read <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
branch <= branch.DB_MAX_OUTPUT_PORT_TYPE
branch_type[0] <= branch_type.DB_MAX_OUTPUT_PORT_TYPE
branch_type[1] <= branch_type.DB_MAX_OUTPUT_PORT_TYPE
branch_type[2] <= branch_type.DB_MAX_OUTPUT_PORT_TYPE
jump <= jump.DB_MAX_OUTPUT_PORT_TYPE
link <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
jr <= comb.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[3] <= <GND>


|mips_cpu|reg_file:rf_inst
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[0][8].CLK
clk => registers[0][9].CLK
clk => registers[0][10].CLK
clk => registers[0][11].CLK
clk => registers[0][12].CLK
clk => registers[0][13].CLK
clk => registers[0][14].CLK
clk => registers[0][15].CLK
clk => registers[0][16].CLK
clk => registers[0][17].CLK
clk => registers[0][18].CLK
clk => registers[0][19].CLK
clk => registers[0][20].CLK
clk => registers[0][21].CLK
clk => registers[0][22].CLK
clk => registers[0][23].CLK
clk => registers[0][24].CLK
clk => registers[0][25].CLK
clk => registers[0][26].CLK
clk => registers[0][27].CLK
clk => registers[0][28].CLK
clk => registers[0][29].CLK
clk => registers[0][30].CLK
clk => registers[0][31].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[1][8].CLK
clk => registers[1][9].CLK
clk => registers[1][10].CLK
clk => registers[1][11].CLK
clk => registers[1][12].CLK
clk => registers[1][13].CLK
clk => registers[1][14].CLK
clk => registers[1][15].CLK
clk => registers[1][16].CLK
clk => registers[1][17].CLK
clk => registers[1][18].CLK
clk => registers[1][19].CLK
clk => registers[1][20].CLK
clk => registers[1][21].CLK
clk => registers[1][22].CLK
clk => registers[1][23].CLK
clk => registers[1][24].CLK
clk => registers[1][25].CLK
clk => registers[1][26].CLK
clk => registers[1][27].CLK
clk => registers[1][28].CLK
clk => registers[1][29].CLK
clk => registers[1][30].CLK
clk => registers[1][31].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[2][8].CLK
clk => registers[2][9].CLK
clk => registers[2][10].CLK
clk => registers[2][11].CLK
clk => registers[2][12].CLK
clk => registers[2][13].CLK
clk => registers[2][14].CLK
clk => registers[2][15].CLK
clk => registers[2][16].CLK
clk => registers[2][17].CLK
clk => registers[2][18].CLK
clk => registers[2][19].CLK
clk => registers[2][20].CLK
clk => registers[2][21].CLK
clk => registers[2][22].CLK
clk => registers[2][23].CLK
clk => registers[2][24].CLK
clk => registers[2][25].CLK
clk => registers[2][26].CLK
clk => registers[2][27].CLK
clk => registers[2][28].CLK
clk => registers[2][29].CLK
clk => registers[2][30].CLK
clk => registers[2][31].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[3][8].CLK
clk => registers[3][9].CLK
clk => registers[3][10].CLK
clk => registers[3][11].CLK
clk => registers[3][12].CLK
clk => registers[3][13].CLK
clk => registers[3][14].CLK
clk => registers[3][15].CLK
clk => registers[3][16].CLK
clk => registers[3][17].CLK
clk => registers[3][18].CLK
clk => registers[3][19].CLK
clk => registers[3][20].CLK
clk => registers[3][21].CLK
clk => registers[3][22].CLK
clk => registers[3][23].CLK
clk => registers[3][24].CLK
clk => registers[3][25].CLK
clk => registers[3][26].CLK
clk => registers[3][27].CLK
clk => registers[3][28].CLK
clk => registers[3][29].CLK
clk => registers[3][30].CLK
clk => registers[3][31].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[4][8].CLK
clk => registers[4][9].CLK
clk => registers[4][10].CLK
clk => registers[4][11].CLK
clk => registers[4][12].CLK
clk => registers[4][13].CLK
clk => registers[4][14].CLK
clk => registers[4][15].CLK
clk => registers[4][16].CLK
clk => registers[4][17].CLK
clk => registers[4][18].CLK
clk => registers[4][19].CLK
clk => registers[4][20].CLK
clk => registers[4][21].CLK
clk => registers[4][22].CLK
clk => registers[4][23].CLK
clk => registers[4][24].CLK
clk => registers[4][25].CLK
clk => registers[4][26].CLK
clk => registers[4][27].CLK
clk => registers[4][28].CLK
clk => registers[4][29].CLK
clk => registers[4][30].CLK
clk => registers[4][31].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[5][8].CLK
clk => registers[5][9].CLK
clk => registers[5][10].CLK
clk => registers[5][11].CLK
clk => registers[5][12].CLK
clk => registers[5][13].CLK
clk => registers[5][14].CLK
clk => registers[5][15].CLK
clk => registers[5][16].CLK
clk => registers[5][17].CLK
clk => registers[5][18].CLK
clk => registers[5][19].CLK
clk => registers[5][20].CLK
clk => registers[5][21].CLK
clk => registers[5][22].CLK
clk => registers[5][23].CLK
clk => registers[5][24].CLK
clk => registers[5][25].CLK
clk => registers[5][26].CLK
clk => registers[5][27].CLK
clk => registers[5][28].CLK
clk => registers[5][29].CLK
clk => registers[5][30].CLK
clk => registers[5][31].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[6][8].CLK
clk => registers[6][9].CLK
clk => registers[6][10].CLK
clk => registers[6][11].CLK
clk => registers[6][12].CLK
clk => registers[6][13].CLK
clk => registers[6][14].CLK
clk => registers[6][15].CLK
clk => registers[6][16].CLK
clk => registers[6][17].CLK
clk => registers[6][18].CLK
clk => registers[6][19].CLK
clk => registers[6][20].CLK
clk => registers[6][21].CLK
clk => registers[6][22].CLK
clk => registers[6][23].CLK
clk => registers[6][24].CLK
clk => registers[6][25].CLK
clk => registers[6][26].CLK
clk => registers[6][27].CLK
clk => registers[6][28].CLK
clk => registers[6][29].CLK
clk => registers[6][30].CLK
clk => registers[6][31].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[7][8].CLK
clk => registers[7][9].CLK
clk => registers[7][10].CLK
clk => registers[7][11].CLK
clk => registers[7][12].CLK
clk => registers[7][13].CLK
clk => registers[7][14].CLK
clk => registers[7][15].CLK
clk => registers[7][16].CLK
clk => registers[7][17].CLK
clk => registers[7][18].CLK
clk => registers[7][19].CLK
clk => registers[7][20].CLK
clk => registers[7][21].CLK
clk => registers[7][22].CLK
clk => registers[7][23].CLK
clk => registers[7][24].CLK
clk => registers[7][25].CLK
clk => registers[7][26].CLK
clk => registers[7][27].CLK
clk => registers[7][28].CLK
clk => registers[7][29].CLK
clk => registers[7][30].CLK
clk => registers[7][31].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[8][8].CLK
clk => registers[8][9].CLK
clk => registers[8][10].CLK
clk => registers[8][11].CLK
clk => registers[8][12].CLK
clk => registers[8][13].CLK
clk => registers[8][14].CLK
clk => registers[8][15].CLK
clk => registers[8][16].CLK
clk => registers[8][17].CLK
clk => registers[8][18].CLK
clk => registers[8][19].CLK
clk => registers[8][20].CLK
clk => registers[8][21].CLK
clk => registers[8][22].CLK
clk => registers[8][23].CLK
clk => registers[8][24].CLK
clk => registers[8][25].CLK
clk => registers[8][26].CLK
clk => registers[8][27].CLK
clk => registers[8][28].CLK
clk => registers[8][29].CLK
clk => registers[8][30].CLK
clk => registers[8][31].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[9][8].CLK
clk => registers[9][9].CLK
clk => registers[9][10].CLK
clk => registers[9][11].CLK
clk => registers[9][12].CLK
clk => registers[9][13].CLK
clk => registers[9][14].CLK
clk => registers[9][15].CLK
clk => registers[9][16].CLK
clk => registers[9][17].CLK
clk => registers[9][18].CLK
clk => registers[9][19].CLK
clk => registers[9][20].CLK
clk => registers[9][21].CLK
clk => registers[9][22].CLK
clk => registers[9][23].CLK
clk => registers[9][24].CLK
clk => registers[9][25].CLK
clk => registers[9][26].CLK
clk => registers[9][27].CLK
clk => registers[9][28].CLK
clk => registers[9][29].CLK
clk => registers[9][30].CLK
clk => registers[9][31].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[10][8].CLK
clk => registers[10][9].CLK
clk => registers[10][10].CLK
clk => registers[10][11].CLK
clk => registers[10][12].CLK
clk => registers[10][13].CLK
clk => registers[10][14].CLK
clk => registers[10][15].CLK
clk => registers[10][16].CLK
clk => registers[10][17].CLK
clk => registers[10][18].CLK
clk => registers[10][19].CLK
clk => registers[10][20].CLK
clk => registers[10][21].CLK
clk => registers[10][22].CLK
clk => registers[10][23].CLK
clk => registers[10][24].CLK
clk => registers[10][25].CLK
clk => registers[10][26].CLK
clk => registers[10][27].CLK
clk => registers[10][28].CLK
clk => registers[10][29].CLK
clk => registers[10][30].CLK
clk => registers[10][31].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[11][8].CLK
clk => registers[11][9].CLK
clk => registers[11][10].CLK
clk => registers[11][11].CLK
clk => registers[11][12].CLK
clk => registers[11][13].CLK
clk => registers[11][14].CLK
clk => registers[11][15].CLK
clk => registers[11][16].CLK
clk => registers[11][17].CLK
clk => registers[11][18].CLK
clk => registers[11][19].CLK
clk => registers[11][20].CLK
clk => registers[11][21].CLK
clk => registers[11][22].CLK
clk => registers[11][23].CLK
clk => registers[11][24].CLK
clk => registers[11][25].CLK
clk => registers[11][26].CLK
clk => registers[11][27].CLK
clk => registers[11][28].CLK
clk => registers[11][29].CLK
clk => registers[11][30].CLK
clk => registers[11][31].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[12][8].CLK
clk => registers[12][9].CLK
clk => registers[12][10].CLK
clk => registers[12][11].CLK
clk => registers[12][12].CLK
clk => registers[12][13].CLK
clk => registers[12][14].CLK
clk => registers[12][15].CLK
clk => registers[12][16].CLK
clk => registers[12][17].CLK
clk => registers[12][18].CLK
clk => registers[12][19].CLK
clk => registers[12][20].CLK
clk => registers[12][21].CLK
clk => registers[12][22].CLK
clk => registers[12][23].CLK
clk => registers[12][24].CLK
clk => registers[12][25].CLK
clk => registers[12][26].CLK
clk => registers[12][27].CLK
clk => registers[12][28].CLK
clk => registers[12][29].CLK
clk => registers[12][30].CLK
clk => registers[12][31].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[13][8].CLK
clk => registers[13][9].CLK
clk => registers[13][10].CLK
clk => registers[13][11].CLK
clk => registers[13][12].CLK
clk => registers[13][13].CLK
clk => registers[13][14].CLK
clk => registers[13][15].CLK
clk => registers[13][16].CLK
clk => registers[13][17].CLK
clk => registers[13][18].CLK
clk => registers[13][19].CLK
clk => registers[13][20].CLK
clk => registers[13][21].CLK
clk => registers[13][22].CLK
clk => registers[13][23].CLK
clk => registers[13][24].CLK
clk => registers[13][25].CLK
clk => registers[13][26].CLK
clk => registers[13][27].CLK
clk => registers[13][28].CLK
clk => registers[13][29].CLK
clk => registers[13][30].CLK
clk => registers[13][31].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[14][8].CLK
clk => registers[14][9].CLK
clk => registers[14][10].CLK
clk => registers[14][11].CLK
clk => registers[14][12].CLK
clk => registers[14][13].CLK
clk => registers[14][14].CLK
clk => registers[14][15].CLK
clk => registers[14][16].CLK
clk => registers[14][17].CLK
clk => registers[14][18].CLK
clk => registers[14][19].CLK
clk => registers[14][20].CLK
clk => registers[14][21].CLK
clk => registers[14][22].CLK
clk => registers[14][23].CLK
clk => registers[14][24].CLK
clk => registers[14][25].CLK
clk => registers[14][26].CLK
clk => registers[14][27].CLK
clk => registers[14][28].CLK
clk => registers[14][29].CLK
clk => registers[14][30].CLK
clk => registers[14][31].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => registers[15][8].CLK
clk => registers[15][9].CLK
clk => registers[15][10].CLK
clk => registers[15][11].CLK
clk => registers[15][12].CLK
clk => registers[15][13].CLK
clk => registers[15][14].CLK
clk => registers[15][15].CLK
clk => registers[15][16].CLK
clk => registers[15][17].CLK
clk => registers[15][18].CLK
clk => registers[15][19].CLK
clk => registers[15][20].CLK
clk => registers[15][21].CLK
clk => registers[15][22].CLK
clk => registers[15][23].CLK
clk => registers[15][24].CLK
clk => registers[15][25].CLK
clk => registers[15][26].CLK
clk => registers[15][27].CLK
clk => registers[15][28].CLK
clk => registers[15][29].CLK
clk => registers[15][30].CLK
clk => registers[15][31].CLK
clk => registers[16][0].CLK
clk => registers[16][1].CLK
clk => registers[16][2].CLK
clk => registers[16][3].CLK
clk => registers[16][4].CLK
clk => registers[16][5].CLK
clk => registers[16][6].CLK
clk => registers[16][7].CLK
clk => registers[16][8].CLK
clk => registers[16][9].CLK
clk => registers[16][10].CLK
clk => registers[16][11].CLK
clk => registers[16][12].CLK
clk => registers[16][13].CLK
clk => registers[16][14].CLK
clk => registers[16][15].CLK
clk => registers[16][16].CLK
clk => registers[16][17].CLK
clk => registers[16][18].CLK
clk => registers[16][19].CLK
clk => registers[16][20].CLK
clk => registers[16][21].CLK
clk => registers[16][22].CLK
clk => registers[16][23].CLK
clk => registers[16][24].CLK
clk => registers[16][25].CLK
clk => registers[16][26].CLK
clk => registers[16][27].CLK
clk => registers[16][28].CLK
clk => registers[16][29].CLK
clk => registers[16][30].CLK
clk => registers[16][31].CLK
clk => registers[17][0].CLK
clk => registers[17][1].CLK
clk => registers[17][2].CLK
clk => registers[17][3].CLK
clk => registers[17][4].CLK
clk => registers[17][5].CLK
clk => registers[17][6].CLK
clk => registers[17][7].CLK
clk => registers[17][8].CLK
clk => registers[17][9].CLK
clk => registers[17][10].CLK
clk => registers[17][11].CLK
clk => registers[17][12].CLK
clk => registers[17][13].CLK
clk => registers[17][14].CLK
clk => registers[17][15].CLK
clk => registers[17][16].CLK
clk => registers[17][17].CLK
clk => registers[17][18].CLK
clk => registers[17][19].CLK
clk => registers[17][20].CLK
clk => registers[17][21].CLK
clk => registers[17][22].CLK
clk => registers[17][23].CLK
clk => registers[17][24].CLK
clk => registers[17][25].CLK
clk => registers[17][26].CLK
clk => registers[17][27].CLK
clk => registers[17][28].CLK
clk => registers[17][29].CLK
clk => registers[17][30].CLK
clk => registers[17][31].CLK
clk => registers[18][0].CLK
clk => registers[18][1].CLK
clk => registers[18][2].CLK
clk => registers[18][3].CLK
clk => registers[18][4].CLK
clk => registers[18][5].CLK
clk => registers[18][6].CLK
clk => registers[18][7].CLK
clk => registers[18][8].CLK
clk => registers[18][9].CLK
clk => registers[18][10].CLK
clk => registers[18][11].CLK
clk => registers[18][12].CLK
clk => registers[18][13].CLK
clk => registers[18][14].CLK
clk => registers[18][15].CLK
clk => registers[18][16].CLK
clk => registers[18][17].CLK
clk => registers[18][18].CLK
clk => registers[18][19].CLK
clk => registers[18][20].CLK
clk => registers[18][21].CLK
clk => registers[18][22].CLK
clk => registers[18][23].CLK
clk => registers[18][24].CLK
clk => registers[18][25].CLK
clk => registers[18][26].CLK
clk => registers[18][27].CLK
clk => registers[18][28].CLK
clk => registers[18][29].CLK
clk => registers[18][30].CLK
clk => registers[18][31].CLK
clk => registers[19][0].CLK
clk => registers[19][1].CLK
clk => registers[19][2].CLK
clk => registers[19][3].CLK
clk => registers[19][4].CLK
clk => registers[19][5].CLK
clk => registers[19][6].CLK
clk => registers[19][7].CLK
clk => registers[19][8].CLK
clk => registers[19][9].CLK
clk => registers[19][10].CLK
clk => registers[19][11].CLK
clk => registers[19][12].CLK
clk => registers[19][13].CLK
clk => registers[19][14].CLK
clk => registers[19][15].CLK
clk => registers[19][16].CLK
clk => registers[19][17].CLK
clk => registers[19][18].CLK
clk => registers[19][19].CLK
clk => registers[19][20].CLK
clk => registers[19][21].CLK
clk => registers[19][22].CLK
clk => registers[19][23].CLK
clk => registers[19][24].CLK
clk => registers[19][25].CLK
clk => registers[19][26].CLK
clk => registers[19][27].CLK
clk => registers[19][28].CLK
clk => registers[19][29].CLK
clk => registers[19][30].CLK
clk => registers[19][31].CLK
clk => registers[20][0].CLK
clk => registers[20][1].CLK
clk => registers[20][2].CLK
clk => registers[20][3].CLK
clk => registers[20][4].CLK
clk => registers[20][5].CLK
clk => registers[20][6].CLK
clk => registers[20][7].CLK
clk => registers[20][8].CLK
clk => registers[20][9].CLK
clk => registers[20][10].CLK
clk => registers[20][11].CLK
clk => registers[20][12].CLK
clk => registers[20][13].CLK
clk => registers[20][14].CLK
clk => registers[20][15].CLK
clk => registers[20][16].CLK
clk => registers[20][17].CLK
clk => registers[20][18].CLK
clk => registers[20][19].CLK
clk => registers[20][20].CLK
clk => registers[20][21].CLK
clk => registers[20][22].CLK
clk => registers[20][23].CLK
clk => registers[20][24].CLK
clk => registers[20][25].CLK
clk => registers[20][26].CLK
clk => registers[20][27].CLK
clk => registers[20][28].CLK
clk => registers[20][29].CLK
clk => registers[20][30].CLK
clk => registers[20][31].CLK
clk => registers[21][0].CLK
clk => registers[21][1].CLK
clk => registers[21][2].CLK
clk => registers[21][3].CLK
clk => registers[21][4].CLK
clk => registers[21][5].CLK
clk => registers[21][6].CLK
clk => registers[21][7].CLK
clk => registers[21][8].CLK
clk => registers[21][9].CLK
clk => registers[21][10].CLK
clk => registers[21][11].CLK
clk => registers[21][12].CLK
clk => registers[21][13].CLK
clk => registers[21][14].CLK
clk => registers[21][15].CLK
clk => registers[21][16].CLK
clk => registers[21][17].CLK
clk => registers[21][18].CLK
clk => registers[21][19].CLK
clk => registers[21][20].CLK
clk => registers[21][21].CLK
clk => registers[21][22].CLK
clk => registers[21][23].CLK
clk => registers[21][24].CLK
clk => registers[21][25].CLK
clk => registers[21][26].CLK
clk => registers[21][27].CLK
clk => registers[21][28].CLK
clk => registers[21][29].CLK
clk => registers[21][30].CLK
clk => registers[21][31].CLK
clk => registers[22][0].CLK
clk => registers[22][1].CLK
clk => registers[22][2].CLK
clk => registers[22][3].CLK
clk => registers[22][4].CLK
clk => registers[22][5].CLK
clk => registers[22][6].CLK
clk => registers[22][7].CLK
clk => registers[22][8].CLK
clk => registers[22][9].CLK
clk => registers[22][10].CLK
clk => registers[22][11].CLK
clk => registers[22][12].CLK
clk => registers[22][13].CLK
clk => registers[22][14].CLK
clk => registers[22][15].CLK
clk => registers[22][16].CLK
clk => registers[22][17].CLK
clk => registers[22][18].CLK
clk => registers[22][19].CLK
clk => registers[22][20].CLK
clk => registers[22][21].CLK
clk => registers[22][22].CLK
clk => registers[22][23].CLK
clk => registers[22][24].CLK
clk => registers[22][25].CLK
clk => registers[22][26].CLK
clk => registers[22][27].CLK
clk => registers[22][28].CLK
clk => registers[22][29].CLK
clk => registers[22][30].CLK
clk => registers[22][31].CLK
clk => registers[23][0].CLK
clk => registers[23][1].CLK
clk => registers[23][2].CLK
clk => registers[23][3].CLK
clk => registers[23][4].CLK
clk => registers[23][5].CLK
clk => registers[23][6].CLK
clk => registers[23][7].CLK
clk => registers[23][8].CLK
clk => registers[23][9].CLK
clk => registers[23][10].CLK
clk => registers[23][11].CLK
clk => registers[23][12].CLK
clk => registers[23][13].CLK
clk => registers[23][14].CLK
clk => registers[23][15].CLK
clk => registers[23][16].CLK
clk => registers[23][17].CLK
clk => registers[23][18].CLK
clk => registers[23][19].CLK
clk => registers[23][20].CLK
clk => registers[23][21].CLK
clk => registers[23][22].CLK
clk => registers[23][23].CLK
clk => registers[23][24].CLK
clk => registers[23][25].CLK
clk => registers[23][26].CLK
clk => registers[23][27].CLK
clk => registers[23][28].CLK
clk => registers[23][29].CLK
clk => registers[23][30].CLK
clk => registers[23][31].CLK
clk => registers[24][0].CLK
clk => registers[24][1].CLK
clk => registers[24][2].CLK
clk => registers[24][3].CLK
clk => registers[24][4].CLK
clk => registers[24][5].CLK
clk => registers[24][6].CLK
clk => registers[24][7].CLK
clk => registers[24][8].CLK
clk => registers[24][9].CLK
clk => registers[24][10].CLK
clk => registers[24][11].CLK
clk => registers[24][12].CLK
clk => registers[24][13].CLK
clk => registers[24][14].CLK
clk => registers[24][15].CLK
clk => registers[24][16].CLK
clk => registers[24][17].CLK
clk => registers[24][18].CLK
clk => registers[24][19].CLK
clk => registers[24][20].CLK
clk => registers[24][21].CLK
clk => registers[24][22].CLK
clk => registers[24][23].CLK
clk => registers[24][24].CLK
clk => registers[24][25].CLK
clk => registers[24][26].CLK
clk => registers[24][27].CLK
clk => registers[24][28].CLK
clk => registers[24][29].CLK
clk => registers[24][30].CLK
clk => registers[24][31].CLK
clk => registers[25][0].CLK
clk => registers[25][1].CLK
clk => registers[25][2].CLK
clk => registers[25][3].CLK
clk => registers[25][4].CLK
clk => registers[25][5].CLK
clk => registers[25][6].CLK
clk => registers[25][7].CLK
clk => registers[25][8].CLK
clk => registers[25][9].CLK
clk => registers[25][10].CLK
clk => registers[25][11].CLK
clk => registers[25][12].CLK
clk => registers[25][13].CLK
clk => registers[25][14].CLK
clk => registers[25][15].CLK
clk => registers[25][16].CLK
clk => registers[25][17].CLK
clk => registers[25][18].CLK
clk => registers[25][19].CLK
clk => registers[25][20].CLK
clk => registers[25][21].CLK
clk => registers[25][22].CLK
clk => registers[25][23].CLK
clk => registers[25][24].CLK
clk => registers[25][25].CLK
clk => registers[25][26].CLK
clk => registers[25][27].CLK
clk => registers[25][28].CLK
clk => registers[25][29].CLK
clk => registers[25][30].CLK
clk => registers[25][31].CLK
clk => registers[26][0].CLK
clk => registers[26][1].CLK
clk => registers[26][2].CLK
clk => registers[26][3].CLK
clk => registers[26][4].CLK
clk => registers[26][5].CLK
clk => registers[26][6].CLK
clk => registers[26][7].CLK
clk => registers[26][8].CLK
clk => registers[26][9].CLK
clk => registers[26][10].CLK
clk => registers[26][11].CLK
clk => registers[26][12].CLK
clk => registers[26][13].CLK
clk => registers[26][14].CLK
clk => registers[26][15].CLK
clk => registers[26][16].CLK
clk => registers[26][17].CLK
clk => registers[26][18].CLK
clk => registers[26][19].CLK
clk => registers[26][20].CLK
clk => registers[26][21].CLK
clk => registers[26][22].CLK
clk => registers[26][23].CLK
clk => registers[26][24].CLK
clk => registers[26][25].CLK
clk => registers[26][26].CLK
clk => registers[26][27].CLK
clk => registers[26][28].CLK
clk => registers[26][29].CLK
clk => registers[26][30].CLK
clk => registers[26][31].CLK
clk => registers[27][0].CLK
clk => registers[27][1].CLK
clk => registers[27][2].CLK
clk => registers[27][3].CLK
clk => registers[27][4].CLK
clk => registers[27][5].CLK
clk => registers[27][6].CLK
clk => registers[27][7].CLK
clk => registers[27][8].CLK
clk => registers[27][9].CLK
clk => registers[27][10].CLK
clk => registers[27][11].CLK
clk => registers[27][12].CLK
clk => registers[27][13].CLK
clk => registers[27][14].CLK
clk => registers[27][15].CLK
clk => registers[27][16].CLK
clk => registers[27][17].CLK
clk => registers[27][18].CLK
clk => registers[27][19].CLK
clk => registers[27][20].CLK
clk => registers[27][21].CLK
clk => registers[27][22].CLK
clk => registers[27][23].CLK
clk => registers[27][24].CLK
clk => registers[27][25].CLK
clk => registers[27][26].CLK
clk => registers[27][27].CLK
clk => registers[27][28].CLK
clk => registers[27][29].CLK
clk => registers[27][30].CLK
clk => registers[27][31].CLK
clk => registers[28][0].CLK
clk => registers[28][1].CLK
clk => registers[28][2].CLK
clk => registers[28][3].CLK
clk => registers[28][4].CLK
clk => registers[28][5].CLK
clk => registers[28][6].CLK
clk => registers[28][7].CLK
clk => registers[28][8].CLK
clk => registers[28][9].CLK
clk => registers[28][10].CLK
clk => registers[28][11].CLK
clk => registers[28][12].CLK
clk => registers[28][13].CLK
clk => registers[28][14].CLK
clk => registers[28][15].CLK
clk => registers[28][16].CLK
clk => registers[28][17].CLK
clk => registers[28][18].CLK
clk => registers[28][19].CLK
clk => registers[28][20].CLK
clk => registers[28][21].CLK
clk => registers[28][22].CLK
clk => registers[28][23].CLK
clk => registers[28][24].CLK
clk => registers[28][25].CLK
clk => registers[28][26].CLK
clk => registers[28][27].CLK
clk => registers[28][28].CLK
clk => registers[28][29].CLK
clk => registers[28][30].CLK
clk => registers[28][31].CLK
clk => registers[29][0].CLK
clk => registers[29][1].CLK
clk => registers[29][2].CLK
clk => registers[29][3].CLK
clk => registers[29][4].CLK
clk => registers[29][5].CLK
clk => registers[29][6].CLK
clk => registers[29][7].CLK
clk => registers[29][8].CLK
clk => registers[29][9].CLK
clk => registers[29][10].CLK
clk => registers[29][11].CLK
clk => registers[29][12].CLK
clk => registers[29][13].CLK
clk => registers[29][14].CLK
clk => registers[29][15].CLK
clk => registers[29][16].CLK
clk => registers[29][17].CLK
clk => registers[29][18].CLK
clk => registers[29][19].CLK
clk => registers[29][20].CLK
clk => registers[29][21].CLK
clk => registers[29][22].CLK
clk => registers[29][23].CLK
clk => registers[29][24].CLK
clk => registers[29][25].CLK
clk => registers[29][26].CLK
clk => registers[29][27].CLK
clk => registers[29][28].CLK
clk => registers[29][29].CLK
clk => registers[29][30].CLK
clk => registers[29][31].CLK
clk => registers[30][0].CLK
clk => registers[30][1].CLK
clk => registers[30][2].CLK
clk => registers[30][3].CLK
clk => registers[30][4].CLK
clk => registers[30][5].CLK
clk => registers[30][6].CLK
clk => registers[30][7].CLK
clk => registers[30][8].CLK
clk => registers[30][9].CLK
clk => registers[30][10].CLK
clk => registers[30][11].CLK
clk => registers[30][12].CLK
clk => registers[30][13].CLK
clk => registers[30][14].CLK
clk => registers[30][15].CLK
clk => registers[30][16].CLK
clk => registers[30][17].CLK
clk => registers[30][18].CLK
clk => registers[30][19].CLK
clk => registers[30][20].CLK
clk => registers[30][21].CLK
clk => registers[30][22].CLK
clk => registers[30][23].CLK
clk => registers[30][24].CLK
clk => registers[30][25].CLK
clk => registers[30][26].CLK
clk => registers[30][27].CLK
clk => registers[30][28].CLK
clk => registers[30][29].CLK
clk => registers[30][30].CLK
clk => registers[30][31].CLK
clk => registers[31][0].CLK
clk => registers[31][1].CLK
clk => registers[31][2].CLK
clk => registers[31][3].CLK
clk => registers[31][4].CLK
clk => registers[31][5].CLK
clk => registers[31][6].CLK
clk => registers[31][7].CLK
clk => registers[31][8].CLK
clk => registers[31][9].CLK
clk => registers[31][10].CLK
clk => registers[31][11].CLK
clk => registers[31][12].CLK
clk => registers[31][13].CLK
clk => registers[31][14].CLK
clk => registers[31][15].CLK
clk => registers[31][16].CLK
clk => registers[31][17].CLK
clk => registers[31][18].CLK
clk => registers[31][19].CLK
clk => registers[31][20].CLK
clk => registers[31][21].CLK
clk => registers[31][22].CLK
clk => registers[31][23].CLK
clk => registers[31][24].CLK
clk => registers[31][25].CLK
clk => registers[31][26].CLK
clk => registers[31][27].CLK
clk => registers[31][28].CLK
clk => registers[31][29].CLK
clk => registers[31][30].CLK
clk => registers[31][31].CLK
rst => registers[0][0].ACLR
rst => registers[0][1].ACLR
rst => registers[0][2].ACLR
rst => registers[0][3].ACLR
rst => registers[0][4].ACLR
rst => registers[0][5].ACLR
rst => registers[0][6].ACLR
rst => registers[0][7].ACLR
rst => registers[0][8].ACLR
rst => registers[0][9].ACLR
rst => registers[0][10].ACLR
rst => registers[0][11].ACLR
rst => registers[0][12].ACLR
rst => registers[0][13].ACLR
rst => registers[0][14].ACLR
rst => registers[0][15].ACLR
rst => registers[0][16].ACLR
rst => registers[0][17].ACLR
rst => registers[0][18].ACLR
rst => registers[0][19].ACLR
rst => registers[0][20].ACLR
rst => registers[0][21].ACLR
rst => registers[0][22].ACLR
rst => registers[0][23].ACLR
rst => registers[0][24].ACLR
rst => registers[0][25].ACLR
rst => registers[0][26].ACLR
rst => registers[0][27].ACLR
rst => registers[0][28].ACLR
rst => registers[0][29].ACLR
rst => registers[0][30].ACLR
rst => registers[0][31].ACLR
rst => registers[1][0].ACLR
rst => registers[1][1].ACLR
rst => registers[1][2].ACLR
rst => registers[1][3].ACLR
rst => registers[1][4].ACLR
rst => registers[1][5].ACLR
rst => registers[1][6].ACLR
rst => registers[1][7].ACLR
rst => registers[1][8].ACLR
rst => registers[1][9].ACLR
rst => registers[1][10].ACLR
rst => registers[1][11].ACLR
rst => registers[1][12].ACLR
rst => registers[1][13].ACLR
rst => registers[1][14].ACLR
rst => registers[1][15].ACLR
rst => registers[1][16].ACLR
rst => registers[1][17].ACLR
rst => registers[1][18].ACLR
rst => registers[1][19].ACLR
rst => registers[1][20].ACLR
rst => registers[1][21].ACLR
rst => registers[1][22].ACLR
rst => registers[1][23].ACLR
rst => registers[1][24].ACLR
rst => registers[1][25].ACLR
rst => registers[1][26].ACLR
rst => registers[1][27].ACLR
rst => registers[1][28].ACLR
rst => registers[1][29].ACLR
rst => registers[1][30].ACLR
rst => registers[1][31].ACLR
rst => registers[2][0].ACLR
rst => registers[2][1].ACLR
rst => registers[2][2].ACLR
rst => registers[2][3].ACLR
rst => registers[2][4].ACLR
rst => registers[2][5].ACLR
rst => registers[2][6].ACLR
rst => registers[2][7].ACLR
rst => registers[2][8].ACLR
rst => registers[2][9].ACLR
rst => registers[2][10].ACLR
rst => registers[2][11].ACLR
rst => registers[2][12].ACLR
rst => registers[2][13].ACLR
rst => registers[2][14].ACLR
rst => registers[2][15].ACLR
rst => registers[2][16].ACLR
rst => registers[2][17].ACLR
rst => registers[2][18].ACLR
rst => registers[2][19].ACLR
rst => registers[2][20].ACLR
rst => registers[2][21].ACLR
rst => registers[2][22].ACLR
rst => registers[2][23].ACLR
rst => registers[2][24].ACLR
rst => registers[2][25].ACLR
rst => registers[2][26].ACLR
rst => registers[2][27].ACLR
rst => registers[2][28].ACLR
rst => registers[2][29].ACLR
rst => registers[2][30].ACLR
rst => registers[2][31].ACLR
rst => registers[3][0].ACLR
rst => registers[3][1].ACLR
rst => registers[3][2].ACLR
rst => registers[3][3].ACLR
rst => registers[3][4].ACLR
rst => registers[3][5].ACLR
rst => registers[3][6].ACLR
rst => registers[3][7].ACLR
rst => registers[3][8].ACLR
rst => registers[3][9].ACLR
rst => registers[3][10].ACLR
rst => registers[3][11].ACLR
rst => registers[3][12].ACLR
rst => registers[3][13].ACLR
rst => registers[3][14].ACLR
rst => registers[3][15].ACLR
rst => registers[3][16].ACLR
rst => registers[3][17].ACLR
rst => registers[3][18].ACLR
rst => registers[3][19].ACLR
rst => registers[3][20].ACLR
rst => registers[3][21].ACLR
rst => registers[3][22].ACLR
rst => registers[3][23].ACLR
rst => registers[3][24].ACLR
rst => registers[3][25].ACLR
rst => registers[3][26].ACLR
rst => registers[3][27].ACLR
rst => registers[3][28].ACLR
rst => registers[3][29].ACLR
rst => registers[3][30].ACLR
rst => registers[3][31].ACLR
rst => registers[4][0].ACLR
rst => registers[4][1].ACLR
rst => registers[4][2].ACLR
rst => registers[4][3].ACLR
rst => registers[4][4].ACLR
rst => registers[4][5].ACLR
rst => registers[4][6].ACLR
rst => registers[4][7].ACLR
rst => registers[4][8].ACLR
rst => registers[4][9].ACLR
rst => registers[4][10].ACLR
rst => registers[4][11].ACLR
rst => registers[4][12].ACLR
rst => registers[4][13].ACLR
rst => registers[4][14].ACLR
rst => registers[4][15].ACLR
rst => registers[4][16].ACLR
rst => registers[4][17].ACLR
rst => registers[4][18].ACLR
rst => registers[4][19].ACLR
rst => registers[4][20].ACLR
rst => registers[4][21].ACLR
rst => registers[4][22].ACLR
rst => registers[4][23].ACLR
rst => registers[4][24].ACLR
rst => registers[4][25].ACLR
rst => registers[4][26].ACLR
rst => registers[4][27].ACLR
rst => registers[4][28].ACLR
rst => registers[4][29].ACLR
rst => registers[4][30].ACLR
rst => registers[4][31].ACLR
rst => registers[5][0].ACLR
rst => registers[5][1].ACLR
rst => registers[5][2].ACLR
rst => registers[5][3].ACLR
rst => registers[5][4].ACLR
rst => registers[5][5].ACLR
rst => registers[5][6].ACLR
rst => registers[5][7].ACLR
rst => registers[5][8].ACLR
rst => registers[5][9].ACLR
rst => registers[5][10].ACLR
rst => registers[5][11].ACLR
rst => registers[5][12].ACLR
rst => registers[5][13].ACLR
rst => registers[5][14].ACLR
rst => registers[5][15].ACLR
rst => registers[5][16].ACLR
rst => registers[5][17].ACLR
rst => registers[5][18].ACLR
rst => registers[5][19].ACLR
rst => registers[5][20].ACLR
rst => registers[5][21].ACLR
rst => registers[5][22].ACLR
rst => registers[5][23].ACLR
rst => registers[5][24].ACLR
rst => registers[5][25].ACLR
rst => registers[5][26].ACLR
rst => registers[5][27].ACLR
rst => registers[5][28].ACLR
rst => registers[5][29].ACLR
rst => registers[5][30].ACLR
rst => registers[5][31].ACLR
rst => registers[6][0].ACLR
rst => registers[6][1].ACLR
rst => registers[6][2].ACLR
rst => registers[6][3].ACLR
rst => registers[6][4].ACLR
rst => registers[6][5].ACLR
rst => registers[6][6].ACLR
rst => registers[6][7].ACLR
rst => registers[6][8].ACLR
rst => registers[6][9].ACLR
rst => registers[6][10].ACLR
rst => registers[6][11].ACLR
rst => registers[6][12].ACLR
rst => registers[6][13].ACLR
rst => registers[6][14].ACLR
rst => registers[6][15].ACLR
rst => registers[6][16].ACLR
rst => registers[6][17].ACLR
rst => registers[6][18].ACLR
rst => registers[6][19].ACLR
rst => registers[6][20].ACLR
rst => registers[6][21].ACLR
rst => registers[6][22].ACLR
rst => registers[6][23].ACLR
rst => registers[6][24].ACLR
rst => registers[6][25].ACLR
rst => registers[6][26].ACLR
rst => registers[6][27].ACLR
rst => registers[6][28].ACLR
rst => registers[6][29].ACLR
rst => registers[6][30].ACLR
rst => registers[6][31].ACLR
rst => registers[7][0].ACLR
rst => registers[7][1].ACLR
rst => registers[7][2].ACLR
rst => registers[7][3].ACLR
rst => registers[7][4].ACLR
rst => registers[7][5].ACLR
rst => registers[7][6].ACLR
rst => registers[7][7].ACLR
rst => registers[7][8].ACLR
rst => registers[7][9].ACLR
rst => registers[7][10].ACLR
rst => registers[7][11].ACLR
rst => registers[7][12].ACLR
rst => registers[7][13].ACLR
rst => registers[7][14].ACLR
rst => registers[7][15].ACLR
rst => registers[7][16].ACLR
rst => registers[7][17].ACLR
rst => registers[7][18].ACLR
rst => registers[7][19].ACLR
rst => registers[7][20].ACLR
rst => registers[7][21].ACLR
rst => registers[7][22].ACLR
rst => registers[7][23].ACLR
rst => registers[7][24].ACLR
rst => registers[7][25].ACLR
rst => registers[7][26].ACLR
rst => registers[7][27].ACLR
rst => registers[7][28].ACLR
rst => registers[7][29].ACLR
rst => registers[7][30].ACLR
rst => registers[7][31].ACLR
rst => registers[8][0].ACLR
rst => registers[8][1].ACLR
rst => registers[8][2].ACLR
rst => registers[8][3].ACLR
rst => registers[8][4].ACLR
rst => registers[8][5].ACLR
rst => registers[8][6].ACLR
rst => registers[8][7].ACLR
rst => registers[8][8].ACLR
rst => registers[8][9].ACLR
rst => registers[8][10].ACLR
rst => registers[8][11].ACLR
rst => registers[8][12].ACLR
rst => registers[8][13].ACLR
rst => registers[8][14].ACLR
rst => registers[8][15].ACLR
rst => registers[8][16].ACLR
rst => registers[8][17].ACLR
rst => registers[8][18].ACLR
rst => registers[8][19].ACLR
rst => registers[8][20].ACLR
rst => registers[8][21].ACLR
rst => registers[8][22].ACLR
rst => registers[8][23].ACLR
rst => registers[8][24].ACLR
rst => registers[8][25].ACLR
rst => registers[8][26].ACLR
rst => registers[8][27].ACLR
rst => registers[8][28].ACLR
rst => registers[8][29].ACLR
rst => registers[8][30].ACLR
rst => registers[8][31].ACLR
rst => registers[9][0].ACLR
rst => registers[9][1].ACLR
rst => registers[9][2].ACLR
rst => registers[9][3].ACLR
rst => registers[9][4].ACLR
rst => registers[9][5].ACLR
rst => registers[9][6].ACLR
rst => registers[9][7].ACLR
rst => registers[9][8].ACLR
rst => registers[9][9].ACLR
rst => registers[9][10].ACLR
rst => registers[9][11].ACLR
rst => registers[9][12].ACLR
rst => registers[9][13].ACLR
rst => registers[9][14].ACLR
rst => registers[9][15].ACLR
rst => registers[9][16].ACLR
rst => registers[9][17].ACLR
rst => registers[9][18].ACLR
rst => registers[9][19].ACLR
rst => registers[9][20].ACLR
rst => registers[9][21].ACLR
rst => registers[9][22].ACLR
rst => registers[9][23].ACLR
rst => registers[9][24].ACLR
rst => registers[9][25].ACLR
rst => registers[9][26].ACLR
rst => registers[9][27].ACLR
rst => registers[9][28].ACLR
rst => registers[9][29].ACLR
rst => registers[9][30].ACLR
rst => registers[9][31].ACLR
rst => registers[10][0].ACLR
rst => registers[10][1].ACLR
rst => registers[10][2].ACLR
rst => registers[10][3].ACLR
rst => registers[10][4].ACLR
rst => registers[10][5].ACLR
rst => registers[10][6].ACLR
rst => registers[10][7].ACLR
rst => registers[10][8].ACLR
rst => registers[10][9].ACLR
rst => registers[10][10].ACLR
rst => registers[10][11].ACLR
rst => registers[10][12].ACLR
rst => registers[10][13].ACLR
rst => registers[10][14].ACLR
rst => registers[10][15].ACLR
rst => registers[10][16].ACLR
rst => registers[10][17].ACLR
rst => registers[10][18].ACLR
rst => registers[10][19].ACLR
rst => registers[10][20].ACLR
rst => registers[10][21].ACLR
rst => registers[10][22].ACLR
rst => registers[10][23].ACLR
rst => registers[10][24].ACLR
rst => registers[10][25].ACLR
rst => registers[10][26].ACLR
rst => registers[10][27].ACLR
rst => registers[10][28].ACLR
rst => registers[10][29].ACLR
rst => registers[10][30].ACLR
rst => registers[10][31].ACLR
rst => registers[11][0].ACLR
rst => registers[11][1].ACLR
rst => registers[11][2].ACLR
rst => registers[11][3].ACLR
rst => registers[11][4].ACLR
rst => registers[11][5].ACLR
rst => registers[11][6].ACLR
rst => registers[11][7].ACLR
rst => registers[11][8].ACLR
rst => registers[11][9].ACLR
rst => registers[11][10].ACLR
rst => registers[11][11].ACLR
rst => registers[11][12].ACLR
rst => registers[11][13].ACLR
rst => registers[11][14].ACLR
rst => registers[11][15].ACLR
rst => registers[11][16].ACLR
rst => registers[11][17].ACLR
rst => registers[11][18].ACLR
rst => registers[11][19].ACLR
rst => registers[11][20].ACLR
rst => registers[11][21].ACLR
rst => registers[11][22].ACLR
rst => registers[11][23].ACLR
rst => registers[11][24].ACLR
rst => registers[11][25].ACLR
rst => registers[11][26].ACLR
rst => registers[11][27].ACLR
rst => registers[11][28].ACLR
rst => registers[11][29].ACLR
rst => registers[11][30].ACLR
rst => registers[11][31].ACLR
rst => registers[12][0].ACLR
rst => registers[12][1].ACLR
rst => registers[12][2].ACLR
rst => registers[12][3].ACLR
rst => registers[12][4].ACLR
rst => registers[12][5].ACLR
rst => registers[12][6].ACLR
rst => registers[12][7].ACLR
rst => registers[12][8].ACLR
rst => registers[12][9].ACLR
rst => registers[12][10].ACLR
rst => registers[12][11].ACLR
rst => registers[12][12].ACLR
rst => registers[12][13].ACLR
rst => registers[12][14].ACLR
rst => registers[12][15].ACLR
rst => registers[12][16].ACLR
rst => registers[12][17].ACLR
rst => registers[12][18].ACLR
rst => registers[12][19].ACLR
rst => registers[12][20].ACLR
rst => registers[12][21].ACLR
rst => registers[12][22].ACLR
rst => registers[12][23].ACLR
rst => registers[12][24].ACLR
rst => registers[12][25].ACLR
rst => registers[12][26].ACLR
rst => registers[12][27].ACLR
rst => registers[12][28].ACLR
rst => registers[12][29].ACLR
rst => registers[12][30].ACLR
rst => registers[12][31].ACLR
rst => registers[13][0].ACLR
rst => registers[13][1].ACLR
rst => registers[13][2].ACLR
rst => registers[13][3].ACLR
rst => registers[13][4].ACLR
rst => registers[13][5].ACLR
rst => registers[13][6].ACLR
rst => registers[13][7].ACLR
rst => registers[13][8].ACLR
rst => registers[13][9].ACLR
rst => registers[13][10].ACLR
rst => registers[13][11].ACLR
rst => registers[13][12].ACLR
rst => registers[13][13].ACLR
rst => registers[13][14].ACLR
rst => registers[13][15].ACLR
rst => registers[13][16].ACLR
rst => registers[13][17].ACLR
rst => registers[13][18].ACLR
rst => registers[13][19].ACLR
rst => registers[13][20].ACLR
rst => registers[13][21].ACLR
rst => registers[13][22].ACLR
rst => registers[13][23].ACLR
rst => registers[13][24].ACLR
rst => registers[13][25].ACLR
rst => registers[13][26].ACLR
rst => registers[13][27].ACLR
rst => registers[13][28].ACLR
rst => registers[13][29].ACLR
rst => registers[13][30].ACLR
rst => registers[13][31].ACLR
rst => registers[14][0].ACLR
rst => registers[14][1].ACLR
rst => registers[14][2].ACLR
rst => registers[14][3].ACLR
rst => registers[14][4].ACLR
rst => registers[14][5].ACLR
rst => registers[14][6].ACLR
rst => registers[14][7].ACLR
rst => registers[14][8].ACLR
rst => registers[14][9].ACLR
rst => registers[14][10].ACLR
rst => registers[14][11].ACLR
rst => registers[14][12].ACLR
rst => registers[14][13].ACLR
rst => registers[14][14].ACLR
rst => registers[14][15].ACLR
rst => registers[14][16].ACLR
rst => registers[14][17].ACLR
rst => registers[14][18].ACLR
rst => registers[14][19].ACLR
rst => registers[14][20].ACLR
rst => registers[14][21].ACLR
rst => registers[14][22].ACLR
rst => registers[14][23].ACLR
rst => registers[14][24].ACLR
rst => registers[14][25].ACLR
rst => registers[14][26].ACLR
rst => registers[14][27].ACLR
rst => registers[14][28].ACLR
rst => registers[14][29].ACLR
rst => registers[14][30].ACLR
rst => registers[14][31].ACLR
rst => registers[15][0].ACLR
rst => registers[15][1].ACLR
rst => registers[15][2].ACLR
rst => registers[15][3].ACLR
rst => registers[15][4].ACLR
rst => registers[15][5].ACLR
rst => registers[15][6].ACLR
rst => registers[15][7].ACLR
rst => registers[15][8].ACLR
rst => registers[15][9].ACLR
rst => registers[15][10].ACLR
rst => registers[15][11].ACLR
rst => registers[15][12].ACLR
rst => registers[15][13].ACLR
rst => registers[15][14].ACLR
rst => registers[15][15].ACLR
rst => registers[15][16].ACLR
rst => registers[15][17].ACLR
rst => registers[15][18].ACLR
rst => registers[15][19].ACLR
rst => registers[15][20].ACLR
rst => registers[15][21].ACLR
rst => registers[15][22].ACLR
rst => registers[15][23].ACLR
rst => registers[15][24].ACLR
rst => registers[15][25].ACLR
rst => registers[15][26].ACLR
rst => registers[15][27].ACLR
rst => registers[15][28].ACLR
rst => registers[15][29].ACLR
rst => registers[15][30].ACLR
rst => registers[15][31].ACLR
rst => registers[16][0].ACLR
rst => registers[16][1].ACLR
rst => registers[16][2].ACLR
rst => registers[16][3].ACLR
rst => registers[16][4].ACLR
rst => registers[16][5].ACLR
rst => registers[16][6].ACLR
rst => registers[16][7].ACLR
rst => registers[16][8].ACLR
rst => registers[16][9].ACLR
rst => registers[16][10].ACLR
rst => registers[16][11].ACLR
rst => registers[16][12].ACLR
rst => registers[16][13].ACLR
rst => registers[16][14].ACLR
rst => registers[16][15].ACLR
rst => registers[16][16].ACLR
rst => registers[16][17].ACLR
rst => registers[16][18].ACLR
rst => registers[16][19].ACLR
rst => registers[16][20].ACLR
rst => registers[16][21].ACLR
rst => registers[16][22].ACLR
rst => registers[16][23].ACLR
rst => registers[16][24].ACLR
rst => registers[16][25].ACLR
rst => registers[16][26].ACLR
rst => registers[16][27].ACLR
rst => registers[16][28].ACLR
rst => registers[16][29].ACLR
rst => registers[16][30].ACLR
rst => registers[16][31].ACLR
rst => registers[17][0].ACLR
rst => registers[17][1].ACLR
rst => registers[17][2].ACLR
rst => registers[17][3].ACLR
rst => registers[17][4].ACLR
rst => registers[17][5].ACLR
rst => registers[17][6].ACLR
rst => registers[17][7].ACLR
rst => registers[17][8].ACLR
rst => registers[17][9].ACLR
rst => registers[17][10].ACLR
rst => registers[17][11].ACLR
rst => registers[17][12].ACLR
rst => registers[17][13].ACLR
rst => registers[17][14].ACLR
rst => registers[17][15].ACLR
rst => registers[17][16].ACLR
rst => registers[17][17].ACLR
rst => registers[17][18].ACLR
rst => registers[17][19].ACLR
rst => registers[17][20].ACLR
rst => registers[17][21].ACLR
rst => registers[17][22].ACLR
rst => registers[17][23].ACLR
rst => registers[17][24].ACLR
rst => registers[17][25].ACLR
rst => registers[17][26].ACLR
rst => registers[17][27].ACLR
rst => registers[17][28].ACLR
rst => registers[17][29].ACLR
rst => registers[17][30].ACLR
rst => registers[17][31].ACLR
rst => registers[18][0].ACLR
rst => registers[18][1].ACLR
rst => registers[18][2].ACLR
rst => registers[18][3].ACLR
rst => registers[18][4].ACLR
rst => registers[18][5].ACLR
rst => registers[18][6].ACLR
rst => registers[18][7].ACLR
rst => registers[18][8].ACLR
rst => registers[18][9].ACLR
rst => registers[18][10].ACLR
rst => registers[18][11].ACLR
rst => registers[18][12].ACLR
rst => registers[18][13].ACLR
rst => registers[18][14].ACLR
rst => registers[18][15].ACLR
rst => registers[18][16].ACLR
rst => registers[18][17].ACLR
rst => registers[18][18].ACLR
rst => registers[18][19].ACLR
rst => registers[18][20].ACLR
rst => registers[18][21].ACLR
rst => registers[18][22].ACLR
rst => registers[18][23].ACLR
rst => registers[18][24].ACLR
rst => registers[18][25].ACLR
rst => registers[18][26].ACLR
rst => registers[18][27].ACLR
rst => registers[18][28].ACLR
rst => registers[18][29].ACLR
rst => registers[18][30].ACLR
rst => registers[18][31].ACLR
rst => registers[19][0].ACLR
rst => registers[19][1].ACLR
rst => registers[19][2].ACLR
rst => registers[19][3].ACLR
rst => registers[19][4].ACLR
rst => registers[19][5].ACLR
rst => registers[19][6].ACLR
rst => registers[19][7].ACLR
rst => registers[19][8].ACLR
rst => registers[19][9].ACLR
rst => registers[19][10].ACLR
rst => registers[19][11].ACLR
rst => registers[19][12].ACLR
rst => registers[19][13].ACLR
rst => registers[19][14].ACLR
rst => registers[19][15].ACLR
rst => registers[19][16].ACLR
rst => registers[19][17].ACLR
rst => registers[19][18].ACLR
rst => registers[19][19].ACLR
rst => registers[19][20].ACLR
rst => registers[19][21].ACLR
rst => registers[19][22].ACLR
rst => registers[19][23].ACLR
rst => registers[19][24].ACLR
rst => registers[19][25].ACLR
rst => registers[19][26].ACLR
rst => registers[19][27].ACLR
rst => registers[19][28].ACLR
rst => registers[19][29].ACLR
rst => registers[19][30].ACLR
rst => registers[19][31].ACLR
rst => registers[20][0].ACLR
rst => registers[20][1].ACLR
rst => registers[20][2].ACLR
rst => registers[20][3].ACLR
rst => registers[20][4].ACLR
rst => registers[20][5].ACLR
rst => registers[20][6].ACLR
rst => registers[20][7].ACLR
rst => registers[20][8].ACLR
rst => registers[20][9].ACLR
rst => registers[20][10].ACLR
rst => registers[20][11].ACLR
rst => registers[20][12].ACLR
rst => registers[20][13].ACLR
rst => registers[20][14].ACLR
rst => registers[20][15].ACLR
rst => registers[20][16].ACLR
rst => registers[20][17].ACLR
rst => registers[20][18].ACLR
rst => registers[20][19].ACLR
rst => registers[20][20].ACLR
rst => registers[20][21].ACLR
rst => registers[20][22].ACLR
rst => registers[20][23].ACLR
rst => registers[20][24].ACLR
rst => registers[20][25].ACLR
rst => registers[20][26].ACLR
rst => registers[20][27].ACLR
rst => registers[20][28].ACLR
rst => registers[20][29].ACLR
rst => registers[20][30].ACLR
rst => registers[20][31].ACLR
rst => registers[21][0].ACLR
rst => registers[21][1].ACLR
rst => registers[21][2].ACLR
rst => registers[21][3].ACLR
rst => registers[21][4].ACLR
rst => registers[21][5].ACLR
rst => registers[21][6].ACLR
rst => registers[21][7].ACLR
rst => registers[21][8].ACLR
rst => registers[21][9].ACLR
rst => registers[21][10].ACLR
rst => registers[21][11].ACLR
rst => registers[21][12].ACLR
rst => registers[21][13].ACLR
rst => registers[21][14].ACLR
rst => registers[21][15].ACLR
rst => registers[21][16].ACLR
rst => registers[21][17].ACLR
rst => registers[21][18].ACLR
rst => registers[21][19].ACLR
rst => registers[21][20].ACLR
rst => registers[21][21].ACLR
rst => registers[21][22].ACLR
rst => registers[21][23].ACLR
rst => registers[21][24].ACLR
rst => registers[21][25].ACLR
rst => registers[21][26].ACLR
rst => registers[21][27].ACLR
rst => registers[21][28].ACLR
rst => registers[21][29].ACLR
rst => registers[21][30].ACLR
rst => registers[21][31].ACLR
rst => registers[22][0].ACLR
rst => registers[22][1].ACLR
rst => registers[22][2].ACLR
rst => registers[22][3].ACLR
rst => registers[22][4].ACLR
rst => registers[22][5].ACLR
rst => registers[22][6].ACLR
rst => registers[22][7].ACLR
rst => registers[22][8].ACLR
rst => registers[22][9].ACLR
rst => registers[22][10].ACLR
rst => registers[22][11].ACLR
rst => registers[22][12].ACLR
rst => registers[22][13].ACLR
rst => registers[22][14].ACLR
rst => registers[22][15].ACLR
rst => registers[22][16].ACLR
rst => registers[22][17].ACLR
rst => registers[22][18].ACLR
rst => registers[22][19].ACLR
rst => registers[22][20].ACLR
rst => registers[22][21].ACLR
rst => registers[22][22].ACLR
rst => registers[22][23].ACLR
rst => registers[22][24].ACLR
rst => registers[22][25].ACLR
rst => registers[22][26].ACLR
rst => registers[22][27].ACLR
rst => registers[22][28].ACLR
rst => registers[22][29].ACLR
rst => registers[22][30].ACLR
rst => registers[22][31].ACLR
rst => registers[23][0].ACLR
rst => registers[23][1].ACLR
rst => registers[23][2].ACLR
rst => registers[23][3].ACLR
rst => registers[23][4].ACLR
rst => registers[23][5].ACLR
rst => registers[23][6].ACLR
rst => registers[23][7].ACLR
rst => registers[23][8].ACLR
rst => registers[23][9].ACLR
rst => registers[23][10].ACLR
rst => registers[23][11].ACLR
rst => registers[23][12].ACLR
rst => registers[23][13].ACLR
rst => registers[23][14].ACLR
rst => registers[23][15].ACLR
rst => registers[23][16].ACLR
rst => registers[23][17].ACLR
rst => registers[23][18].ACLR
rst => registers[23][19].ACLR
rst => registers[23][20].ACLR
rst => registers[23][21].ACLR
rst => registers[23][22].ACLR
rst => registers[23][23].ACLR
rst => registers[23][24].ACLR
rst => registers[23][25].ACLR
rst => registers[23][26].ACLR
rst => registers[23][27].ACLR
rst => registers[23][28].ACLR
rst => registers[23][29].ACLR
rst => registers[23][30].ACLR
rst => registers[23][31].ACLR
rst => registers[24][0].ACLR
rst => registers[24][1].ACLR
rst => registers[24][2].ACLR
rst => registers[24][3].ACLR
rst => registers[24][4].ACLR
rst => registers[24][5].ACLR
rst => registers[24][6].ACLR
rst => registers[24][7].ACLR
rst => registers[24][8].ACLR
rst => registers[24][9].ACLR
rst => registers[24][10].ACLR
rst => registers[24][11].ACLR
rst => registers[24][12].ACLR
rst => registers[24][13].ACLR
rst => registers[24][14].ACLR
rst => registers[24][15].ACLR
rst => registers[24][16].ACLR
rst => registers[24][17].ACLR
rst => registers[24][18].ACLR
rst => registers[24][19].ACLR
rst => registers[24][20].ACLR
rst => registers[24][21].ACLR
rst => registers[24][22].ACLR
rst => registers[24][23].ACLR
rst => registers[24][24].ACLR
rst => registers[24][25].ACLR
rst => registers[24][26].ACLR
rst => registers[24][27].ACLR
rst => registers[24][28].ACLR
rst => registers[24][29].ACLR
rst => registers[24][30].ACLR
rst => registers[24][31].ACLR
rst => registers[25][0].ACLR
rst => registers[25][1].ACLR
rst => registers[25][2].ACLR
rst => registers[25][3].ACLR
rst => registers[25][4].ACLR
rst => registers[25][5].ACLR
rst => registers[25][6].ACLR
rst => registers[25][7].ACLR
rst => registers[25][8].ACLR
rst => registers[25][9].ACLR
rst => registers[25][10].ACLR
rst => registers[25][11].ACLR
rst => registers[25][12].ACLR
rst => registers[25][13].ACLR
rst => registers[25][14].ACLR
rst => registers[25][15].ACLR
rst => registers[25][16].ACLR
rst => registers[25][17].ACLR
rst => registers[25][18].ACLR
rst => registers[25][19].ACLR
rst => registers[25][20].ACLR
rst => registers[25][21].ACLR
rst => registers[25][22].ACLR
rst => registers[25][23].ACLR
rst => registers[25][24].ACLR
rst => registers[25][25].ACLR
rst => registers[25][26].ACLR
rst => registers[25][27].ACLR
rst => registers[25][28].ACLR
rst => registers[25][29].ACLR
rst => registers[25][30].ACLR
rst => registers[25][31].ACLR
rst => registers[26][0].ACLR
rst => registers[26][1].ACLR
rst => registers[26][2].ACLR
rst => registers[26][3].ACLR
rst => registers[26][4].ACLR
rst => registers[26][5].ACLR
rst => registers[26][6].ACLR
rst => registers[26][7].ACLR
rst => registers[26][8].ACLR
rst => registers[26][9].ACLR
rst => registers[26][10].ACLR
rst => registers[26][11].ACLR
rst => registers[26][12].ACLR
rst => registers[26][13].ACLR
rst => registers[26][14].ACLR
rst => registers[26][15].ACLR
rst => registers[26][16].ACLR
rst => registers[26][17].ACLR
rst => registers[26][18].ACLR
rst => registers[26][19].ACLR
rst => registers[26][20].ACLR
rst => registers[26][21].ACLR
rst => registers[26][22].ACLR
rst => registers[26][23].ACLR
rst => registers[26][24].ACLR
rst => registers[26][25].ACLR
rst => registers[26][26].ACLR
rst => registers[26][27].ACLR
rst => registers[26][28].ACLR
rst => registers[26][29].ACLR
rst => registers[26][30].ACLR
rst => registers[26][31].ACLR
rst => registers[27][0].ACLR
rst => registers[27][1].ACLR
rst => registers[27][2].ACLR
rst => registers[27][3].ACLR
rst => registers[27][4].ACLR
rst => registers[27][5].ACLR
rst => registers[27][6].ACLR
rst => registers[27][7].ACLR
rst => registers[27][8].ACLR
rst => registers[27][9].ACLR
rst => registers[27][10].ACLR
rst => registers[27][11].ACLR
rst => registers[27][12].ACLR
rst => registers[27][13].ACLR
rst => registers[27][14].ACLR
rst => registers[27][15].ACLR
rst => registers[27][16].ACLR
rst => registers[27][17].ACLR
rst => registers[27][18].ACLR
rst => registers[27][19].ACLR
rst => registers[27][20].ACLR
rst => registers[27][21].ACLR
rst => registers[27][22].ACLR
rst => registers[27][23].ACLR
rst => registers[27][24].ACLR
rst => registers[27][25].ACLR
rst => registers[27][26].ACLR
rst => registers[27][27].ACLR
rst => registers[27][28].ACLR
rst => registers[27][29].ACLR
rst => registers[27][30].ACLR
rst => registers[27][31].ACLR
rst => registers[28][0].ACLR
rst => registers[28][1].ACLR
rst => registers[28][2].ACLR
rst => registers[28][3].ACLR
rst => registers[28][4].ACLR
rst => registers[28][5].ACLR
rst => registers[28][6].ACLR
rst => registers[28][7].ACLR
rst => registers[28][8].ACLR
rst => registers[28][9].ACLR
rst => registers[28][10].ACLR
rst => registers[28][11].ACLR
rst => registers[28][12].ACLR
rst => registers[28][13].ACLR
rst => registers[28][14].ACLR
rst => registers[28][15].ACLR
rst => registers[28][16].ACLR
rst => registers[28][17].ACLR
rst => registers[28][18].ACLR
rst => registers[28][19].ACLR
rst => registers[28][20].ACLR
rst => registers[28][21].ACLR
rst => registers[28][22].ACLR
rst => registers[28][23].ACLR
rst => registers[28][24].ACLR
rst => registers[28][25].ACLR
rst => registers[28][26].ACLR
rst => registers[28][27].ACLR
rst => registers[28][28].ACLR
rst => registers[28][29].ACLR
rst => registers[28][30].ACLR
rst => registers[28][31].ACLR
rst => registers[29][0].ACLR
rst => registers[29][1].ACLR
rst => registers[29][2].ACLR
rst => registers[29][3].ACLR
rst => registers[29][4].ACLR
rst => registers[29][5].ACLR
rst => registers[29][6].ACLR
rst => registers[29][7].ACLR
rst => registers[29][8].ACLR
rst => registers[29][9].ACLR
rst => registers[29][10].ACLR
rst => registers[29][11].ACLR
rst => registers[29][12].ACLR
rst => registers[29][13].ACLR
rst => registers[29][14].ACLR
rst => registers[29][15].ACLR
rst => registers[29][16].ACLR
rst => registers[29][17].ACLR
rst => registers[29][18].ACLR
rst => registers[29][19].ACLR
rst => registers[29][20].ACLR
rst => registers[29][21].ACLR
rst => registers[29][22].ACLR
rst => registers[29][23].ACLR
rst => registers[29][24].ACLR
rst => registers[29][25].ACLR
rst => registers[29][26].ACLR
rst => registers[29][27].ACLR
rst => registers[29][28].ACLR
rst => registers[29][29].ACLR
rst => registers[29][30].ACLR
rst => registers[29][31].ACLR
rst => registers[30][0].ACLR
rst => registers[30][1].ACLR
rst => registers[30][2].ACLR
rst => registers[30][3].ACLR
rst => registers[30][4].ACLR
rst => registers[30][5].ACLR
rst => registers[30][6].ACLR
rst => registers[30][7].ACLR
rst => registers[30][8].ACLR
rst => registers[30][9].ACLR
rst => registers[30][10].ACLR
rst => registers[30][11].ACLR
rst => registers[30][12].ACLR
rst => registers[30][13].ACLR
rst => registers[30][14].ACLR
rst => registers[30][15].ACLR
rst => registers[30][16].ACLR
rst => registers[30][17].ACLR
rst => registers[30][18].ACLR
rst => registers[30][19].ACLR
rst => registers[30][20].ACLR
rst => registers[30][21].ACLR
rst => registers[30][22].ACLR
rst => registers[30][23].ACLR
rst => registers[30][24].ACLR
rst => registers[30][25].ACLR
rst => registers[30][26].ACLR
rst => registers[30][27].ACLR
rst => registers[30][28].ACLR
rst => registers[30][29].ACLR
rst => registers[30][30].ACLR
rst => registers[30][31].ACLR
rst => registers[31][0].ACLR
rst => registers[31][1].ACLR
rst => registers[31][2].ACLR
rst => registers[31][3].ACLR
rst => registers[31][4].ACLR
rst => registers[31][5].ACLR
rst => registers[31][6].ACLR
rst => registers[31][7].ACLR
rst => registers[31][8].ACLR
rst => registers[31][9].ACLR
rst => registers[31][10].ACLR
rst => registers[31][11].ACLR
rst => registers[31][12].ACLR
rst => registers[31][13].ACLR
rst => registers[31][14].ACLR
rst => registers[31][15].ACLR
rst => registers[31][16].ACLR
rst => registers[31][17].ACLR
rst => registers[31][18].ACLR
rst => registers[31][19].ACLR
rst => registers[31][20].ACLR
rst => registers[31][21].ACLR
rst => registers[31][22].ACLR
rst => registers[31][23].ACLR
rst => registers[31][24].ACLR
rst => registers[31][25].ACLR
rst => registers[31][26].ACLR
rst => registers[31][27].ACLR
rst => registers[31][28].ACLR
rst => registers[31][29].ACLR
rst => registers[31][30].ACLR
rst => registers[31][31].ACLR
we => always0.IN1
ra1[0] => Mux0.IN4
ra1[0] => Mux1.IN4
ra1[0] => Mux2.IN4
ra1[0] => Mux3.IN4
ra1[0] => Mux4.IN4
ra1[0] => Mux5.IN4
ra1[0] => Mux6.IN4
ra1[0] => Mux7.IN4
ra1[0] => Mux8.IN4
ra1[0] => Mux9.IN4
ra1[0] => Mux10.IN4
ra1[0] => Mux11.IN4
ra1[0] => Mux12.IN4
ra1[0] => Mux13.IN4
ra1[0] => Mux14.IN4
ra1[0] => Mux15.IN4
ra1[0] => Mux16.IN4
ra1[0] => Mux17.IN4
ra1[0] => Mux18.IN4
ra1[0] => Mux19.IN4
ra1[0] => Mux20.IN4
ra1[0] => Mux21.IN4
ra1[0] => Mux22.IN4
ra1[0] => Mux23.IN4
ra1[0] => Mux24.IN4
ra1[0] => Mux25.IN4
ra1[0] => Mux26.IN4
ra1[0] => Mux27.IN4
ra1[0] => Mux28.IN4
ra1[0] => Mux29.IN4
ra1[0] => Mux30.IN4
ra1[0] => Mux31.IN4
ra1[0] => Equal0.IN4
ra1[1] => Mux0.IN3
ra1[1] => Mux1.IN3
ra1[1] => Mux2.IN3
ra1[1] => Mux3.IN3
ra1[1] => Mux4.IN3
ra1[1] => Mux5.IN3
ra1[1] => Mux6.IN3
ra1[1] => Mux7.IN3
ra1[1] => Mux8.IN3
ra1[1] => Mux9.IN3
ra1[1] => Mux10.IN3
ra1[1] => Mux11.IN3
ra1[1] => Mux12.IN3
ra1[1] => Mux13.IN3
ra1[1] => Mux14.IN3
ra1[1] => Mux15.IN3
ra1[1] => Mux16.IN3
ra1[1] => Mux17.IN3
ra1[1] => Mux18.IN3
ra1[1] => Mux19.IN3
ra1[1] => Mux20.IN3
ra1[1] => Mux21.IN3
ra1[1] => Mux22.IN3
ra1[1] => Mux23.IN3
ra1[1] => Mux24.IN3
ra1[1] => Mux25.IN3
ra1[1] => Mux26.IN3
ra1[1] => Mux27.IN3
ra1[1] => Mux28.IN3
ra1[1] => Mux29.IN3
ra1[1] => Mux30.IN3
ra1[1] => Mux31.IN3
ra1[1] => Equal0.IN3
ra1[2] => Mux0.IN2
ra1[2] => Mux1.IN2
ra1[2] => Mux2.IN2
ra1[2] => Mux3.IN2
ra1[2] => Mux4.IN2
ra1[2] => Mux5.IN2
ra1[2] => Mux6.IN2
ra1[2] => Mux7.IN2
ra1[2] => Mux8.IN2
ra1[2] => Mux9.IN2
ra1[2] => Mux10.IN2
ra1[2] => Mux11.IN2
ra1[2] => Mux12.IN2
ra1[2] => Mux13.IN2
ra1[2] => Mux14.IN2
ra1[2] => Mux15.IN2
ra1[2] => Mux16.IN2
ra1[2] => Mux17.IN2
ra1[2] => Mux18.IN2
ra1[2] => Mux19.IN2
ra1[2] => Mux20.IN2
ra1[2] => Mux21.IN2
ra1[2] => Mux22.IN2
ra1[2] => Mux23.IN2
ra1[2] => Mux24.IN2
ra1[2] => Mux25.IN2
ra1[2] => Mux26.IN2
ra1[2] => Mux27.IN2
ra1[2] => Mux28.IN2
ra1[2] => Mux29.IN2
ra1[2] => Mux30.IN2
ra1[2] => Mux31.IN2
ra1[2] => Equal0.IN2
ra1[3] => Mux0.IN1
ra1[3] => Mux1.IN1
ra1[3] => Mux2.IN1
ra1[3] => Mux3.IN1
ra1[3] => Mux4.IN1
ra1[3] => Mux5.IN1
ra1[3] => Mux6.IN1
ra1[3] => Mux7.IN1
ra1[3] => Mux8.IN1
ra1[3] => Mux9.IN1
ra1[3] => Mux10.IN1
ra1[3] => Mux11.IN1
ra1[3] => Mux12.IN1
ra1[3] => Mux13.IN1
ra1[3] => Mux14.IN1
ra1[3] => Mux15.IN1
ra1[3] => Mux16.IN1
ra1[3] => Mux17.IN1
ra1[3] => Mux18.IN1
ra1[3] => Mux19.IN1
ra1[3] => Mux20.IN1
ra1[3] => Mux21.IN1
ra1[3] => Mux22.IN1
ra1[3] => Mux23.IN1
ra1[3] => Mux24.IN1
ra1[3] => Mux25.IN1
ra1[3] => Mux26.IN1
ra1[3] => Mux27.IN1
ra1[3] => Mux28.IN1
ra1[3] => Mux29.IN1
ra1[3] => Mux30.IN1
ra1[3] => Mux31.IN1
ra1[3] => Equal0.IN1
ra1[4] => Mux0.IN0
ra1[4] => Mux1.IN0
ra1[4] => Mux2.IN0
ra1[4] => Mux3.IN0
ra1[4] => Mux4.IN0
ra1[4] => Mux5.IN0
ra1[4] => Mux6.IN0
ra1[4] => Mux7.IN0
ra1[4] => Mux8.IN0
ra1[4] => Mux9.IN0
ra1[4] => Mux10.IN0
ra1[4] => Mux11.IN0
ra1[4] => Mux12.IN0
ra1[4] => Mux13.IN0
ra1[4] => Mux14.IN0
ra1[4] => Mux15.IN0
ra1[4] => Mux16.IN0
ra1[4] => Mux17.IN0
ra1[4] => Mux18.IN0
ra1[4] => Mux19.IN0
ra1[4] => Mux20.IN0
ra1[4] => Mux21.IN0
ra1[4] => Mux22.IN0
ra1[4] => Mux23.IN0
ra1[4] => Mux24.IN0
ra1[4] => Mux25.IN0
ra1[4] => Mux26.IN0
ra1[4] => Mux27.IN0
ra1[4] => Mux28.IN0
ra1[4] => Mux29.IN0
ra1[4] => Mux30.IN0
ra1[4] => Mux31.IN0
ra1[4] => Equal0.IN0
ra2[0] => ~NO_FANOUT~
ra2[1] => ~NO_FANOUT~
ra2[2] => ~NO_FANOUT~
ra2[3] => ~NO_FANOUT~
ra2[4] => ~NO_FANOUT~
wa[0] => Decoder0.IN4
wa[0] => Equal1.IN4
wa[1] => Decoder0.IN3
wa[1] => Equal1.IN3
wa[2] => Decoder0.IN2
wa[2] => Equal1.IN2
wa[3] => Decoder0.IN1
wa[3] => Equal1.IN1
wa[4] => Decoder0.IN0
wa[4] => Equal1.IN0
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[0] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[1] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[2] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[3] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[4] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[5] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[6] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[7] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[8] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[9] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[10] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[11] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[12] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[13] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[14] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[15] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[16] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[17] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[18] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[19] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[20] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[21] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[22] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[23] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[24] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[25] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[26] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[27] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[28] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[29] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[30] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
wd[31] => registers.DATAB
rd1[0] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[24] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[25] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[26] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[27] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[28] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[29] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[30] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[31] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= <GND>
rd2[1] <= <GND>
rd2[2] <= <GND>
rd2[3] <= <GND>
rd2[4] <= <GND>
rd2[5] <= <GND>
rd2[6] <= <GND>
rd2[7] <= <GND>
rd2[8] <= <GND>
rd2[9] <= <GND>
rd2[10] <= <GND>
rd2[11] <= <GND>
rd2[12] <= <GND>
rd2[13] <= <GND>
rd2[14] <= <GND>
rd2[15] <= <GND>
rd2[16] <= <GND>
rd2[17] <= <GND>
rd2[18] <= <GND>
rd2[19] <= <GND>
rd2[20] <= <GND>
rd2[21] <= <GND>
rd2[22] <= <GND>
rd2[23] <= <GND>
rd2[24] <= <GND>
rd2[25] <= <GND>
rd2[26] <= <GND>
rd2[27] <= <GND>
rd2[28] <= <GND>
rd2[29] <= <GND>
rd2[30] <= <GND>
rd2[31] <= <GND>


|mips_cpu|imm_extender:ext_inst
imm[0] => imm_ext[0].DATAIN
imm[1] => imm_ext[1].DATAIN
imm[2] => imm_ext[2].DATAIN
imm[3] => imm_ext[3].DATAIN
imm[4] => imm_ext[4].DATAIN
imm[5] => imm_ext[5].DATAIN
imm[6] => imm_ext[6].DATAIN
imm[7] => imm_ext[7].DATAIN
imm[8] => imm_ext[8].DATAIN
imm[9] => imm_ext[9].DATAIN
imm[10] => imm_ext[10].DATAIN
imm[11] => imm_ext[11].DATAIN
imm[12] => imm_ext[12].DATAIN
imm[13] => imm_ext[13].DATAIN
imm[14] => imm_ext[14].DATAIN
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext.DATAB
imm[15] => imm_ext[15].DATAIN
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
sign => imm_ext.OUTPUTSELECT
imm_ext[0] <= imm[0].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[1] <= imm[1].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[2] <= imm[2].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[3] <= imm[3].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[4] <= imm[4].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[5] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[6] <= imm[6].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[7] <= imm[7].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[8] <= imm[8].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[9] <= imm[9].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[10] <= imm[10].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[11] <= imm[11].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[12] <= imm[12].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[13] <= imm[13].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[14] <= imm[14].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[15] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_ext[16] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[17] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[18] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[19] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[20] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[21] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[22] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[23] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[24] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[25] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[26] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[27] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[28] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[29] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[30] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[31] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|alu_control:alu_ctrl_inst
alu_op[0] => Equal12.IN31
alu_op[0] => Equal13.IN31
alu_op[0] => Equal14.IN0
alu_op[0] => Equal15.IN1
alu_op[0] => Equal16.IN31
alu_op[0] => Equal17.IN1
alu_op[1] => Equal12.IN0
alu_op[1] => Equal13.IN30
alu_op[1] => Equal14.IN31
alu_op[1] => Equal15.IN0
alu_op[1] => Equal16.IN30
alu_op[1] => Equal17.IN31
alu_op[2] => Equal12.IN30
alu_op[2] => Equal13.IN29
alu_op[2] => Equal14.IN30
alu_op[2] => Equal15.IN31
alu_op[2] => Equal16.IN0
alu_op[2] => Equal17.IN0
alu_op[3] => Equal12.IN29
alu_op[3] => Equal13.IN28
alu_op[3] => Equal14.IN29
alu_op[3] => Equal15.IN30
alu_op[3] => Equal16.IN29
alu_op[3] => Equal17.IN30
alu_op[4] => Equal12.IN28
alu_op[4] => Equal13.IN27
alu_op[4] => Equal14.IN28
alu_op[4] => Equal15.IN29
alu_op[4] => Equal16.IN28
alu_op[4] => Equal17.IN29
alu_op[5] => Equal12.IN27
alu_op[5] => Equal13.IN26
alu_op[5] => Equal14.IN27
alu_op[5] => Equal15.IN28
alu_op[5] => Equal16.IN27
alu_op[5] => Equal17.IN28
alu_op[6] => Equal12.IN26
alu_op[6] => Equal13.IN25
alu_op[6] => Equal14.IN26
alu_op[6] => Equal15.IN27
alu_op[6] => Equal16.IN26
alu_op[6] => Equal17.IN27
alu_op[7] => Equal12.IN25
alu_op[7] => Equal13.IN24
alu_op[7] => Equal14.IN25
alu_op[7] => Equal15.IN26
alu_op[7] => Equal16.IN25
alu_op[7] => Equal17.IN26
alu_op[8] => Equal12.IN24
alu_op[8] => Equal13.IN23
alu_op[8] => Equal14.IN24
alu_op[8] => Equal15.IN25
alu_op[8] => Equal16.IN24
alu_op[8] => Equal17.IN25
alu_op[9] => Equal12.IN23
alu_op[9] => Equal13.IN22
alu_op[9] => Equal14.IN23
alu_op[9] => Equal15.IN24
alu_op[9] => Equal16.IN23
alu_op[9] => Equal17.IN24
alu_op[10] => Equal12.IN22
alu_op[10] => Equal13.IN21
alu_op[10] => Equal14.IN22
alu_op[10] => Equal15.IN23
alu_op[10] => Equal16.IN22
alu_op[10] => Equal17.IN23
alu_op[11] => Equal12.IN21
alu_op[11] => Equal13.IN20
alu_op[11] => Equal14.IN21
alu_op[11] => Equal15.IN22
alu_op[11] => Equal16.IN21
alu_op[11] => Equal17.IN22
alu_op[12] => Equal12.IN20
alu_op[12] => Equal13.IN19
alu_op[12] => Equal14.IN20
alu_op[12] => Equal15.IN21
alu_op[12] => Equal16.IN20
alu_op[12] => Equal17.IN21
alu_op[13] => Equal12.IN19
alu_op[13] => Equal13.IN18
alu_op[13] => Equal14.IN19
alu_op[13] => Equal15.IN20
alu_op[13] => Equal16.IN19
alu_op[13] => Equal17.IN20
alu_op[14] => Equal12.IN18
alu_op[14] => Equal13.IN17
alu_op[14] => Equal14.IN18
alu_op[14] => Equal15.IN19
alu_op[14] => Equal16.IN18
alu_op[14] => Equal17.IN19
alu_op[15] => Equal12.IN17
alu_op[15] => Equal13.IN16
alu_op[15] => Equal14.IN17
alu_op[15] => Equal15.IN18
alu_op[15] => Equal16.IN17
alu_op[15] => Equal17.IN18
alu_op[16] => Equal12.IN16
alu_op[16] => Equal13.IN15
alu_op[16] => Equal14.IN16
alu_op[16] => Equal15.IN17
alu_op[16] => Equal16.IN16
alu_op[16] => Equal17.IN17
alu_op[17] => Equal12.IN15
alu_op[17] => Equal13.IN14
alu_op[17] => Equal14.IN15
alu_op[17] => Equal15.IN16
alu_op[17] => Equal16.IN15
alu_op[17] => Equal17.IN16
alu_op[18] => Equal12.IN14
alu_op[18] => Equal13.IN13
alu_op[18] => Equal14.IN14
alu_op[18] => Equal15.IN15
alu_op[18] => Equal16.IN14
alu_op[18] => Equal17.IN15
alu_op[19] => Equal12.IN13
alu_op[19] => Equal13.IN12
alu_op[19] => Equal14.IN13
alu_op[19] => Equal15.IN14
alu_op[19] => Equal16.IN13
alu_op[19] => Equal17.IN14
alu_op[20] => Equal12.IN12
alu_op[20] => Equal13.IN11
alu_op[20] => Equal14.IN12
alu_op[20] => Equal15.IN13
alu_op[20] => Equal16.IN12
alu_op[20] => Equal17.IN13
alu_op[21] => Equal12.IN11
alu_op[21] => Equal13.IN10
alu_op[21] => Equal14.IN11
alu_op[21] => Equal15.IN12
alu_op[21] => Equal16.IN11
alu_op[21] => Equal17.IN12
alu_op[22] => Equal12.IN10
alu_op[22] => Equal13.IN9
alu_op[22] => Equal14.IN10
alu_op[22] => Equal15.IN11
alu_op[22] => Equal16.IN10
alu_op[22] => Equal17.IN11
alu_op[23] => Equal12.IN9
alu_op[23] => Equal13.IN8
alu_op[23] => Equal14.IN9
alu_op[23] => Equal15.IN10
alu_op[23] => Equal16.IN9
alu_op[23] => Equal17.IN10
alu_op[24] => Equal12.IN8
alu_op[24] => Equal13.IN7
alu_op[24] => Equal14.IN8
alu_op[24] => Equal15.IN9
alu_op[24] => Equal16.IN8
alu_op[24] => Equal17.IN9
alu_op[25] => Equal12.IN7
alu_op[25] => Equal13.IN6
alu_op[25] => Equal14.IN7
alu_op[25] => Equal15.IN8
alu_op[25] => Equal16.IN7
alu_op[25] => Equal17.IN8
alu_op[26] => Equal12.IN6
alu_op[26] => Equal13.IN5
alu_op[26] => Equal14.IN6
alu_op[26] => Equal15.IN7
alu_op[26] => Equal16.IN6
alu_op[26] => Equal17.IN7
alu_op[27] => Equal12.IN5
alu_op[27] => Equal13.IN4
alu_op[27] => Equal14.IN5
alu_op[27] => Equal15.IN6
alu_op[27] => Equal16.IN5
alu_op[27] => Equal17.IN6
alu_op[28] => Equal12.IN4
alu_op[28] => Equal13.IN3
alu_op[28] => Equal14.IN4
alu_op[28] => Equal15.IN5
alu_op[28] => Equal16.IN4
alu_op[28] => Equal17.IN5
alu_op[29] => Equal12.IN3
alu_op[29] => Equal13.IN2
alu_op[29] => Equal14.IN3
alu_op[29] => Equal15.IN4
alu_op[29] => Equal16.IN3
alu_op[29] => Equal17.IN4
alu_op[30] => Equal12.IN2
alu_op[30] => Equal13.IN1
alu_op[30] => Equal14.IN2
alu_op[30] => Equal15.IN3
alu_op[30] => Equal16.IN2
alu_op[30] => Equal17.IN3
alu_op[31] => Equal12.IN1
alu_op[31] => Equal13.IN0
alu_op[31] => Equal14.IN1
alu_op[31] => Equal15.IN2
alu_op[31] => Equal16.IN1
alu_op[31] => Equal17.IN2
funct[0] => Equal0.IN1
funct[0] => Equal1.IN5
funct[0] => Equal2.IN2
funct[0] => Equal3.IN5
funct[0] => Equal4.IN2
funct[0] => Equal5.IN5
funct[0] => Equal6.IN3
funct[0] => Equal7.IN5
funct[0] => Equal8.IN3
funct[0] => Equal9.IN5
funct[0] => Equal10.IN5
funct[0] => Equal11.IN5
funct[1] => Equal0.IN5
funct[1] => Equal1.IN1
funct[1] => Equal2.IN1
funct[1] => Equal3.IN4
funct[1] => Equal4.IN5
funct[1] => Equal5.IN2
funct[1] => Equal6.IN2
funct[1] => Equal7.IN2
funct[1] => Equal8.IN2
funct[1] => Equal9.IN4
funct[1] => Equal10.IN4
funct[1] => Equal11.IN0
funct[2] => Equal0.IN4
funct[2] => Equal1.IN4
funct[2] => Equal2.IN5
funct[2] => Equal3.IN1
funct[2] => Equal4.IN1
funct[2] => Equal5.IN1
funct[2] => Equal6.IN1
funct[2] => Equal7.IN4
funct[2] => Equal8.IN5
funct[2] => Equal9.IN3
funct[2] => Equal10.IN3
funct[2] => Equal11.IN4
funct[3] => Equal0.IN3
funct[3] => Equal1.IN3
funct[3] => Equal2.IN4
funct[3] => Equal3.IN3
funct[3] => Equal4.IN4
funct[3] => Equal5.IN4
funct[3] => Equal6.IN5
funct[3] => Equal7.IN1
funct[3] => Equal8.IN1
funct[3] => Equal9.IN2
funct[3] => Equal10.IN2
funct[3] => Equal11.IN3
funct[4] => Equal0.IN2
funct[4] => Equal1.IN2
funct[4] => Equal2.IN3
funct[4] => Equal3.IN2
funct[4] => Equal4.IN3
funct[4] => Equal5.IN3
funct[4] => Equal6.IN4
funct[4] => Equal7.IN3
funct[4] => Equal8.IN4
funct[4] => Equal9.IN1
funct[4] => Equal10.IN1
funct[4] => Equal11.IN2
funct[5] => Equal0.IN0
funct[5] => Equal1.IN0
funct[5] => Equal2.IN0
funct[5] => Equal3.IN0
funct[5] => Equal4.IN0
funct[5] => Equal5.IN0
funct[5] => Equal6.IN0
funct[5] => Equal7.IN0
funct[5] => Equal8.IN0
funct[5] => Equal9.IN0
funct[5] => Equal10.IN0
funct[5] => Equal11.IN1
alu_sel[0] <= alu_sel.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[1] <= alu_sel.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[2] <= alu_sel.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[3] <= alu_sel.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[4] <= alu_sel.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|alu:alu_inst
a[0] => Add0.IN64
a[0] => Add1.IN32
a[0] => LessThan0.IN32
a[0] => LessThan1.IN32
a[0] => y.IN0
a[0] => y.IN0
a[0] => y.IN0
a[1] => Add0.IN63
a[1] => Add1.IN31
a[1] => LessThan0.IN31
a[1] => LessThan1.IN31
a[1] => y.IN0
a[1] => y.IN0
a[1] => y.IN0
a[2] => Add0.IN62
a[2] => Add1.IN30
a[2] => LessThan0.IN30
a[2] => LessThan1.IN30
a[2] => y.IN0
a[2] => y.IN0
a[2] => y.IN0
a[3] => Add0.IN61
a[3] => Add1.IN29
a[3] => LessThan0.IN29
a[3] => LessThan1.IN29
a[3] => y.IN0
a[3] => y.IN0
a[3] => y.IN0
a[4] => Add0.IN60
a[4] => Add1.IN28
a[4] => LessThan0.IN28
a[4] => LessThan1.IN28
a[4] => y.IN0
a[4] => y.IN0
a[4] => y.IN0
a[5] => Add0.IN59
a[5] => Add1.IN27
a[5] => LessThan0.IN27
a[5] => LessThan1.IN27
a[5] => y.IN0
a[5] => y.IN0
a[5] => y.IN0
a[6] => Add0.IN58
a[6] => Add1.IN26
a[6] => LessThan0.IN26
a[6] => LessThan1.IN26
a[6] => y.IN0
a[6] => y.IN0
a[6] => y.IN0
a[7] => Add0.IN57
a[7] => Add1.IN25
a[7] => LessThan0.IN25
a[7] => LessThan1.IN25
a[7] => y.IN0
a[7] => y.IN0
a[7] => y.IN0
a[8] => Add0.IN56
a[8] => Add1.IN24
a[8] => LessThan0.IN24
a[8] => LessThan1.IN24
a[8] => y.IN0
a[8] => y.IN0
a[8] => y.IN0
a[9] => Add0.IN55
a[9] => Add1.IN23
a[9] => LessThan0.IN23
a[9] => LessThan1.IN23
a[9] => y.IN0
a[9] => y.IN0
a[9] => y.IN0
a[10] => Add0.IN54
a[10] => Add1.IN22
a[10] => LessThan0.IN22
a[10] => LessThan1.IN22
a[10] => y.IN0
a[10] => y.IN0
a[10] => y.IN0
a[11] => Add0.IN53
a[11] => Add1.IN21
a[11] => LessThan0.IN21
a[11] => LessThan1.IN21
a[11] => y.IN0
a[11] => y.IN0
a[11] => y.IN0
a[12] => Add0.IN52
a[12] => Add1.IN20
a[12] => LessThan0.IN20
a[12] => LessThan1.IN20
a[12] => y.IN0
a[12] => y.IN0
a[12] => y.IN0
a[13] => Add0.IN51
a[13] => Add1.IN19
a[13] => LessThan0.IN19
a[13] => LessThan1.IN19
a[13] => y.IN0
a[13] => y.IN0
a[13] => y.IN0
a[14] => Add0.IN50
a[14] => Add1.IN18
a[14] => LessThan0.IN18
a[14] => LessThan1.IN18
a[14] => y.IN0
a[14] => y.IN0
a[14] => y.IN0
a[15] => Add0.IN49
a[15] => Add1.IN17
a[15] => LessThan0.IN17
a[15] => LessThan1.IN17
a[15] => y.IN0
a[15] => y.IN0
a[15] => y.IN0
a[16] => Add0.IN48
a[16] => Add1.IN16
a[16] => LessThan0.IN16
a[16] => LessThan1.IN16
a[16] => y.IN0
a[16] => y.IN0
a[16] => y.IN0
a[17] => Add0.IN47
a[17] => Add1.IN15
a[17] => LessThan0.IN15
a[17] => LessThan1.IN15
a[17] => y.IN0
a[17] => y.IN0
a[17] => y.IN0
a[18] => Add0.IN46
a[18] => Add1.IN14
a[18] => LessThan0.IN14
a[18] => LessThan1.IN14
a[18] => y.IN0
a[18] => y.IN0
a[18] => y.IN0
a[19] => Add0.IN45
a[19] => Add1.IN13
a[19] => LessThan0.IN13
a[19] => LessThan1.IN13
a[19] => y.IN0
a[19] => y.IN0
a[19] => y.IN0
a[20] => Add0.IN44
a[20] => Add1.IN12
a[20] => LessThan0.IN12
a[20] => LessThan1.IN12
a[20] => y.IN0
a[20] => y.IN0
a[20] => y.IN0
a[21] => Add0.IN43
a[21] => Add1.IN11
a[21] => LessThan0.IN11
a[21] => LessThan1.IN11
a[21] => y.IN0
a[21] => y.IN0
a[21] => y.IN0
a[22] => Add0.IN42
a[22] => Add1.IN10
a[22] => LessThan0.IN10
a[22] => LessThan1.IN10
a[22] => y.IN0
a[22] => y.IN0
a[22] => y.IN0
a[23] => Add0.IN41
a[23] => Add1.IN9
a[23] => LessThan0.IN9
a[23] => LessThan1.IN9
a[23] => y.IN0
a[23] => y.IN0
a[23] => y.IN0
a[24] => Add0.IN40
a[24] => Add1.IN8
a[24] => LessThan0.IN8
a[24] => LessThan1.IN8
a[24] => y.IN0
a[24] => y.IN0
a[24] => y.IN0
a[25] => Add0.IN39
a[25] => Add1.IN7
a[25] => LessThan0.IN7
a[25] => LessThan1.IN7
a[25] => y.IN0
a[25] => y.IN0
a[25] => y.IN0
a[26] => Add0.IN38
a[26] => Add1.IN6
a[26] => LessThan0.IN6
a[26] => LessThan1.IN6
a[26] => y.IN0
a[26] => y.IN0
a[26] => y.IN0
a[27] => Add0.IN37
a[27] => Add1.IN5
a[27] => LessThan0.IN5
a[27] => LessThan1.IN5
a[27] => y.IN0
a[27] => y.IN0
a[27] => y.IN0
a[28] => Add0.IN36
a[28] => Add1.IN4
a[28] => LessThan0.IN4
a[28] => LessThan1.IN4
a[28] => y.IN0
a[28] => y.IN0
a[28] => y.IN0
a[29] => Add0.IN35
a[29] => Add1.IN3
a[29] => LessThan0.IN3
a[29] => LessThan1.IN3
a[29] => y.IN0
a[29] => y.IN0
a[29] => y.IN0
a[30] => Add0.IN34
a[30] => Add1.IN2
a[30] => LessThan0.IN2
a[30] => LessThan1.IN2
a[30] => y.IN0
a[30] => y.IN0
a[30] => y.IN0
a[31] => Add0.IN33
a[31] => Add1.IN1
a[31] => LessThan0.IN1
a[31] => LessThan1.IN1
a[31] => y.IN0
a[31] => y.IN0
a[31] => y.IN0
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
shamt[0] => shamt[0].IN1
shamt[1] => shamt[1].IN1
shamt[2] => shamt[2].IN1
shamt[3] => shamt[3].IN1
shamt[4] => shamt[4].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => Equal0.IN0
sel[2] => Equal1.IN2
sel[2] => Equal2.IN3
sel[2] => Equal3.IN0
sel[2] => Equal4.IN0
sel[2] => Equal5.IN3
sel[2] => Equal6.IN0
sel[2] => Equal7.IN4
sel[3] => Equal0.IN3
sel[3] => Equal1.IN1
sel[3] => Equal2.IN2
sel[3] => Equal3.IN2
sel[3] => Equal4.IN3
sel[3] => Equal5.IN2
sel[3] => Equal6.IN4
sel[3] => Equal7.IN0
sel[3] => Equal8.IN0
sel[4] => Equal0.IN2
sel[4] => Equal1.IN0
sel[4] => Equal2.IN1
sel[4] => Equal3.IN1
sel[4] => Equal4.IN2
sel[4] => Equal5.IN1
sel[4] => Equal6.IN3
sel[4] => Equal7.IN3
sel[4] => Equal8.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal9.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|alu:alu_inst|shifter:shft_inst
a[0] => ShiftLeft0.IN32
a[0] => ShiftRight0.IN32
a[1] => ShiftLeft0.IN31
a[1] => ShiftRight0.IN31
a[2] => ShiftLeft0.IN30
a[2] => ShiftRight0.IN30
a[3] => ShiftLeft0.IN29
a[3] => ShiftRight0.IN29
a[4] => ShiftLeft0.IN28
a[4] => ShiftRight0.IN28
a[5] => ShiftLeft0.IN27
a[5] => ShiftRight0.IN27
a[6] => ShiftLeft0.IN26
a[6] => ShiftRight0.IN26
a[7] => ShiftLeft0.IN25
a[7] => ShiftRight0.IN25
a[8] => ShiftLeft0.IN24
a[8] => ShiftRight0.IN24
a[9] => ShiftLeft0.IN23
a[9] => ShiftRight0.IN23
a[10] => ShiftLeft0.IN22
a[10] => ShiftRight0.IN22
a[11] => ShiftLeft0.IN21
a[11] => ShiftRight0.IN21
a[12] => ShiftLeft0.IN20
a[12] => ShiftRight0.IN20
a[13] => ShiftLeft0.IN19
a[13] => ShiftRight0.IN19
a[14] => ShiftLeft0.IN18
a[14] => ShiftRight0.IN18
a[15] => ShiftLeft0.IN17
a[15] => ShiftRight0.IN17
a[16] => ShiftLeft0.IN16
a[16] => ShiftRight0.IN16
a[17] => ShiftLeft0.IN15
a[17] => ShiftRight0.IN15
a[18] => ShiftLeft0.IN14
a[18] => ShiftRight0.IN14
a[19] => ShiftLeft0.IN13
a[19] => ShiftRight0.IN13
a[20] => ShiftLeft0.IN12
a[20] => ShiftRight0.IN12
a[21] => ShiftLeft0.IN11
a[21] => ShiftRight0.IN11
a[22] => ShiftLeft0.IN10
a[22] => ShiftRight0.IN10
a[23] => ShiftLeft0.IN9
a[23] => ShiftRight0.IN9
a[24] => ShiftLeft0.IN8
a[24] => ShiftRight0.IN8
a[25] => ShiftLeft0.IN7
a[25] => ShiftRight0.IN7
a[26] => ShiftLeft0.IN6
a[26] => ShiftRight0.IN6
a[27] => ShiftLeft0.IN5
a[27] => ShiftRight0.IN5
a[28] => ShiftLeft0.IN4
a[28] => ShiftRight0.IN4
a[29] => ShiftLeft0.IN3
a[29] => ShiftRight0.IN3
a[30] => ShiftLeft0.IN2
a[30] => ShiftRight0.IN2
a[31] => ShiftLeft0.IN1
a[31] => ShiftRight0.IN1
shamt[0] => ShiftLeft0.IN37
shamt[0] => ShiftRight0.IN37
shamt[1] => ShiftLeft0.IN36
shamt[1] => ShiftRight0.IN36
shamt[2] => ShiftLeft0.IN35
shamt[2] => ShiftRight0.IN35
shamt[3] => ShiftLeft0.IN34
shamt[3] => ShiftRight0.IN34
shamt[4] => ShiftLeft0.IN33
shamt[4] => ShiftRight0.IN33
mode[0] => Equal0.IN1
mode[0] => Equal1.IN0
mode[0] => Equal2.IN1
mode[1] => Equal0.IN0
mode[1] => Equal1.IN1
mode[1] => Equal2.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|dmem:dmem_inst
clk => RAM.we_a.CLK
clk => RAM.waddr_a[7].CLK
clk => RAM.waddr_a[6].CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[31].CLK
clk => RAM.data_a[30].CLK
clk => RAM.data_a[29].CLK
clk => RAM.data_a[28].CLK
clk => RAM.data_a[27].CLK
clk => RAM.data_a[26].CLK
clk => RAM.data_a[25].CLK
clk => RAM.data_a[24].CLK
clk => RAM.data_a[23].CLK
clk => RAM.data_a[22].CLK
clk => RAM.data_a[21].CLK
clk => RAM.data_a[20].CLK
clk => RAM.data_a[19].CLK
clk => RAM.data_a[18].CLK
clk => RAM.data_a[17].CLK
clk => RAM.data_a[16].CLK
clk => RAM.data_a[15].CLK
clk => RAM.data_a[14].CLK
clk => RAM.data_a[13].CLK
clk => RAM.data_a[12].CLK
clk => RAM.data_a[11].CLK
clk => RAM.data_a[10].CLK
clk => RAM.data_a[9].CLK
clk => RAM.data_a[8].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => RAM.CLK0
mem_write => RAM.we_a.DATAIN
mem_write => RAM.WE
mem_read => ~NO_FANOUT~
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => RAM.waddr_a[0].DATAIN
addr[2] => RAM.WADDR
addr[2] => RAM.RADDR
addr[3] => RAM.waddr_a[1].DATAIN
addr[3] => RAM.WADDR1
addr[3] => RAM.RADDR1
addr[4] => RAM.waddr_a[2].DATAIN
addr[4] => RAM.WADDR2
addr[4] => RAM.RADDR2
addr[5] => RAM.waddr_a[3].DATAIN
addr[5] => RAM.WADDR3
addr[5] => RAM.RADDR3
addr[6] => RAM.waddr_a[4].DATAIN
addr[6] => RAM.WADDR4
addr[6] => RAM.RADDR4
addr[7] => RAM.waddr_a[5].DATAIN
addr[7] => RAM.WADDR5
addr[7] => RAM.RADDR5
addr[8] => RAM.waddr_a[6].DATAIN
addr[8] => RAM.WADDR6
addr[8] => RAM.RADDR6
addr[9] => RAM.waddr_a[7].DATAIN
addr[9] => RAM.WADDR7
addr[9] => RAM.RADDR7
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
wd[8] => RAM.data_a[8].DATAIN
wd[8] => RAM.DATAIN8
wd[9] => RAM.data_a[9].DATAIN
wd[9] => RAM.DATAIN9
wd[10] => RAM.data_a[10].DATAIN
wd[10] => RAM.DATAIN10
wd[11] => RAM.data_a[11].DATAIN
wd[11] => RAM.DATAIN11
wd[12] => RAM.data_a[12].DATAIN
wd[12] => RAM.DATAIN12
wd[13] => RAM.data_a[13].DATAIN
wd[13] => RAM.DATAIN13
wd[14] => RAM.data_a[14].DATAIN
wd[14] => RAM.DATAIN14
wd[15] => RAM.data_a[15].DATAIN
wd[15] => RAM.DATAIN15
wd[16] => RAM.data_a[16].DATAIN
wd[16] => RAM.DATAIN16
wd[17] => RAM.data_a[17].DATAIN
wd[17] => RAM.DATAIN17
wd[18] => RAM.data_a[18].DATAIN
wd[18] => RAM.DATAIN18
wd[19] => RAM.data_a[19].DATAIN
wd[19] => RAM.DATAIN19
wd[20] => RAM.data_a[20].DATAIN
wd[20] => RAM.DATAIN20
wd[21] => RAM.data_a[21].DATAIN
wd[21] => RAM.DATAIN21
wd[22] => RAM.data_a[22].DATAIN
wd[22] => RAM.DATAIN22
wd[23] => RAM.data_a[23].DATAIN
wd[23] => RAM.DATAIN23
wd[24] => RAM.data_a[24].DATAIN
wd[24] => RAM.DATAIN24
wd[25] => RAM.data_a[25].DATAIN
wd[25] => RAM.DATAIN25
wd[26] => RAM.data_a[26].DATAIN
wd[26] => RAM.DATAIN26
wd[27] => RAM.data_a[27].DATAIN
wd[27] => RAM.DATAIN27
wd[28] => RAM.data_a[28].DATAIN
wd[28] => RAM.DATAIN28
wd[29] => RAM.data_a[29].DATAIN
wd[29] => RAM.DATAIN29
wd[30] => RAM.data_a[30].DATAIN
wd[30] => RAM.DATAIN30
wd[31] => RAM.data_a[31].DATAIN
wd[31] => RAM.DATAIN31
rd[0] <= RAM.DATAOUT
rd[1] <= RAM.DATAOUT1
rd[2] <= RAM.DATAOUT2
rd[3] <= RAM.DATAOUT3
rd[4] <= RAM.DATAOUT4
rd[5] <= RAM.DATAOUT5
rd[6] <= RAM.DATAOUT6
rd[7] <= RAM.DATAOUT7
rd[8] <= RAM.DATAOUT8
rd[9] <= RAM.DATAOUT9
rd[10] <= RAM.DATAOUT10
rd[11] <= RAM.DATAOUT11
rd[12] <= RAM.DATAOUT12
rd[13] <= RAM.DATAOUT13
rd[14] <= RAM.DATAOUT14
rd[15] <= RAM.DATAOUT15
rd[16] <= RAM.DATAOUT16
rd[17] <= RAM.DATAOUT17
rd[18] <= RAM.DATAOUT18
rd[19] <= RAM.DATAOUT19
rd[20] <= RAM.DATAOUT20
rd[21] <= RAM.DATAOUT21
rd[22] <= RAM.DATAOUT22
rd[23] <= RAM.DATAOUT23
rd[24] <= RAM.DATAOUT24
rd[25] <= RAM.DATAOUT25
rd[26] <= RAM.DATAOUT26
rd[27] <= RAM.DATAOUT27
rd[28] <= RAM.DATAOUT28
rd[29] <= RAM.DATAOUT29
rd[30] <= RAM.DATAOUT30
rd[31] <= RAM.DATAOUT31


|mips_cpu|add32:br_adder
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


