$date
	Thu Jun  7 20:53:21 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! write_reg_from_memory $end
$var wire 1 " ten_branch $end
$var wire 1 # state_machine_reset $end
$var wire 1 $ reset_reg_file $end
$var wire 1 % reg_file_wrEN $end
$var wire 1 & read_2EN $end
$var wire 1 ' read_1EN $end
$var wire 1 ( output_reset $end
$var wire 1 ) mem_add_reset $end
$var wire 1 * lineb_ex $end
$var wire 1 + extender_reset $end
$var wire 1 , alu_linea $end
$var wire 2 - alu_control [1:0] $end
$var wire 1 . RAM_wrEN $end
$var wire 1 / PC_reset $end
$var wire 1 0 PC_or_read_mem $end
$var wire 1 1 PC_in_op $end
$var wire 1 2 PC_EN $end
$var wire 1 3 LT_state $end
$var wire 1 4 EN_output $end
$var wire 1 5 EN_mem_add $end
$var reg 1 6 LT_flag $end
$var reg 1 7 branch_flag $end
$var reg 1 8 clock $end
$var reg 1 9 control_reset $end
$var reg 4 : opcode [3:0] $end
$var reg 3 ; state [2:0] $end
$scope module u1 $end
$var wire 1 6 LT_flag $end
$var wire 1 7 branch_flag $end
$var wire 1 8 clock $end
$var wire 4 < opcode [3:0] $end
$var wire 3 = state [2:0] $end
$var reg 1 5 EN_mem_add $end
$var reg 1 4 EN_output $end
$var reg 1 3 LT_state $end
$var reg 1 2 PC_EN $end
$var reg 1 1 PC_in_op $end
$var reg 1 0 PC_or_read_mem $end
$var reg 1 / PC_reset $end
$var reg 1 . RAM_wrEN $end
$var reg 2 > alu_control [1:0] $end
$var reg 1 , alu_linea $end
$var reg 1 + extender_reset $end
$var reg 1 ? less_than_flag $end
$var reg 1 * lineb_ex $end
$var reg 1 ) mem_add_reset $end
$var reg 4 @ opcode_store [3:0] $end
$var reg 1 ( output_reset $end
$var reg 1 ' read_1EN $end
$var reg 1 & read_2EN $end
$var reg 1 % reg_file_wrEN $end
$var reg 1 $ reset_reg_file $end
$var reg 1 # state_machine_reset $end
$var reg 1 " ten_branch $end
$var reg 1 ! write_reg_from_memory $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx @
x?
bx >
bx =
bx <
bx ;
bx :
19
08
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
bx -
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#50
18
#100
11
b1 @
08
09
b10 ;
b10 =
b1 :
b1 <
#150
18
#200
08
b11 ;
b11 =
#250
18
#300
b0 -
b0 >
b101 @
08
b10 ;
b10 =
b101 :
b101 <
#350
18
#400
08
b11 ;
b11 =
#450
18
#500
08
b1111 :
b1111 <
#550
18
#600
08
#650
18
#700
08
#750
18
#800
08
#850
18
#900
08
#950
18
#1000
08
#1050
18
#1100
08
#1150
18
#1200
08
#1250
18
#1300
08
#1350
18
#1400
08
#1450
18
#1500
08
