#ifndef __HSU_HWIO_DEPENDENCY_H__
#define __HSU_HWIO_DEPENDENCY_H__
/*
===========================================================================
*/
/**
  @file hsu_hwio_dependency.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    MDM9205 (Twizy) [twizy_v1.0_p3q1r27.1]
 
  This file contains HWIO register definitions for the following modules:
    USB.*
    DWC_USB3
    GCC_CLK_CTL_REG
    SECURITY_CONTROL_CORE

  'Include' filters applied: USB[GCC_CLK_CTL_REG] 
  'Exclude' filters applied: DUMMY RESERVED 

  Generation parameters: 
  { u'exclude-reserved': True,
    u'filename': u'hsu_hwio_dependency.h',
    u'module-filter-exclude': { },
    u'module-filter-include': { u'GCC_CLK_CTL_REG': [u'USB']},
    u'modules': [ u'USB.*',
                  u'DWC_USB3',
                  u'GCC_CLK_CTL_REG',
                  u'SECURITY_CONTROL_CORE'],
    u'output-fvals': True,
    u'output-offsets': True,
    u'output-phys': True}
*/
/*
  ===========================================================================

  Copyright (c) 2018 Qualcomm Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Technologies, Inc.

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies, Inc. and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies, Inc.

  ===========================================================================

  $Header: //components/rel/core.tx/6.0/wiredconnectivity/hsusb/driver/inc/9205/hsu_hwio_dependency.h#1 $
  $DateTime: 2020/01/30 22:49:35 $
  $Author: pwbldsvc $

  ===========================================================================
*/

#include "msmhwio.h"
#include "msmhwiobase.h"

// HSU ADDITION++++

// Chiron RUMI compatibility
//#define USB3PHY_AHB2PHY_BASE      AHB2PHY_CHIRON_BASE
//#define USB3PHY_AHB2PHY_BASE_SIZE AHB2PHY_CHIRON_BASE_SIZE
#define RUMI_PHY_PRIM   (USB20S_BASE + 0xCD00)  // 0x01A0CD00

#define HSU_VAR_OUTM(old_value, new_value, mask, shft) \
  (((old_value) & (unsigned int)(~(mask))) | ((unsigned int)(((new_value) << (shft)) & (mask))));
#define HSU_VAR_INM(value, mask, shft) \
  (((value) & ((mask))) >> (shft))

// To enable HWIO logging, replace out_dword and out_dword_mask_ns with:
//   hsu_out_dword and hsu_out_dword_masked_ns
#define hsu_out_dword(addr, val) \
  out_dword(addr, val); \
  hsu_reg_log(addr, val); \
  HSU_ULOG_2(NO_MSG, REG_LOG, "0x%08X, 0x%08X", addr, val)
  
//  hsu_reg_log(addr, (in_dword(addr) | val))

#define hsu_out_dword_masked_ns(io, mask, val, current_reg_content)   \
  out_dword_masked_ns(io, mask, val, current_reg_content);  \
  hsu_reg_log(io, ((current_reg_content & (uint32)(~(mask))) | \
                 ((uint32)((val) & (mask))))); \
  HSU_ULOG_2(NO_MSG, REG_LOG, "0x%08X, 0x%08X", io, ((current_reg_content & (uint32)(~(mask))) | \
                 ((uint32)((val) & (mask)))))                     
//  hsu_reg_log(io, (in_dword(io) | val))
// HSU ADDITION----

/*----------------------------------------------------------------------------
 * MODULE: USB2_PHY_CM_DWC_USB2_SW
 *--------------------------------------------------------------------------*/

#define USB2_PHY_CM_DWC_USB2_SW_REG_BASE                                                    (USB2_PHY_CM_DWC_USB2_SW_BASE      + 0x00000000)
#define USB2_PHY_CM_DWC_USB2_SW_REG_BASE_SIZE                                               0x200
#define USB2_PHY_CM_DWC_USB2_SW_REG_BASE_USED                                               0x10c
#define USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS                                               (USB2_PHY_CM_DWC_USB2_SW_BASE_PHYS + 0x00000000)
#define USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS                                               0x00000000

#define HWIO_USB2_PHY_USB_PHY_REVISION_ID0_ADDR                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000000)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID0_PHYS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000000)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID0_OFFS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000000)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID0_RMSK                                                   0xff
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID0_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_REVISION_ID0_ADDR)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID0_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_REVISION_ID0_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID0_STEP_7_0_BMSK                                          0xff
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID0_STEP_7_0_SHFT                                           0x0

#define HWIO_USB2_PHY_USB_PHY_REVISION_ID1_ADDR                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000004)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID1_PHYS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000004)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID1_OFFS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000004)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID1_RMSK                                                   0xff
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID1_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_REVISION_ID1_ADDR)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID1_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_REVISION_ID1_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID1_STEP_15_8_BMSK                                         0xff
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID1_STEP_15_8_SHFT                                          0x0

#define HWIO_USB2_PHY_USB_PHY_REVISION_ID2_ADDR                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000008)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID2_PHYS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000008)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID2_OFFS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000008)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID2_RMSK                                                   0xff
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID2_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_REVISION_ID2_ADDR)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID2_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_REVISION_ID2_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID2_MINOR_7_0_BMSK                                         0xff
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID2_MINOR_7_0_SHFT                                          0x0

#define HWIO_USB2_PHY_USB_PHY_REVISION_ID3_ADDR                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x0000000c)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID3_PHYS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x0000000c)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID3_OFFS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x0000000c)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID3_RMSK                                                   0xff
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID3_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_REVISION_ID3_ADDR)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID3_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_REVISION_ID3_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID3_MAJOR_BMSK                                             0xf0
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID3_MAJOR_SHFT                                              0x4
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID3_MINOR_11_8_BMSK                                         0xf
#define HWIO_USB2_PHY_USB_PHY_REVISION_ID3_MINOR_11_8_SHFT                                         0x0

#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT0_ADDR                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000010)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT0_PHYS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000010)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT0_OFFS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000010)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT0_RMSK                                                0xff
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT0_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT0_ADDR)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT0_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT0_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT0_DEBUG_BUS_7_0_BMSK                                  0xff
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT0_DEBUG_BUS_7_0_SHFT                                   0x0

#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT1_ADDR                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000014)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT1_PHYS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000014)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT1_OFFS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000014)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT1_RMSK                                                0xff
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT1_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT1_ADDR)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT1_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT1_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT1_DEBUG_BUS_15_8_BMSK                                 0xff
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT1_DEBUG_BUS_15_8_SHFT                                  0x0

#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT2_ADDR                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000018)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT2_PHYS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000018)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT2_OFFS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000018)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT2_RMSK                                                0xff
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT2_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT2_ADDR)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT2_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT2_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT2_DEBUG_BUS_23_16_BMSK                                0xff
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT2_DEBUG_BUS_23_16_SHFT                                 0x0

#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT3_ADDR                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x0000001c)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT3_PHYS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x0000001c)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT3_OFFS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x0000001c)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT3_RMSK                                                0xff
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT3_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT3_ADDR)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT3_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT3_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT3_DEBUG_BUS_31_24_BMSK                                0xff
#define HWIO_USB2_PHY_USB_PHY_DEBUG_BUS_STAT3_DEBUG_BUS_31_24_SHFT                                 0x0

#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_ADDR                                       (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000020)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_PHYS                                       (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000020)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_OFFS                                       (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000020)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_RMSK                                             0xff
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_RSVD_7_6_BMSK                                    0xc0
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_RSVD_7_6_SHFT                                     0x6
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_PHY_RX_TESTER_STATUS_BMSK                        0x3c
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_PHY_RX_TESTER_STATUS_SHFT                         0x2
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_RX_ALL_BAD_BMSK                                   0x2
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_RX_ALL_BAD_SHFT                                   0x1
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_RX_ALL_GOOD_BMSK                                  0x1
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_OUT_1_RX_ALL_GOOD_SHFT                                  0x0

#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_ADDR                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000024)
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_PHYS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000024)
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_OFFS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000024)
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_RMSK                                            0xff
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_ADDR)
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_RSVD_7_6_BMSK                                   0xc0
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_RSVD_7_6_SHFT                                    0x6
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_VDATDETENB0_BMSK                                0x20
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_VDATDETENB0_SHFT                                 0x5
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_VDATSRCENB0_BMSK                                0x10
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_VDATSRCENB0_SHFT                                 0x4
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_RSVD_3_BMSK                                      0x8
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_RSVD_3_SHFT                                      0x3
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_CHRGSEL0_BMSK                                    0x4
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_CHRGSEL0_SHFT                                    0x2
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_DCDENB0_BMSK                                     0x2
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_DCDENB0_SHFT                                     0x1
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_RSVD_0_BMSK                                      0x1
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_OUTPUT_RSVD_0_SHFT                                      0x0

#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_ADDR                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000028)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_PHYS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000028)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_OFFS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000028)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_RMSK                                                0xfe
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_RSVD_7_5_BMSK                                       0xe0
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_RSVD_7_5_SHFT                                        0x5
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_CHGDETINTLCH_BMSK                                   0x10
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_CHGDETINTLCH_SHFT                                    0x4
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_DPINTLCH_BMSK                                        0x8
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_DPINTLCH_SHFT                                        0x3
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_DCDINTLCH_BMSK                                       0x4
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_DCDINTLCH_SHFT                                       0x2
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_DMINTLCH_BMSK                                        0x2
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_IRQ_STAT_DMINTLCH_SHFT                                        0x1

#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST_OUT_1_ADDR                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x0000002c)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST_OUT_1_PHYS                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x0000002c)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST_OUT_1_OFFS                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x0000002c)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST_OUT_1_RMSK                                              0xff
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST_OUT_1_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST_OUT_1_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST_OUT_1_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST_OUT_1_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST_OUT_1_RSVD_7_4_BMSK                                     0xf0
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST_OUT_1_RSVD_7_4_SHFT                                      0x4
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST_OUT_1_TESTDATAOUT_BMSK                                   0xf
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST_OUT_1_TESTDATAOUT_SHFT                                   0x0

#define HWIO_USB2_PHY_USB_PHY_UTMI_VEC4_STATUS_ADDR                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000030)
#define HWIO_USB2_PHY_USB_PHY_UTMI_VEC4_STATUS_PHYS                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000030)
#define HWIO_USB2_PHY_USB_PHY_UTMI_VEC4_STATUS_OFFS                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000030)
#define HWIO_USB2_PHY_USB_PHY_UTMI_VEC4_STATUS_RMSK                                               0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_VEC4_STATUS_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_UTMI_VEC4_STATUS_ADDR)
#define HWIO_USB2_PHY_USB_PHY_UTMI_VEC4_STATUS_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_UTMI_VEC4_STATUS_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_UTMI_VEC4_STATUS_RSVD_7_0_BMSK                                      0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_VEC4_STATUS_RSVD_7_0_SHFT                                       0x0

#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC0_STATUS_ADDR                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000034)
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC0_STATUS_PHYS                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000034)
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC0_STATUS_OFFS                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000034)
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC0_STATUS_RMSK                                               0xff
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC0_STATUS_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_ULPI_VEC0_STATUS_ADDR)
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC0_STATUS_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_ULPI_VEC0_STATUS_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC0_STATUS_RSVD_7_4_BMSK                                      0xf0
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC0_STATUS_RSVD_7_4_SHFT                                       0x4
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC0_STATUS_USB2_BC_IRQ_CI_BMSK                                 0x8
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC0_STATUS_USB2_BC_IRQ_CI_SHFT                                 0x3
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC0_STATUS_RSVD_2_0_BMSK                                       0x7
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC0_STATUS_RSVD_2_0_SHFT                                       0x0

#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC1_STATUS_ADDR                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000038)
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC1_STATUS_PHYS                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000038)
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC1_STATUS_OFFS                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000038)
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC1_STATUS_RMSK                                               0xff
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC1_STATUS_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_ULPI_VEC1_STATUS_ADDR)
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC1_STATUS_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_ULPI_VEC1_STATUS_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC1_STATUS_RSVD_7_0_BMSK                                      0xff
#define HWIO_USB2_PHY_USB_PHY_ULPI_VEC1_STATUS_RSVD_7_0_SHFT                                       0x0

#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_ADDR                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x0000003c)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_PHYS                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x0000003c)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_OFFS                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x0000003c)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_RMSK                                              0xff
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_ADDR)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_BC_IRQ_CI_IRQ_STAT_BMSK                           0x80
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_BC_IRQ_CI_IRQ_STAT_SHFT                            0x7
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_DCDOUT_SET_DFT_IRQ_STAT_BMSK                      0x40
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_DCDOUT_SET_DFT_IRQ_STAT_SHFT                       0x6
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_DCDOUT_REG_IRQ_STAT_BMSK                          0x20
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_DCDOUT_REG_IRQ_STAT_SHFT                           0x5
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_FSVPLUS_TOG_IRQ_STAT_1_0_BMSK                     0x10
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_FSVPLUS_TOG_IRQ_STAT_1_0_SHFT                      0x4
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_FSVPLUS_TOG_IRQ_STAT_0_1_BMSK                      0x8
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_FSVPLUS_TOG_IRQ_STAT_0_1_SHFT                      0x3
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_FSVMINUS_TOG_IRQ_STAT_1_0_BMSK                     0x4
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_FSVMINUS_TOG_IRQ_STAT_1_0_SHFT                     0x2
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_FSVMINUS_TOG_IRQ_STAT_0_1_BMSK                     0x2
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_FSVMINUS_TOG_IRQ_STAT_0_1_SHFT                     0x1
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_CHGDET_IRQ_STAT_BMSK                               0x1
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS0_CHGDET_IRQ_STAT_SHFT                               0x0

#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_ADDR                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000040)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_PHYS                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000040)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_OFFS                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000040)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_RMSK                                              0xff
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_ADDR)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_RSVD_7_4_BMSK                                     0xf0
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_RSVD_7_4_SHFT                                      0x4
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_OTGSESSVLD_FALL_IRQ_STAT_BMSK                      0x8
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_OTGSESSVLD_FALL_IRQ_STAT_SHFT                      0x3
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_OTGSESSVLD_RISE_IRQ_STAT_BMSK                      0x4
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_OTGSESSVLD_RISE_IRQ_STAT_SHFT                      0x2
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_IDDIG_FALL_IRQ_STAT_BMSK                           0x2
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_IDDIG_FALL_IRQ_STAT_SHFT                           0x1
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_IDDIG_RISE_IRQ_STAT_BMSK                           0x1
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_STATUS1_IDDIG_RISE_IRQ_STAT_SHFT                           0x0

#define HWIO_USB2_PHY_USB_PHY_RX_CHK_ERR_CNT1_STATUS_ADDR                                   (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000044)
#define HWIO_USB2_PHY_USB_PHY_RX_CHK_ERR_CNT1_STATUS_PHYS                                   (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000044)
#define HWIO_USB2_PHY_USB_PHY_RX_CHK_ERR_CNT1_STATUS_OFFS                                   (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000044)
#define HWIO_USB2_PHY_USB_PHY_RX_CHK_ERR_CNT1_STATUS_RMSK                                         0xff
#define HWIO_USB2_PHY_USB_PHY_RX_CHK_ERR_CNT1_STATUS_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_RX_CHK_ERR_CNT1_STATUS_ADDR)
#define HWIO_USB2_PHY_USB_PHY_RX_CHK_ERR_CNT1_STATUS_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_RX_CHK_ERR_CNT1_STATUS_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_RX_CHK_ERR_CNT1_STATUS_RSVD_7_0_BMSK                                0xff
#define HWIO_USB2_PHY_USB_PHY_RX_CHK_ERR_CNT1_STATUS_RSVD_7_0_SHFT                                 0x0

#define HWIO_USB2_PHY_USB_PHY_RX_CHK_STATUS_ADDR                                            (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000048)
#define HWIO_USB2_PHY_USB_PHY_RX_CHK_STATUS_PHYS                                            (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000048)
#define HWIO_USB2_PHY_USB_PHY_RX_CHK_STATUS_OFFS                                            (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000048)
#define HWIO_USB2_PHY_USB_PHY_RX_CHK_STATUS_RMSK                                                  0xff
#define HWIO_USB2_PHY_USB_PHY_RX_CHK_STATUS_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_RX_CHK_STATUS_ADDR)
#define HWIO_USB2_PHY_USB_PHY_RX_CHK_STATUS_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_RX_CHK_STATUS_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_RX_CHK_STATUS_RSVD_7_0_BMSK                                         0xff
#define HWIO_USB2_PHY_USB_PHY_RX_CHK_STATUS_RSVD_7_0_SHFT                                          0x0

#define HWIO_USB2_PHY_USB_PHY_REFCLK_RXTAP_TEST_STATUS_ADDR                                 (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x0000004c)
#define HWIO_USB2_PHY_USB_PHY_REFCLK_RXTAP_TEST_STATUS_PHYS                                 (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x0000004c)
#define HWIO_USB2_PHY_USB_PHY_REFCLK_RXTAP_TEST_STATUS_OFFS                                 (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x0000004c)
#define HWIO_USB2_PHY_USB_PHY_REFCLK_RXTAP_TEST_STATUS_RMSK                                       0xff
#define HWIO_USB2_PHY_USB_PHY_REFCLK_RXTAP_TEST_STATUS_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_REFCLK_RXTAP_TEST_STATUS_ADDR)
#define HWIO_USB2_PHY_USB_PHY_REFCLK_RXTAP_TEST_STATUS_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_REFCLK_RXTAP_TEST_STATUS_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_REFCLK_RXTAP_TEST_STATUS_RSVD_7_1_BMSK                              0xfe
#define HWIO_USB2_PHY_USB_PHY_REFCLK_RXTAP_TEST_STATUS_RSVD_7_1_SHFT                               0x1
#define HWIO_USB2_PHY_USB_PHY_REFCLK_RXTAP_TEST_STATUS_REFCLK_RXTAP_VOUTP_MON_BMSK                 0x1
#define HWIO_USB2_PHY_USB_PHY_REFCLK_RXTAP_TEST_STATUS_REFCLK_RXTAP_VOUTP_MON_SHFT                 0x0

#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAL_STATUS_ADDR                                     (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000050)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAL_STATUS_PHYS                                     (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000050)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAL_STATUS_OFFS                                     (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000050)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAL_STATUS_RMSK                                           0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAL_STATUS_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAL_STATUS_ADDR)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAL_STATUS_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAL_STATUS_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAL_STATUS_RX_DATA_BMSK                                   0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAL_STATUS_RX_DATA_SHFT                                    0x0

#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAH_STATUS_ADDR                                     (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000054)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAH_STATUS_PHYS                                     (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000054)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAH_STATUS_OFFS                                     (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000054)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAH_STATUS_RMSK                                           0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAH_STATUS_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAH_STATUS_ADDR)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAH_STATUS_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAH_STATUS_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAH_STATUS_RX_DATA_BMSK                                   0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_DATAH_STATUS_RX_DATA_SHFT                                    0x0

#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_ADDR                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000058)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_PHYS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000058)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_OFFS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000058)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_RMSK                                            0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_ADDR)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_RSVD_7_BMSK                                     0x80
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_RSVD_7_SHFT                                      0x7
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_LINESTATE_BMSK                                  0x60
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_LINESTATE_SHFT                                   0x5
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_TX_READY_BMSK                                   0x10
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_TX_READY_SHFT                                    0x4
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_RX_ERROR_BMSK                                    0x8
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_RX_ERROR_SHFT                                    0x3
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_RX_ACTIVE_BMSK                                   0x4
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_RX_ACTIVE_SHFT                                   0x2
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_RX_VALIDH_BMSK                                   0x2
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_RX_VALIDH_SHFT                                   0x1
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_RX_VALIDL_BMSK                                   0x1
#define HWIO_USB2_PHY_USB_PHY_UTMI_RX_PORT_STATUS_RX_VALIDL_SHFT                                   0x0

#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_ADDR                                     (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x0000005c)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_PHYS                                     (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x0000005c)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_OFFS                                     (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x0000005c)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_RMSK                                           0xff
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_ADDR)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_IDDIG_1_0_BMSK                                 0x80
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_IDDIG_1_0_SHFT                                  0x7
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_OTGSESSVLD_1_0_BMSK                            0x40
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_OTGSESSVLD_1_0_SHFT                             0x6
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_OTGSESSVLD_0_1_BMSK                            0x20
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_OTGSESSVLD_0_1_SHFT                             0x5
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_FSVPLUS_TOG_1_0_BMSK                           0x10
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_FSVPLUS_TOG_1_0_SHFT                            0x4
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_FSVPLUS_TOG_0_1_BMSK                            0x8
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_FSVPLUS_TOG_0_1_SHFT                            0x3
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_FSVMINUS_TOG_1_0_BMSK                           0x4
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_FSVMINUS_TOG_1_0_SHFT                           0x2
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_FSVMINUS_TOG_0_1_BMSK                           0x2
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_FSVMINUS_TOG_0_1_SHFT                           0x1
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_IDDIG_0_1_BMSK                                  0x1
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_SRC_STATUS_IDDIG_0_1_SHFT                                  0x0

#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_ADDR                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000060)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_PHYS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000060)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_OFFS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000060)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_RMSK                                                     0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_ADDR)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_IN)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_USB_HS_RX_TEST_EN_BMSK                                   0x80
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_USB_HS_RX_TEST_EN_SHFT                                    0x7
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_TERMSEL_BMSK                                             0x40
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_TERMSEL_SHFT                                              0x6
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_OPMODE_BMSK                                              0x30
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_OPMODE_SHFT                                               0x4
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_RX_TESTER_RESET_BMSK                                      0x8
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_RX_TESTER_RESET_SHFT                                      0x3
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_PORTRESET_BMSK                                            0x4
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_PORTRESET_SHFT                                            0x2
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_SLEEPM_BMSK                                               0x2
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_SLEEPM_SHFT                                               0x1
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_RSVD_0_BMSK                                               0x1
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL0_RSVD_0_SHFT                                               0x0

#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_ADDR                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000064)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_PHYS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000064)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_OFFS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000064)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_RMSK                                                     0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_ADDR)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_IN)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_RSVD_7_4_BMSK                                            0xf0
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_RSVD_7_4_SHFT                                             0x4
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_DMPULLDOWN_BMSK                                           0x8
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_DMPULLDOWN_SHFT                                           0x3
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_DPPULLDOWN_BMSK                                           0x4
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_DPPULLDOWN_SHFT                                           0x2
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_XCVRSEL_BMSK                                              0x3
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL1_XCVRSEL_SHFT                                              0x0

#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_ADDR                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000068)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_PHYS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000068)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_OFFS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000068)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_RMSK                                                     0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_ADDR)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_IN)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_DATAIN_7_0_BMSK                                          0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL2_DATAIN_7_0_SHFT                                           0x0

#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_ADDR                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x0000006c)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_PHYS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x0000006c)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_OFFS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x0000006c)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_RMSK                                                     0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_ADDR)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_IN)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_DATAIN_15_8_BMSK                                         0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL3_DATAIN_15_8_SHFT                                          0x0

#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_ADDR                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000070)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_PHYS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000070)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_OFFS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000070)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_RMSK                                                     0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_ADDR)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_IN)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_RSVD_7_3_BMSK                                            0xf8
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_RSVD_7_3_SHFT                                             0x3
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_IDPULLUP_BMSK                                             0x4
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_IDPULLUP_SHFT                                             0x2
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_TXVALIDH_BMSK                                             0x2
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_TXVALIDH_SHFT                                             0x1
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_TXVALID_BMSK                                              0x1
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL4_TXVALID_SHFT                                              0x0

#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_ADDR                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000074)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_PHYS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000074)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_OFFS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000074)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_RMSK                                                     0xff
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_ADDR)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_IN)
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_HOSTDISCONNECT_ECO_BMSK                                  0x80
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_HOSTDISCONNECT_ECO_SHFT                                   0x7
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_RSVD_6_5_BMSK                                            0x60
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_RSVD_6_5_SHFT                                             0x5
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_PICOPHY_UTMI_CONTROL_OVERWRITE_EN_BMSK                   0x10
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_PICOPHY_UTMI_CONTROL_OVERWRITE_EN_SHFT                    0x4
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_RSVD_3_2_BMSK                                             0xc
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_RSVD_3_2_SHFT                                             0x2
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_POR_BMSK                                                  0x2
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_POR_SHFT                                                  0x1
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_ATERESET_BMSK                                             0x1
#define HWIO_USB2_PHY_USB_PHY_UTMI_CTRL5_ATERESET_SHFT                                             0x0

#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_ADDR                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000078)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_PHYS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000078)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_OFFS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000078)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_RMSK                                            0xff
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_IN)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_COMMONONN_BMSK                                  0x80
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_COMMONONN_SHFT                                   0x7
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_FSEL_BMSK                                       0x70
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_FSEL_SHFT                                        0x4
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_RETENABLEN_BMSK                                  0x8
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_RETENABLEN_SHFT                                  0x3
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_SIDDQ_BMSK                                       0x4
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_SIDDQ_SHFT                                       0x2
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_VATESTENB_BMSK                                   0x3
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON0_VATESTENB_SHFT                                   0x0

#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_ADDR                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x0000007c)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_PHYS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x0000007c)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_OFFS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x0000007c)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_RMSK                                            0xff
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_IN)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_PLLBTUNE_BMSK                                   0x80
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_PLLBTUNE_SHFT                                    0x7
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_USE_CLKCORE_BMSK                                0x40
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_USE_CLKCORE_SHFT                                 0x6
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_ACAENB0_BMSK                                    0x20
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_ACAENB0_SHFT                                     0x5
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_VBUSVLDEXTSEL0_BMSK                             0x10
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_VBUSVLDEXTSEL0_SHFT                              0x4
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_OTGDISABLE0_BMSK                                 0x8
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_OTGDISABLE0_SHFT                                 0x3
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_OTGTUNE0_BMSK                                    0x7
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON1_OTGTUNE0_SHFT                                    0x0

#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_ADDR                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000080)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_PHYS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000080)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_OFFS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000080)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_RMSK                                            0xff
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_IN)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_CLK_REF_DIV2_BMSK                               0x80
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_CLK_REF_DIV2_SHFT                                0x7
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_PLLPTUNE_BMSK                                   0x78
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_PLLPTUNE_SHFT                                    0x3
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_PLLITUNE_BMSK                                    0x6
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_PLLITUNE_SHFT                                    0x1
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_VREGBYPASS_BMSK                                  0x1
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON2_VREGBYPASS_SHFT                                  0x0

#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_ADDR                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000084)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_PHYS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000084)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_OFFS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000084)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_RMSK                                            0xff
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_IN)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_RSVD_7_0_BMSK                                   0xff
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL_COMMON3_RSVD_7_0_SHFT                                    0x0

#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_ADDR                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000088)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_PHYS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000088)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_OFFS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000088)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_RMSK                                                   0xff
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_IN)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_RSVD_7_0_BMSK                                          0xff
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL0_RSVD_7_0_SHFT                                           0x0

#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_ADDR                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x0000008c)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_PHYS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x0000008c)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_OFFS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x0000008c)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_RMSK                                                   0xff
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_IN)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_RSVD_7_6_BMSK                                          0xc0
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_RSVD_7_6_SHFT                                           0x6
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_VBUSVLDEXT0_BMSK                                       0x20
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_VBUSVLDEXT0_SHFT                                        0x5
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_RSVD_4_3_BMSK                                          0x18
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_RSVD_4_3_SHFT                                           0x3
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_ULPIPOR_BMSK                                            0x4
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_ULPIPOR_SHFT                                            0x2
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_ID_HV_CLAMP_EN_N_BMSK                                   0x2
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_ID_HV_CLAMP_EN_N_SHFT                                   0x1
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_ULPI_CLK_EN_BMSK                                        0x1
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL1_ULPI_CLK_EN_SHFT                                        0x0

#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_ADDR                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000090)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_PHYS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000090)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_OFFS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000090)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_RMSK                                                   0xff
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_IN)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_USB2_SUSPEND_N_SEL_BMSK                                0x80
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_USB2_SUSPEND_N_SEL_SHFT                                 0x7
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_USB2_SUSPEND_N_BMSK                                    0x40
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_USB2_SUSPEND_N_SHFT                                     0x6
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_USB2_UTMI_CLK_EN_BMSK                                  0x20
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_USB2_UTMI_CLK_EN_SHFT                                   0x5
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_AUTORESUME_LEGACY_BMSK                                 0x10
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_AUTORESUME_LEGACY_SHFT                                  0x4
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_AUTORESUME_BMSK                                         0x8
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_AUTORESUME_SHFT                                         0x3
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_RSVD_2_0_BMSK                                           0x7
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL2_RSVD_2_0_SHFT                                           0x0

#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_ADDR                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000094)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_PHYS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000094)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_OFFS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000094)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_RMSK                                                   0xff
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_IN)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_RSVD_7_3_BMSK                                          0xf8
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_RSVD_7_3_SHFT                                           0x3
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_CLAMP_MPM_DPSE_DMSE_EN_N_BMSK                           0x4
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_CLAMP_MPM_DPSE_DMSE_EN_N_SHFT                           0x2
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_RSVD_1_BMSK                                             0x2
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_RSVD_1_SHFT                                             0x1
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_ANALOGTEST_EN_BMSK                                      0x1
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_CTRL3_ANALOGTEST_EN_SHFT                                      0x0

#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_ADDR                                    (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000098)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_PHYS                                    (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000098)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_OFFS                                    (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000098)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_RMSK                                          0xff
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_ADDR)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_IN)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_SQRXTUNE0_BMSK                                0xe0
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_SQRXTUNE0_SHFT                                 0x5
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_RSVD_4_3_BMSK                                 0x18
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_RSVD_4_3_SHFT                                  0x3
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_COMPDISTUNE0_BMSK                              0x7
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X0_COMPDISTUNE0_SHFT                              0x0

#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_ADDR                                    (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x0000009c)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_PHYS                                    (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x0000009c)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_OFFS                                    (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x0000009c)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_RMSK                                          0xff
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_ADDR)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_IN)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_TXPREEMPAMPTUNE0_BMSK                         0xc0
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_TXPREEMPAMPTUNE0_SHFT                          0x6
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_TXPREEMPPULSETUNE0_BMSK                       0x20
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_TXPREEMPPULSETUNE0_SHFT                        0x5
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_RSVD_4_BMSK                                   0x10
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_RSVD_4_SHFT                                    0x4
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_TXVREFTUNE0_BMSK                               0xf
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X1_TXVREFTUNE0_SHFT                               0x0

#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_ADDR                                    (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000a0)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_PHYS                                    (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000a0)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_OFFS                                    (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000a0)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_RMSK                                          0xff
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_ADDR)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_IN)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_RSVD_7_6_BMSK                                 0xc0
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_RSVD_7_6_SHFT                                  0x6
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_TXRESTUNE0_BMSK                               0x30
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_TXRESTUNE0_SHFT                                0x4
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_TXHSXVTUNE0_BMSK                               0xc
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_TXHSXVTUNE0_SHFT                               0x2
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_TXRISETUNE0_BMSK                               0x3
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X2_TXRISETUNE0_SHFT                               0x0

#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_ADDR                                    (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000a4)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_PHYS                                    (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000a4)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_OFFS                                    (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000a4)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_RMSK                                          0xff
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_ADDR)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_IN)
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_RSVD_7_4_BMSK                                 0xf0
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_RSVD_7_4_SHFT                                  0x4
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_TXFSLSTUNE0_BMSK                               0xf
#define HWIO_USB2_PHY_USB_PHY_PARAMETER_OVERRIDE_X3_TXFSLSTUNE0_SHFT                               0x0

#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_ADDR                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000a8)
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_PHYS                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000a8)
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_OFFS                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000a8)
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_RMSK                                              0xff
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_ADDR)
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_IN)
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_VDATREFTUNE0_BMSK                                 0xc0
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_VDATREFTUNE0_SHFT                                  0x6
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_VDATDETENB0_BMSK                                  0x20
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_VDATDETENB0_SHFT                                   0x5
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_VDATSRCENB0_BMSK                                  0x10
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_VDATSRCENB0_SHFT                                   0x4
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_RSVD_3_BMSK                                        0x8
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_RSVD_3_SHFT                                        0x3
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_CHRGSEL0_BMSK                                      0x4
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_CHRGSEL0_SHFT                                      0x2
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_DCDENB0_BMSK                                       0x2
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_DCDENB0_SHFT                                       0x1
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_RSVD_0_BMSK                                        0x1
#define HWIO_USB2_PHY_USB_PHY_CHARGING_DET_CTRL_RSVD_0_SHFT                                        0x0

#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_ADDR                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000ac)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_PHYS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000ac)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_OFFS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000ac)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_RMSK                                                   0xff
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_IN)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_TESTDATAIN_BMSK                                        0xff
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST0_TESTDATAIN_SHFT                                         0x0

#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_ADDR                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000b0)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_PHYS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000b0)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_OFFS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000b0)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_RMSK                                                   0xff
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_IN)
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_TOGGLE_2WR_BMSK                                        0x80
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_TOGGLE_2WR_SHFT                                         0x7
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_USB_HSPW_CLK_480M_TEST_EN_BMSK                         0x40
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_USB_HSPW_CLK_480M_TEST_EN_SHFT                          0x6
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_TEST_WRITE_EN_BMSK                                     0x20
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_TEST_WRITE_EN_SHFT                                      0x5
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_TESTDATAOUTSEL_BMSK                                    0x10
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_TESTDATAOUTSEL_SHFT                                     0x4
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_TESTADDR_BMSK                                           0xf
#define HWIO_USB2_PHY_USB_PHY_HS_PHY_TEST1_TESTADDR_SHFT                                           0x0

#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_ADDR                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000b4)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_PHYS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000b4)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_OFFS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000b4)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_RMSK                                            0xff
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_IN)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_RX_PKT_VALUE_7_0_BMSK                           0xff
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG0_RX_PKT_VALUE_7_0_SHFT                            0x0

#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_ADDR                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000b8)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_PHYS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000b8)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_OFFS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000b8)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_RMSK                                            0xff
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_IN)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_RX_PKT_VALUE_15_8_BMSK                          0xff
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG1_RX_PKT_VALUE_15_8_SHFT                           0x0

#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_ADDR                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000bc)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_PHYS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000bc)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_OFFS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000bc)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_RMSK                                            0xff
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_ADDR)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_IN)
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_RX_PKT_VALUE_23_16_BMSK                         0xff
#define HWIO_USB2_PHY_USB_PHY_HS_RX_TESTER_1_REG3_RX_PKT_VALUE_23_16_SHFT                          0x0

#define HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_ADDR                                                (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000c0)
#define HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_PHYS                                                (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000c0)
#define HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_OFFS                                                (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000c0)
#define HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_RMSK                                                       0x1
#define HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_ADDR)
#define HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_IN)
#define HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_SNPS_CTRL_USB2_PHY_BMSK                                    0x1
#define HWIO_USB2_PHY_USB_PHY_TCSR_CTRL_SNPS_CTRL_USB2_PHY_SHFT                                    0x0

#define HWIO_USB2_PHY_USB_PHY_CFG0_ADDR                                                     (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000c4)
#define HWIO_USB2_PHY_USB_PHY_CFG0_PHYS                                                     (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000c4)
#define HWIO_USB2_PHY_USB_PHY_CFG0_OFFS                                                     (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000c4)
#define HWIO_USB2_PHY_USB_PHY_CFG0_RMSK                                                           0xff
#define HWIO_USB2_PHY_USB_PHY_CFG0_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_CFG0_ADDR)
#define HWIO_USB2_PHY_USB_PHY_CFG0_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_CFG0_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_CFG0_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_CFG0_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_CFG0_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_CFG0_IN)
#define HWIO_USB2_PHY_USB_PHY_CFG0_RSVD_7_3_BMSK                                                  0xf8
#define HWIO_USB2_PHY_USB_PHY_CFG0_RSVD_7_3_SHFT                                                   0x3
#define HWIO_USB2_PHY_USB_PHY_CFG0_UTMI_PHY_CMN_CTRL_OVERRIDE_EN_BMSK                              0x4
#define HWIO_USB2_PHY_USB_PHY_CFG0_UTMI_PHY_CMN_CTRL_OVERRIDE_EN_SHFT                              0x2
#define HWIO_USB2_PHY_USB_PHY_CFG0_UTMI_PHY_DATAPATH_CTRL_OVERRIDE_EN_BMSK                         0x2
#define HWIO_USB2_PHY_USB_PHY_CFG0_UTMI_PHY_DATAPATH_CTRL_OVERRIDE_EN_SHFT                         0x1
#define HWIO_USB2_PHY_USB_PHY_CFG0_CTRL_VEC_IF_OVERRIDE_EN_BMSK                                    0x1
#define HWIO_USB2_PHY_USB_PHY_CFG0_CTRL_VEC_IF_OVERRIDE_EN_SHFT                                    0x0

#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_ADDR                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000c8)
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_PHYS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000c8)
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_OFFS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000c8)
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_RMSK                                                     0x7f
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_IN          \
        in_dword(HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_ADDR)
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_ADDR, m)
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_OUT(v)      \
        out_dword(HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_ADDR,v)
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_ADDR,m,v,HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_IN)
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_TESTBURNIN_BMSK                                          0x40
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_TESTBURNIN_SHFT                                           0x6
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_LOOPBACKENB_BMSK                                         0x20
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_LOOPBACKENB_SHFT                                          0x5
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_BYPASSDPDATA_BMSK                                        0x10
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_BYPASSDPDATA_SHFT                                         0x4
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_BYPASSSEL_BMSK                                            0x8
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_BYPASSSEL_SHFT                                            0x3
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_BYPASSDMEN_BMSK                                           0x4
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_BYPASSDMEN_SHFT                                           0x2
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_BYPASSDPEN_BMSK                                           0x2
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_BYPASSDPEN_SHFT                                           0x1
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_BYPASSDMDATA_BMSK                                         0x1
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL0_BYPASSDMDATA_SHFT                                         0x0

#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_ADDR                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000cc)
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_PHYS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000cc)
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_OFFS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000cc)
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_RMSK                                                     0xff
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_IN          \
        in_dword(HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_ADDR)
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_ADDR, m)
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_OUT(v)      \
        out_dword(HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_ADDR,v)
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_ADDR,m,v,HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_IN)
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_RSVD_7_BMSK                                              0x80
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_RSVD_7_SHFT                                               0x7
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_UTMI_TX_ENABLE_N_BMSK                                    0x40
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_UTMI_TX_ENABLE_N_SHFT                                     0x6
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_UTMI_TX_SE0_BMSK                                         0x20
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_UTMI_TX_SE0_SHFT                                          0x5
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_UTMI_TX_DAT_BMSK                                         0x10
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_UTMI_TX_DAT_SHFT                                          0x4
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_RSVD_3_BMSK                                               0x8
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_RSVD_3_SHFT                                               0x3
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_TESTCLK_SEL_BMSK                                          0x6
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_TESTCLK_SEL_SHFT                                          0x1
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_HSXCVREXTCTL0_BMSK                                        0x1
#define HWIO_USB2_PHY_UTMI_PHY_CMN_CTRL1_HSXCVREXTCTL0_SHFT                                        0x0

#define HWIO_USB2_PHY_USB_PHY_IRQ_CMD_ADDR                                                  (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000d0)
#define HWIO_USB2_PHY_USB_PHY_IRQ_CMD_PHYS                                                  (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000d0)
#define HWIO_USB2_PHY_USB_PHY_IRQ_CMD_OFFS                                                  (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000d0)
#define HWIO_USB2_PHY_USB_PHY_IRQ_CMD_RMSK                                                        0xff
#define HWIO_USB2_PHY_USB_PHY_IRQ_CMD_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_IRQ_CMD_ADDR)
#define HWIO_USB2_PHY_USB_PHY_IRQ_CMD_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_IRQ_CMD_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_IRQ_CMD_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_IRQ_CMD_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_IRQ_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_IRQ_CMD_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_IRQ_CMD_IN)
#define HWIO_USB2_PHY_USB_PHY_IRQ_CMD_RSVD_7_1_BMSK                                               0xfe
#define HWIO_USB2_PHY_USB_PHY_IRQ_CMD_RSVD_7_1_SHFT                                                0x1
#define HWIO_USB2_PHY_USB_PHY_IRQ_CMD_IRQ_GLOBAL_CLEAR_BMSK                                        0x1
#define HWIO_USB2_PHY_USB_PHY_IRQ_CMD_IRQ_GLOBAL_CLEAR_SHFT                                        0x0

#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_ADDR                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000d4)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_PHYS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000d4)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_OFFS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000d4)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_RMSK                                                0xff
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_ADDR)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_IN)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_BC_IRQ_CI_MASK_BMSK                                 0x80
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_BC_IRQ_CI_MASK_SHFT                                  0x7
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_DCDOUT_SET_DFT_MASK_BMSK                            0x40
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_DCDOUT_SET_DFT_MASK_SHFT                             0x6
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_DCDOUT_REG_MASK_BMSK                                0x20
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_DCDOUT_REG_MASK_SHFT                                 0x5
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_FSVPLUS_TOG_MASK_1_0_BMSK                           0x10
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_FSVPLUS_TOG_MASK_1_0_SHFT                            0x4
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_FSVPLUS_TOG_MASK_0_1_BMSK                            0x8
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_FSVPLUS_TOG_MASK_0_1_SHFT                            0x3
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_FSVMINUS_TOG_MASK_1_0_BMSK                           0x4
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_FSVMINUS_TOG_MASK_1_0_SHFT                           0x2
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_FSVMINUS_TOG_MASK_0_1_BMSK                           0x2
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_FSVMINUS_TOG_MASK_0_1_SHFT                           0x1
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_CHGDET_MASK_BMSK                                     0x1
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK0_CHGDET_MASK_SHFT                                     0x0

#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_ADDR                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000d8)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_PHYS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000d8)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_OFFS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000d8)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_RMSK                                                0xff
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_ADDR)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_IN)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_RSVD_7_4_BMSK                                       0xf0
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_RSVD_7_4_SHFT                                        0x4
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_OTGSESSVLD_FALL_MASK_BMSK                            0x8
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_OTGSESSVLD_FALL_MASK_SHFT                            0x3
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_OTGSESSVLD_RISE_MASK_BMSK                            0x4
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_OTGSESSVLD_RISE_MASK_SHFT                            0x2
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_IDDIG_FALL_MASK_BMSK                                 0x2
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_IDDIG_FALL_MASK_SHFT                                 0x1
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_IDDIG_RISE_MASK_BMSK                                 0x1
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_MASK1_IDDIG_RISE_MASK_SHFT                                 0x0

#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_ADDR                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000dc)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_PHYS                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000dc)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_OFFS                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000dc)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_RMSK                                               0xff
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_ADDR)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_IN)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_BC_IRQ_CI_CLEAR_BMSK                               0x80
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_BC_IRQ_CI_CLEAR_SHFT                                0x7
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_DCDOUT_SET_DFT_CLEAR_BMSK                          0x40
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_DCDOUT_SET_DFT_CLEAR_SHFT                           0x6
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_DCDOUT_REG_CLEAR_BMSK                              0x20
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_DCDOUT_REG_CLEAR_SHFT                               0x5
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_FSVPLUS_TOG_CLEAR_1_0_BMSK                         0x10
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_FSVPLUS_TOG_CLEAR_1_0_SHFT                          0x4
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_FSVPLUS_TOG_CLEAR_0_1_BMSK                          0x8
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_FSVPLUS_TOG_CLEAR_0_1_SHFT                          0x3
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_FSVMINUS_TOG_CLEAR_1_0_BMSK                         0x4
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_FSVMINUS_TOG_CLEAR_1_0_SHFT                         0x2
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_FSVMINUS_TOG_CLEAR_0_1_BMSK                         0x2
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_FSVMINUS_TOG_CLEAR_0_1_SHFT                         0x1
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_CHGDET_CLEAR_BMSK                                   0x1
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR0_CHGDET_CLEAR_SHFT                                   0x0

#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_ADDR                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000e0)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_PHYS                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000e0)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_OFFS                                         (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000e0)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_RMSK                                               0xff
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_ADDR)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_IN)
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_RSVD_7_4_BMSK                                      0xf0
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_RSVD_7_4_SHFT                                       0x4
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_OTGSESSVLD_FALL_CLEAR_BMSK                          0x8
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_OTGSESSVLD_FALL_CLEAR_SHFT                          0x3
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_OTGSESSVLD_RISE_CLEAR_BMSK                          0x4
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_OTGSESSVLD_RISE_CLEAR_SHFT                          0x2
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_IDDIG_FALL_CLEAR_BMSK                               0x2
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_IDDIG_FALL_CLEAR_SHFT                               0x1
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_IDDIG_RISE_CLEAR_BMSK                               0x1
#define HWIO_USB2_PHY_USB_PHY_INTERRUPT_CLEAR1_IDDIG_RISE_CLEAR_SHFT                               0x0

#define HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_ADDR                                              (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000e8)
#define HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_PHYS                                              (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000e8)
#define HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_OFFS                                              (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000e8)
#define HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_RMSK                                                    0xff
#define HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_ADDR)
#define HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_IN)
#define HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_RSVD_7_4_BMSK                                           0xf0
#define HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_RSVD_7_4_SHFT                                            0x4
#define HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_REFCLK_SEL_BMSK                                          0xe
#define HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_REFCLK_SEL_SHFT                                          0x1
#define HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_REFCLK_RXTAP_EN_BMSK                                     0x1
#define HWIO_USB2_PHY_USB_PHY_REFCLK_CTRL_REFCLK_RXTAP_EN_SHFT                                     0x0

#define HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_ADDR                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000ec)
#define HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_PHYS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000ec)
#define HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_OFFS                                             (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000ec)
#define HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_RMSK                                                   0xff
#define HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_ADDR)
#define HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_IN)
#define HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_RSVD_7_1_BMSK                                          0xfe
#define HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_RSVD_7_1_SHFT                                           0x1
#define HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_PWRDN_B_BMSK                                            0x1
#define HWIO_USB2_PHY_USB_PHY_PWRDOWN_CTRL_PWRDN_B_SHFT                                            0x0

#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_ADDR                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000f0)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_PHYS                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000f0)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_OFFS                                        (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000f0)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_RMSK                                              0xff
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_ADDR)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_IN)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_TXHSXVTUNE_BMSK                                   0x80
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_TXHSXVTUNE_SHFT                                    0x7
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_OTGTUNE_BMSK                                      0x40
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_OTGTUNE_SHFT                                       0x6
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_SQRXTUNE_BMSK                                     0x20
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_SQRXTUNE_SHFT                                      0x5
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_COMPDISTUNE_BMSK                                  0x10
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_COMPDISTUNE_SHFT                                   0x4
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_VBUSVLDEXTSEL_BMSK                                 0x8
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_VBUSVLDEXTSEL_SHFT                                 0x3
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_VBUSVLDEXT_BMSK                                    0x4
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_VBUSVLDEXT_SHFT                                    0x2
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_OTGDISABLE_BMSK                                    0x2
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_OTGDISABLE_SHFT                                    0x1
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_COMMONONN_BMSK                                     0x1
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_7_0_COMMONONN_SHFT                                     0x0

#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_ADDR                                       (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000f4)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_PHYS                                       (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000f4)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_OFFS                                       (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000f4)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_RMSK                                             0xff
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_ADDR)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_IN)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_ACAENB_CM_BMSK                                   0x80
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_ACAENB_CM_SHFT                                    0x7
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_CHRGSEL_BMSK                                     0x40
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_CHRGSEL_SHFT                                      0x6
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_TXPREEMPPULSETUNE_BMSK                           0x20
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_TXPREEMPPULSETUNE_SHFT                            0x5
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_TXPREEMPAMPTUNE_BMSK                             0x10
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_TXPREEMPAMPTUNE_SHFT                              0x4
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_TXRESTUNE_BMSK                                    0x8
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_TXRESTUNE_SHFT                                    0x3
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_TXRISETUNE_BMSK                                   0x4
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_TXRISETUNE_SHFT                                   0x2
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_TXVREFTUNE_BMSK                                   0x2
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_TXVREFTUNE_SHFT                                   0x1
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_TXFSLSTUNE_BMSK                                   0x1
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_15_8_TXFSLSTUNE_SHFT                                   0x0

#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_ADDR                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000f8)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_PHYS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000f8)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_OFFS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000f8)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_RMSK                                            0xff
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_ADDR)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_IN)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_UTMI_TX_SE0_BMSK                                0x80
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_UTMI_TX_SE0_SHFT                                 0x7
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_UTMI_TX_DAT_BMSK                                0x40
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_UTMI_TX_DAT_SHFT                                 0x6
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_QSCRATCH_TESTCLK_BMSK                           0x20
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_QSCRATCH_TESTCLK_SHFT                            0x5
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_VATESTEN_CM_BMSK                                0x10
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_VATESTEN_CM_SHFT                                 0x4
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_TESTADDR_BMSK                                    0x8
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_TESTADDR_SHFT                                    0x3
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_TESTDATAIN_BMSK                                  0x4
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_TESTDATAIN_SHFT                                  0x2
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_TESTDATAOUTSEL_BMSK                              0x2
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_TESTDATAOUTSEL_SHFT                              0x1
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_DCDENB_BMSK                                      0x1
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_23_16_DCDENB_SHFT                                      0x0

#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_ADDR                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x000000fc)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_PHYS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x000000fc)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_OFFS                                      (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x000000fc)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_RMSK                                            0xff
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_ADDR)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_IN)
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_RSVD_7_2_BMSK                                   0xfc
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_RSVD_7_2_SHFT                                    0x2
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_AUTORESUME_BMSK                                  0x2
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_AUTORESUME_SHFT                                  0x1
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_UTMI_TX_ENABLE_N_BMSK                            0x1
#define HWIO_USB2_PHY_USB_PHY_ULPI_OVERRIDE_31_24_UTMI_TX_ENABLE_N_SHFT                            0x0

#define HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_ADDR                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000104)
#define HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_PHYS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000104)
#define HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_OFFS                                          (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000104)
#define HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_RMSK                                                0xff
#define HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_ADDR)
#define HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_IN)
#define HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_DEBUG_BUS_SEL_BMSK                                  0xe0
#define HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_DEBUG_BUS_SEL_SHFT                                   0x5
#define HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_DTESTMUX_SEL_BMSK                                   0x1f
#define HWIO_USB2_PHY_USB_PHY_TEST_DEBUG_CTRL_DTESTMUX_SEL_SHFT                                    0x0

#define HWIO_USB2_PHY_USB_PHY_RESET_CTRL_ADDR                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE      + 0x00000108)
#define HWIO_USB2_PHY_USB_PHY_RESET_CTRL_PHYS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_PHYS + 0x00000108)
#define HWIO_USB2_PHY_USB_PHY_RESET_CTRL_OFFS                                               (USB2_PHY_CM_DWC_USB2_SW_REG_BASE_OFFS + 0x00000108)
#define HWIO_USB2_PHY_USB_PHY_RESET_CTRL_RMSK                                                     0xff
#define HWIO_USB2_PHY_USB_PHY_RESET_CTRL_IN          \
        in_dword(HWIO_USB2_PHY_USB_PHY_RESET_CTRL_ADDR)
#define HWIO_USB2_PHY_USB_PHY_RESET_CTRL_INM(m)      \
        in_dword_masked(HWIO_USB2_PHY_USB_PHY_RESET_CTRL_ADDR, m)
#define HWIO_USB2_PHY_USB_PHY_RESET_CTRL_OUT(v)      \
        out_dword(HWIO_USB2_PHY_USB_PHY_RESET_CTRL_ADDR,v)
#define HWIO_USB2_PHY_USB_PHY_RESET_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB2_PHY_USB_PHY_RESET_CTRL_ADDR,m,v,HWIO_USB2_PHY_USB_PHY_RESET_CTRL_IN)
#define HWIO_USB2_PHY_USB_PHY_RESET_CTRL_RSVD_7_1_BMSK                                            0xfe
#define HWIO_USB2_PHY_USB_PHY_RESET_CTRL_RSVD_7_1_SHFT                                             0x1
#define HWIO_USB2_PHY_USB_PHY_RESET_CTRL_SW_RESET_BMSK                                             0x1
#define HWIO_USB2_PHY_USB_PHY_RESET_CTRL_SW_RESET_SHFT                                             0x0

/*----------------------------------------------------------------------------
 * MODULE: USB30_DBM_REGFILE
 *--------------------------------------------------------------------------*/

#define USB30_DBM_REGFILE_REG_BASE                                      (USB20S_BASE      + 0x000f8000)
#define USB30_DBM_REGFILE_REG_BASE_SIZE                                 0x400
#define USB30_DBM_REGFILE_REG_BASE_USED                                 0x304
#define USB30_DBM_REGFILE_REG_BASE_PHYS                                 (USB20S_BASE_PHYS + 0x000f8000)
#define USB30_DBM_REGFILE_REG_BASE_OFFS                                 0x000f8000

#define HWIO_DBM_EP_CFG_ADDRn_ADDR(n)                                   (USB30_DBM_REGFILE_REG_BASE      + 0x00000000 + 0x4 * (n))
#define HWIO_DBM_EP_CFG_ADDRn_PHYS(n)                                   (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000000 + 0x4 * (n))
#define HWIO_DBM_EP_CFG_ADDRn_OFFS(n)                                   (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000000 + 0x4 * (n))
#define HWIO_DBM_EP_CFG_ADDRn_RMSK                                          0x7d3f
#define HWIO_DBM_EP_CFG_ADDRn_MAXn                                               3
#define HWIO_DBM_EP_CFG_ADDRn_INI(n)        \
        in_dword_masked(HWIO_DBM_EP_CFG_ADDRn_ADDR(n), HWIO_DBM_EP_CFG_ADDRn_RMSK)
#define HWIO_DBM_EP_CFG_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_DBM_EP_CFG_ADDRn_ADDR(n), mask)
#define HWIO_DBM_EP_CFG_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_DBM_EP_CFG_ADDRn_ADDR(n),val)
#define HWIO_DBM_EP_CFG_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_DBM_EP_CFG_ADDRn_ADDR(n),mask,val,HWIO_DBM_EP_CFG_ADDRn_INI(n))
#define HWIO_DBM_EP_CFG_ADDRn_DBM_BAM_P_SW_RST_DISABLE_BMSK                 0x4000
#define HWIO_DBM_EP_CFG_ADDRn_DBM_BAM_P_SW_RST_DISABLE_SHFT                    0xe
#define HWIO_DBM_EP_CFG_ADDRn_DBM_ZLT_DISABLE_BMSK                          0x2000
#define HWIO_DBM_EP_CFG_ADDRn_DBM_ZLT_DISABLE_SHFT                             0xd
#define HWIO_DBM_EP_CFG_ADDRn_DBM_LINK_TAG_DISABLE_BMSK                     0x1000
#define HWIO_DBM_EP_CFG_ADDRn_DBM_LINK_TAG_DISABLE_SHFT                        0xc
#define HWIO_DBM_EP_CFG_ADDRn_DBM_SINGLE_MODE_BMSK                           0x800
#define HWIO_DBM_EP_CFG_ADDRn_DBM_SINGLE_MODE_SHFT                             0xb
#define HWIO_DBM_EP_CFG_ADDRn_DBM_INT_RAM_ACC_BMSK                           0x400
#define HWIO_DBM_EP_CFG_ADDRn_DBM_INT_RAM_ACC_SHFT                             0xa
#define HWIO_DBM_EP_CFG_ADDRn_DBM_INT_RAM_ACC_EP_PM_ACCESS_DISABLED_FVAL        0x0
#define HWIO_DBM_EP_CFG_ADDRn_DBM_INT_RAM_ACC_EP_PM_ACCESS_ENABLED_FVAL        0x1
#define HWIO_DBM_EP_CFG_ADDRn_DBM_PRODUCER_BMSK                              0x100
#define HWIO_DBM_EP_CFG_ADDRn_DBM_PRODUCER_SHFT                                0x8
#define HWIO_DBM_EP_CFG_ADDRn_DBM_PRODUCER_EP_IS_CONSUMER_FVAL                 0x0
#define HWIO_DBM_EP_CFG_ADDRn_DBM_PRODUCER_EP_IS_PRODUCER_FVAL                 0x1
#define HWIO_DBM_EP_CFG_ADDRn_USB3_EPNUM_BMSK                                 0x3e
#define HWIO_DBM_EP_CFG_ADDRn_USB3_EPNUM_SHFT                                  0x1
#define HWIO_DBM_EP_CFG_ADDRn_DBM_EN_EP_BMSK                                   0x1
#define HWIO_DBM_EP_CFG_ADDRn_DBM_EN_EP_SHFT                                   0x0
#define HWIO_DBM_EP_CFG_ADDRn_DBM_EN_EP_EP_IS_DBM_DISABLE_FVAL                 0x0
#define HWIO_DBM_EP_CFG_ADDRn_DBM_EN_EP_EP_IS_DBM_ENABLE_FVAL                  0x1

#define HWIO_DBM_DATA_SIZE_ADDRn_ADDR(n)                                (USB30_DBM_REGFILE_REG_BASE      + 0x00000080 + 0x4 * (n))
#define HWIO_DBM_DATA_SIZE_ADDRn_PHYS(n)                                (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000080 + 0x4 * (n))
#define HWIO_DBM_DATA_SIZE_ADDRn_OFFS(n)                                (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000080 + 0x4 * (n))
#define HWIO_DBM_DATA_SIZE_ADDRn_RMSK                                       0xffff
#define HWIO_DBM_DATA_SIZE_ADDRn_MAXn                                            3
#define HWIO_DBM_DATA_SIZE_ADDRn_INI(n)        \
        in_dword_masked(HWIO_DBM_DATA_SIZE_ADDRn_ADDR(n), HWIO_DBM_DATA_SIZE_ADDRn_RMSK)
#define HWIO_DBM_DATA_SIZE_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_DBM_DATA_SIZE_ADDRn_ADDR(n), mask)
#define HWIO_DBM_DATA_SIZE_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_DBM_DATA_SIZE_ADDRn_ADDR(n),val)
#define HWIO_DBM_DATA_SIZE_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_DBM_DATA_SIZE_ADDRn_ADDR(n),mask,val,HWIO_DBM_DATA_SIZE_ADDRn_INI(n))
#define HWIO_DBM_DATA_SIZE_ADDRn_DATA_FIFO_SIZE_BMSK                        0xffff
#define HWIO_DBM_DATA_SIZE_ADDRn_DATA_FIFO_SIZE_SHFT                           0x0

#define HWIO_DBM_DATA_FIFO_ADDR_LSBn_ADDR(n)                            (USB30_DBM_REGFILE_REG_BASE      + 0x00000100 + 0x8 * (n))
#define HWIO_DBM_DATA_FIFO_ADDR_LSBn_PHYS(n)                            (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000100 + 0x8 * (n))
#define HWIO_DBM_DATA_FIFO_ADDR_LSBn_OFFS(n)                            (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000100 + 0x8 * (n))
#define HWIO_DBM_DATA_FIFO_ADDR_LSBn_RMSK                               0xffffffff
#define HWIO_DBM_DATA_FIFO_ADDR_LSBn_MAXn                                        3
#define HWIO_DBM_DATA_FIFO_ADDR_LSBn_INI(n)        \
        in_dword_masked(HWIO_DBM_DATA_FIFO_ADDR_LSBn_ADDR(n), HWIO_DBM_DATA_FIFO_ADDR_LSBn_RMSK)
#define HWIO_DBM_DATA_FIFO_ADDR_LSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_DBM_DATA_FIFO_ADDR_LSBn_ADDR(n), mask)
#define HWIO_DBM_DATA_FIFO_ADDR_LSBn_OUTI(n,val)    \
        out_dword(HWIO_DBM_DATA_FIFO_ADDR_LSBn_ADDR(n),val)
#define HWIO_DBM_DATA_FIFO_ADDR_LSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_DBM_DATA_FIFO_ADDR_LSBn_ADDR(n),mask,val,HWIO_DBM_DATA_FIFO_ADDR_LSBn_INI(n))
#define HWIO_DBM_DATA_FIFO_ADDR_LSBn_DATA_FIFO_ADDR_LSB_BMSK            0xffffffff
#define HWIO_DBM_DATA_FIFO_ADDR_LSBn_DATA_FIFO_ADDR_LSB_SHFT                   0x0

#define HWIO_DBM_DATA_FIFO_ADDR_MSBn_ADDR(n)                            (USB30_DBM_REGFILE_REG_BASE      + 0x00000104 + 0x8 * (n))
#define HWIO_DBM_DATA_FIFO_ADDR_MSBn_PHYS(n)                            (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000104 + 0x8 * (n))
#define HWIO_DBM_DATA_FIFO_ADDR_MSBn_OFFS(n)                            (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000104 + 0x8 * (n))
#define HWIO_DBM_DATA_FIFO_ADDR_MSBn_RMSK                               0xffffffff
#define HWIO_DBM_DATA_FIFO_ADDR_MSBn_MAXn                                        3
#define HWIO_DBM_DATA_FIFO_ADDR_MSBn_INI(n)        \
        in_dword_masked(HWIO_DBM_DATA_FIFO_ADDR_MSBn_ADDR(n), HWIO_DBM_DATA_FIFO_ADDR_MSBn_RMSK)
#define HWIO_DBM_DATA_FIFO_ADDR_MSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_DBM_DATA_FIFO_ADDR_MSBn_ADDR(n), mask)
#define HWIO_DBM_DATA_FIFO_ADDR_MSBn_OUTI(n,val)    \
        out_dword(HWIO_DBM_DATA_FIFO_ADDR_MSBn_ADDR(n),val)
#define HWIO_DBM_DATA_FIFO_ADDR_MSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_DBM_DATA_FIFO_ADDR_MSBn_ADDR(n),mask,val,HWIO_DBM_DATA_FIFO_ADDR_MSBn_INI(n))
#define HWIO_DBM_DATA_FIFO_ADDR_MSBn_DATA_FIFO_ADDR_MSB_BMSK            0xffffffff
#define HWIO_DBM_DATA_FIFO_ADDR_MSBn_DATA_FIFO_ADDR_MSB_SHFT                   0x0

#define HWIO_DBM_DATA_FIFO_ADDR_EN_ADDR                                 (USB30_DBM_REGFILE_REG_BASE      + 0x00000200)
#define HWIO_DBM_DATA_FIFO_ADDR_EN_PHYS                                 (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000200)
#define HWIO_DBM_DATA_FIFO_ADDR_EN_OFFS                                 (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000200)
#define HWIO_DBM_DATA_FIFO_ADDR_EN_RMSK                                        0xf
#define HWIO_DBM_DATA_FIFO_ADDR_EN_IN          \
        in_dword(HWIO_DBM_DATA_FIFO_ADDR_EN_ADDR)
#define HWIO_DBM_DATA_FIFO_ADDR_EN_INM(m)      \
        in_dword_masked(HWIO_DBM_DATA_FIFO_ADDR_EN_ADDR, m)
#define HWIO_DBM_DATA_FIFO_ADDR_EN_OUT(v)      \
        out_dword(HWIO_DBM_DATA_FIFO_ADDR_EN_ADDR,v)
#define HWIO_DBM_DATA_FIFO_ADDR_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_DATA_FIFO_ADDR_EN_ADDR,m,v,HWIO_DBM_DATA_FIFO_ADDR_EN_IN)
#define HWIO_DBM_DATA_FIFO_ADDR_EN_DBM_DATA_FIFO_ADDR_ENN_BMSK                 0xf
#define HWIO_DBM_DATA_FIFO_ADDR_EN_DBM_DATA_FIFO_ADDR_ENN_SHFT                 0x0

#define HWIO_DBM_DATA_FIFO_SIZE_EN_ADDR                                 (USB30_DBM_REGFILE_REG_BASE      + 0x00000204)
#define HWIO_DBM_DATA_FIFO_SIZE_EN_PHYS                                 (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000204)
#define HWIO_DBM_DATA_FIFO_SIZE_EN_OFFS                                 (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000204)
#define HWIO_DBM_DATA_FIFO_SIZE_EN_RMSK                                        0xf
#define HWIO_DBM_DATA_FIFO_SIZE_EN_IN          \
        in_dword(HWIO_DBM_DATA_FIFO_SIZE_EN_ADDR)
#define HWIO_DBM_DATA_FIFO_SIZE_EN_INM(m)      \
        in_dword_masked(HWIO_DBM_DATA_FIFO_SIZE_EN_ADDR, m)
#define HWIO_DBM_DATA_FIFO_SIZE_EN_OUT(v)      \
        out_dword(HWIO_DBM_DATA_FIFO_SIZE_EN_ADDR,v)
#define HWIO_DBM_DATA_FIFO_SIZE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_DATA_FIFO_SIZE_EN_ADDR,m,v,HWIO_DBM_DATA_FIFO_SIZE_EN_IN)
#define HWIO_DBM_DATA_FIFO_SIZE_EN_DBM_DATA_FIFO_SIZE_ENN_BMSK                 0xf
#define HWIO_DBM_DATA_FIFO_SIZE_EN_DBM_DATA_FIFO_SIZE_ENN_SHFT                 0x0

#define HWIO_DBM_DBG_CNFG_ADDR                                          (USB30_DBM_REGFILE_REG_BASE      + 0x00000208)
#define HWIO_DBM_DBG_CNFG_PHYS                                          (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000208)
#define HWIO_DBM_DBG_CNFG_OFFS                                          (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000208)
#define HWIO_DBM_DBG_CNFG_RMSK                                                 0xf
#define HWIO_DBM_DBG_CNFG_IN          \
        in_dword(HWIO_DBM_DBG_CNFG_ADDR)
#define HWIO_DBM_DBG_CNFG_INM(m)      \
        in_dword_masked(HWIO_DBM_DBG_CNFG_ADDR, m)
#define HWIO_DBM_DBG_CNFG_OUT(v)      \
        out_dword(HWIO_DBM_DBG_CNFG_ADDR,v)
#define HWIO_DBM_DBG_CNFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_DBG_CNFG_ADDR,m,v,HWIO_DBM_DBG_CNFG_IN)
#define HWIO_DBM_DBG_CNFG_ENABLE_IOCN_BMSK                                     0xf
#define HWIO_DBM_DBG_CNFG_ENABLE_IOCN_SHFT                                     0x0

#define HWIO_DBM_DIS_UPDXFER_ADDR                                       (USB30_DBM_REGFILE_REG_BASE      + 0x00000298)
#define HWIO_DBM_DIS_UPDXFER_PHYS                                       (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000298)
#define HWIO_DBM_DIS_UPDXFER_OFFS                                       (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000298)
#define HWIO_DBM_DIS_UPDXFER_RMSK                                              0xf
#define HWIO_DBM_DIS_UPDXFER_IN          \
        in_dword(HWIO_DBM_DIS_UPDXFER_ADDR)
#define HWIO_DBM_DIS_UPDXFER_INM(m)      \
        in_dword_masked(HWIO_DBM_DIS_UPDXFER_ADDR, m)
#define HWIO_DBM_DIS_UPDXFER_OUT(v)      \
        out_dword(HWIO_DBM_DIS_UPDXFER_ADDR,v)
#define HWIO_DBM_DIS_UPDXFER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_DIS_UPDXFER_ADDR,m,v,HWIO_DBM_DIS_UPDXFER_IN)
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP3_BMSK                              0x8
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP3_SHFT                              0x3
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP3_DONT_BLOCK_UPDXFER_FVAL           0x0
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP3_BLOCK_UPDXFER_FVAL                0x1
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP2_BMSK                              0x4
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP2_SHFT                              0x2
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP2_DONT_BLOCK_UPDXFER_FVAL           0x0
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP2_BLOCK_UPDXFER_FVAL                0x1
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP1_BMSK                              0x2
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP1_SHFT                              0x1
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP1_DONT_BLOCK_UPDXFER_FVAL           0x0
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP1_BLOCK_UPDXFER_FVAL                0x1
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP0_BMSK                              0x1
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP0_SHFT                              0x0
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP0_DONT_BLOCK_UPDXFER_FVAL           0x0
#define HWIO_DBM_DIS_UPDXFER_DIS_UPDXFER_EP0_BLOCK_UPDXFER_FVAL                0x1

#define HWIO_DBM_DEPCMD_IOC_ADDR                                        (USB30_DBM_REGFILE_REG_BASE      + 0x0000029c)
#define HWIO_DBM_DEPCMD_IOC_PHYS                                        (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x0000029c)
#define HWIO_DBM_DEPCMD_IOC_OFFS                                        (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x0000029c)
#define HWIO_DBM_DEPCMD_IOC_RMSK                                               0xf
#define HWIO_DBM_DEPCMD_IOC_IN          \
        in_dword(HWIO_DBM_DEPCMD_IOC_ADDR)
#define HWIO_DBM_DEPCMD_IOC_INM(m)      \
        in_dword_masked(HWIO_DBM_DEPCMD_IOC_ADDR, m)
#define HWIO_DBM_DEPCMD_IOC_OUT(v)      \
        out_dword(HWIO_DBM_DEPCMD_IOC_ADDR,v)
#define HWIO_DBM_DEPCMD_IOC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_DEPCMD_IOC_ADDR,m,v,HWIO_DBM_DEPCMD_IOC_IN)
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP3_BMSK                                0x8
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP3_SHFT                                0x3
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP3_DEPCMD_IOC_FIELD0_FVAL              0x0
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP3_DEPCMD_IOC_FIELD1_FVAL              0x1
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP2_BMSK                                0x4
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP2_SHFT                                0x2
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP2_DEPCMD_IOC_FIELD0_FVAL              0x0
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP2_DEPCMD_IOC_FIELD1_FVAL              0x1
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP1_BMSK                                0x2
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP1_SHFT                                0x1
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP1_DEPCMD_IOC_FIELD0_FVAL              0x0
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP1_DEPCMD_IOC_FIELD1_FVAL              0x1
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP0_BMSK                                0x1
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP0_SHFT                                0x0
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP0_DEPCMD_IOC_FIELD0_FVAL              0x0
#define HWIO_DBM_DEPCMD_IOC_DEPCMD_IOC_EP0_DEPCMD_IOC_FIELD1_FVAL              0x1

#define HWIO_DBM_DEPCMD_CMDACT_ADDR                                     (USB30_DBM_REGFILE_REG_BASE      + 0x00000300)
#define HWIO_DBM_DEPCMD_CMDACT_PHYS                                     (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000300)
#define HWIO_DBM_DEPCMD_CMDACT_OFFS                                     (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000300)
#define HWIO_DBM_DEPCMD_CMDACT_RMSK                                            0xf
#define HWIO_DBM_DEPCMD_CMDACT_IN          \
        in_dword(HWIO_DBM_DEPCMD_CMDACT_ADDR)
#define HWIO_DBM_DEPCMD_CMDACT_INM(m)      \
        in_dword_masked(HWIO_DBM_DEPCMD_CMDACT_ADDR, m)
#define HWIO_DBM_DEPCMD_CMDACT_OUT(v)      \
        out_dword(HWIO_DBM_DEPCMD_CMDACT_ADDR,v)
#define HWIO_DBM_DEPCMD_CMDACT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_DEPCMD_CMDACT_ADDR,m,v,HWIO_DBM_DEPCMD_CMDACT_IN)
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP3_BMSK                          0x8
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP3_SHFT                          0x3
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP3_DEPCMD_CMDACT_FIELD0_FVAL        0x0
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP3_DEPCMD_CMDACT_FIELD1_FVAL        0x1
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP2_BMSK                          0x4
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP2_SHFT                          0x2
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP2_DEPCMD_CMDACT_FIELD0_FVAL        0x0
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP2_DEPCMD_CMDACT_FIELD1_FVAL        0x1
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP1_BMSK                          0x2
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP1_SHFT                          0x1
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP1_DEPCMD_CMDACT_FIELD0_FVAL        0x0
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP1_DEPCMD_CMDACT_FIELD1_FVAL        0x1
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP0_BMSK                          0x1
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP0_SHFT                          0x0
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP0_DEPCMD_CMDACT_FIELD0_FVAL        0x0
#define HWIO_DBM_DEPCMD_CMDACT_DEPCMD_CMDACT_EP0_DEPCMD_CMDACT_FIELD1_FVAL        0x1

#define HWIO_DBM_DEPCMD_HIPRI_ADDR                                      (USB30_DBM_REGFILE_REG_BASE      + 0x00000304)
#define HWIO_DBM_DEPCMD_HIPRI_PHYS                                      (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000304)
#define HWIO_DBM_DEPCMD_HIPRI_OFFS                                      (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000304)
#define HWIO_DBM_DEPCMD_HIPRI_RMSK                                             0xf
#define HWIO_DBM_DEPCMD_HIPRI_IN          \
        in_dword(HWIO_DBM_DEPCMD_HIPRI_ADDR)
#define HWIO_DBM_DEPCMD_HIPRI_INM(m)      \
        in_dword_masked(HWIO_DBM_DEPCMD_HIPRI_ADDR, m)
#define HWIO_DBM_DEPCMD_HIPRI_OUT(v)      \
        out_dword(HWIO_DBM_DEPCMD_HIPRI_ADDR,v)
#define HWIO_DBM_DEPCMD_HIPRI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_DEPCMD_HIPRI_ADDR,m,v,HWIO_DBM_DEPCMD_HIPRI_IN)
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP3_BMSK                            0x8
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP3_SHFT                            0x3
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP3_DEPCMD_HIPRI_FIELD0_FVAL        0x0
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP3_DEPCMD_HIPRI_FIELD1_FVAL        0x1
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP2_BMSK                            0x4
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP2_SHFT                            0x2
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP2_DEPCMD_HIPRI_FIELD0_FVAL        0x0
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP2_DEPCMD_HIPRI_FIELD1_FVAL        0x1
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP1_BMSK                            0x2
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP1_SHFT                            0x1
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP1_DEPCMD_HIPRI_FIELD0_FVAL        0x0
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP1_DEPCMD_HIPRI_FIELD1_FVAL        0x1
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP0_BMSK                            0x1
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP0_SHFT                            0x0
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP0_DEPCMD_HIPRI_FIELD0_FVAL        0x0
#define HWIO_DBM_DEPCMD_HIPRI_DEPCMD_HIPRI_EP0_DEPCMD_HIPRI_FIELD1_FVAL        0x1

#define HWIO_DBM_SOFT_RESET_ADDR                                        (USB30_DBM_REGFILE_REG_BASE      + 0x0000020c)
#define HWIO_DBM_SOFT_RESET_PHYS                                        (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x0000020c)
#define HWIO_DBM_SOFT_RESET_OFFS                                        (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x0000020c)
#define HWIO_DBM_SOFT_RESET_RMSK                                        0x800000ff
#define HWIO_DBM_SOFT_RESET_IN          \
        in_dword(HWIO_DBM_SOFT_RESET_ADDR)
#define HWIO_DBM_SOFT_RESET_INM(m)      \
        in_dword_masked(HWIO_DBM_SOFT_RESET_ADDR, m)
#define HWIO_DBM_SOFT_RESET_OUT(v)      \
        out_dword(HWIO_DBM_SOFT_RESET_ADDR,v)
#define HWIO_DBM_SOFT_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_SOFT_RESET_ADDR,m,v,HWIO_DBM_SOFT_RESET_IN)
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_BMSK                            0x80000000
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_SHFT                                  0x1f
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_NO_RESET_FVAL                          0x0
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_RESET_FSMS_AND_REGISTERS_FVAL          0x1
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP7_BMSK                              0x80
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP7_SHFT                               0x7
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP7_NO_RESET_FVAL                      0x0
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP7_RESET_FSMS_AND_EP7_REGISTERS_FVAL        0x1
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP6_BMSK                              0x40
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP6_SHFT                               0x6
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP6_NO_RESET_FVAL                      0x0
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP6_RESET_FSMS_AND_EP6_REGISTERS_FVAL        0x1
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP5_BMSK                              0x20
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP5_SHFT                               0x5
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP5_NO_RESET_FVAL                      0x0
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP5_RESET_FSMS_AND_EP5_REGISTERS_FVAL        0x1
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP4_BMSK                              0x10
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP4_SHFT                               0x4
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP4_NO_RESET_FVAL                      0x0
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP4_RESET_FSMS_AND_EP4_REGISTERS_FVAL        0x1
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP3_BMSK                               0x8
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP3_SHFT                               0x3
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP3_NO_RESET_FVAL                      0x0
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP3_RESET_FSMS_AND_EP3_REGISTERS_FVAL        0x1
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP2_BMSK                               0x4
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP2_SHFT                               0x2
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP2_NO_RESET_FVAL                      0x0
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP2_RESET_FSMS_AND_EP2_REGISTERS_FVAL        0x1
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP1_BMSK                               0x2
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP1_SHFT                               0x1
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP1_NO_RESET_FVAL                      0x0
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP1_RESET_FSMS_AND_EP1_REGISTERS_FVAL        0x1
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP0_BMSK                               0x1
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP0_SHFT                               0x0
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP0_NO_RESET_FVAL                      0x0
#define HWIO_DBM_SOFT_RESET_DBM_SFT_RST_EP0_RESET_FSMS_AND_EP0_REGISTERS_FVAL        0x1

#define HWIO_DBM_GEN_CFG_ADDR                                           (USB30_DBM_REGFILE_REG_BASE      + 0x00000210)
#define HWIO_DBM_GEN_CFG_PHYS                                           (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000210)
#define HWIO_DBM_GEN_CFG_OFFS                                           (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000210)
#define HWIO_DBM_GEN_CFG_RMSK                                              0x1ff3f
#define HWIO_DBM_GEN_CFG_IN          \
        in_dword(HWIO_DBM_GEN_CFG_ADDR)
#define HWIO_DBM_GEN_CFG_INM(m)      \
        in_dword_masked(HWIO_DBM_GEN_CFG_ADDR, m)
#define HWIO_DBM_GEN_CFG_OUT(v)      \
        out_dword(HWIO_DBM_GEN_CFG_ADDR,v)
#define HWIO_DBM_GEN_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_GEN_CFG_ADDR,m,v,HWIO_DBM_GEN_CFG_IN)
#define HWIO_DBM_GEN_CFG_TRB_TRACE_BUFF_EN_BMSK                            0x10000
#define HWIO_DBM_GEN_CFG_TRB_TRACE_BUFF_EN_SHFT                               0x10
#define HWIO_DBM_GEN_CFG_TRB_TRACE_BUFF_EN_TRACE_BUFF_DISABLE_FVAL             0x0
#define HWIO_DBM_GEN_CFG_TRB_TRACE_BUFF_EN_TRACE_BUFF_EN_FVAL                  0x1
#define HWIO_DBM_GEN_CFG_BPTR_EPNUM_CB_BMSK                                 0x8000
#define HWIO_DBM_GEN_CFG_BPTR_EPNUM_CB_SHFT                                    0xf
#define HWIO_DBM_GEN_CFG_BPTR_EPNUM_CB_CB_DISABLE_FVAL                         0x0
#define HWIO_DBM_GEN_CFG_BPTR_EPNUM_CB_CB_ENABLE_FVAL                          0x1
#define HWIO_DBM_GEN_CFG_PIPE_SIZE_REC_CB_BMSK                              0x4000
#define HWIO_DBM_GEN_CFG_PIPE_SIZE_REC_CB_SHFT                                 0xe
#define HWIO_DBM_GEN_CFG_PIPE_SIZE_REC_CB_CB_DISABLE_FVAL                      0x0
#define HWIO_DBM_GEN_CFG_PIPE_SIZE_REC_CB_CB_ENABLE_FVAL                       0x1
#define HWIO_DBM_GEN_CFG_TRB_RD_AFTR_SP_CB_BMSK                             0x2000
#define HWIO_DBM_GEN_CFG_TRB_RD_AFTR_SP_CB_SHFT                                0xd
#define HWIO_DBM_GEN_CFG_TRB_RD_AFTR_SP_CB_CB_DISABLE_FVAL                     0x0
#define HWIO_DBM_GEN_CFG_TRB_RD_AFTR_SP_CB_CB_ENABLE_FVAL                      0x1
#define HWIO_DBM_GEN_CFG_SW_TRB_P_DISABLE_CB_BMSK                           0x1000
#define HWIO_DBM_GEN_CFG_SW_TRB_P_DISABLE_CB_SHFT                              0xc
#define HWIO_DBM_GEN_CFG_SW_TRB_P_DISABLE_CB_CB_DISABLE_FVAL                   0x0
#define HWIO_DBM_GEN_CFG_SW_TRB_P_DISABLE_CB_CB_ENABLE_FVAL                    0x1
#define HWIO_DBM_GEN_CFG_LINK_TRB_C_CB_BMSK                                  0x800
#define HWIO_DBM_GEN_CFG_LINK_TRB_C_CB_SHFT                                    0xb
#define HWIO_DBM_GEN_CFG_LINK_TRB_C_CB_CB_DISABLE_FVAL                         0x0
#define HWIO_DBM_GEN_CFG_LINK_TRB_C_CB_CB_ENABLE_FVAL                          0x1
#define HWIO_DBM_GEN_CFG_LINK_TRB_P_CB_BMSK                                  0x400
#define HWIO_DBM_GEN_CFG_LINK_TRB_P_CB_SHFT                                    0xa
#define HWIO_DBM_GEN_CFG_LINK_TRB_P_CB_CB_DISABLE_FVAL                         0x0
#define HWIO_DBM_GEN_CFG_LINK_TRB_P_CB_CB_ENABLE_FVAL                          0x1
#define HWIO_DBM_GEN_CFG_TRB_C_64B_ALGN_DIS_N_BMSK                           0x200
#define HWIO_DBM_GEN_CFG_TRB_C_64B_ALGN_DIS_N_SHFT                             0x9
#define HWIO_DBM_GEN_CFG_TRB_C_64B_ALGN_DIS_N_TRB_C_64B_ALGN_DIS_FVAL          0x0
#define HWIO_DBM_GEN_CFG_TRB_C_64B_ALGN_DIS_N_TRB_C_64B_ALGN_EN_FVAL           0x1
#define HWIO_DBM_GEN_CFG_TRB_P_64B_ALGN_DIS_N_BMSK                           0x100
#define HWIO_DBM_GEN_CFG_TRB_P_64B_ALGN_DIS_N_SHFT                             0x8
#define HWIO_DBM_GEN_CFG_TRB_P_64B_ALGN_DIS_N_TRB_P_64B_ALGN_DIS_FVAL          0x0
#define HWIO_DBM_GEN_CFG_TRB_P_64B_ALGN_DIS_N_TRB_P_64B_ALGN_EN_FVAL           0x1
#define HWIO_DBM_GEN_CFG_DBM_SUPPORT_LEADING_DATA_BMSK                        0x20
#define HWIO_DBM_GEN_CFG_DBM_SUPPORT_LEADING_DATA_SHFT                         0x5
#define HWIO_DBM_GEN_CFG_DBM_SUPPORT_LEADING_DATA_NO_LEADING_DATA_SUPPORT_FVAL        0x0
#define HWIO_DBM_GEN_CFG_DBM_SUPPORT_LEADING_DATA_LEADING_DATA_SUPPORT_FVAL        0x1
#define HWIO_DBM_GEN_CFG_AXI_COMPLIANCE_CB_1_BMSK                             0x10
#define HWIO_DBM_GEN_CFG_AXI_COMPLIANCE_CB_1_SHFT                              0x4
#define HWIO_DBM_GEN_CFG_AXI_COMPLIANCE_CB_1_AXI_COMP_CHICKEN_BIT_1_DIS_FVAL        0x0
#define HWIO_DBM_GEN_CFG_AXI_COMPLIANCE_CB_1_AXI_COMP_CHICKEN_BIT_1_EN_FVAL        0x1
#define HWIO_DBM_GEN_CFG_AXI_COMPLIANCE_CB_0_BMSK                              0x8
#define HWIO_DBM_GEN_CFG_AXI_COMPLIANCE_CB_0_SHFT                              0x3
#define HWIO_DBM_GEN_CFG_AXI_COMPLIANCE_CB_0_AXI_COMP_CHICKEN_BIT_0_DIS_FVAL        0x0
#define HWIO_DBM_GEN_CFG_AXI_COMPLIANCE_CB_0_AXI_COMP_CHICKEN_BIT_0_EN_FVAL        0x1
#define HWIO_DBM_GEN_CFG_BAM_ZLT_SUPPORT_BMSK                                  0x4
#define HWIO_DBM_GEN_CFG_BAM_ZLT_SUPPORT_SHFT                                  0x2
#define HWIO_DBM_GEN_CFG_BAM_ZLT_SUPPORT_BAM_ZLT_SUPPORT_DIS_FVAL              0x0
#define HWIO_DBM_GEN_CFG_BAM_ZLT_SUPPORT_BAM_ZLT_SUPPORT_EN_FVAL               0x1
#define HWIO_DBM_GEN_CFG_DBM_TRB_INDIC_DIS_BMSK                                0x2
#define HWIO_DBM_GEN_CFG_DBM_TRB_INDIC_DIS_SHFT                                0x1
#define HWIO_DBM_GEN_CFG_DBM_EN_USB3_BMSK                                      0x1
#define HWIO_DBM_GEN_CFG_DBM_EN_USB3_SHFT                                      0x0
#define HWIO_DBM_GEN_CFG_DBM_EN_USB3_USB_20_FVAL                               0x0
#define HWIO_DBM_GEN_CFG_DBM_EN_USB3_USB_30_FVAL                               0x1

#define HWIO_DBM_STATUS_ADDR                                            (USB30_DBM_REGFILE_REG_BASE      + 0x00000214)
#define HWIO_DBM_STATUS_PHYS                                            (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000214)
#define HWIO_DBM_STATUS_OFFS                                            (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000214)
#define HWIO_DBM_STATUS_RMSK                                                   0xf
#define HWIO_DBM_STATUS_IN          \
        in_dword(HWIO_DBM_STATUS_ADDR)
#define HWIO_DBM_STATUS_INM(m)      \
        in_dword_masked(HWIO_DBM_STATUS_ADDR, m)
#define HWIO_DBM_STATUS_SET_UNALIGNED_ZLTN_BMSK                                0xf
#define HWIO_DBM_STATUS_SET_UNALIGNED_ZLTN_SHFT                                0x0

#define HWIO_DBM_STATES_ADDR                                            (USB30_DBM_REGFILE_REG_BASE      + 0x00000218)
#define HWIO_DBM_STATES_PHYS                                            (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000218)
#define HWIO_DBM_STATES_OFFS                                            (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000218)
#define HWIO_DBM_STATES_RMSK                                             0xfffffff
#define HWIO_DBM_STATES_IN          \
        in_dword(HWIO_DBM_STATES_ADDR)
#define HWIO_DBM_STATES_INM(m)      \
        in_dword_masked(HWIO_DBM_STATES_ADDR, m)
#define HWIO_DBM_STATES_CUR_DBM_EPNUM_BMSK                               0xe000000
#define HWIO_DBM_STATES_CUR_DBM_EPNUM_SHFT                                    0x19
#define HWIO_DBM_STATES_AHBM_UPDXFER_STATE_BMSK                          0x1800000
#define HWIO_DBM_STATES_AHBM_UPDXFER_STATE_SHFT                               0x17
#define HWIO_DBM_STATES_AHBM_DEPCMD_STATE_BMSK                            0x700000
#define HWIO_DBM_STATES_AHBM_DEPCMD_STATE_SHFT                                0x14
#define HWIO_DBM_STATES_ERR_RSP_STATE_BMSK                                 0xc0000
#define HWIO_DBM_STATES_ERR_RSP_STATE_SHFT                                    0x12
#define HWIO_DBM_STATES_RAM13_RD_STATE_BMSK                                0x38000
#define HWIO_DBM_STATES_RAM13_RD_STATE_SHFT                                    0xf
#define HWIO_DBM_STATES_AHB_CTRL_STATE_BMSK                                 0x6000
#define HWIO_DBM_STATES_AHB_CTRL_STATE_SHFT                                    0xd
#define HWIO_DBM_STATES_AXI_WR_STATE_BMSK                                   0x1c00
#define HWIO_DBM_STATES_AXI_WR_STATE_SHFT                                      0xa
#define HWIO_DBM_STATES_AXI_RD_STATE_BMSK                                    0x380
#define HWIO_DBM_STATES_AXI_RD_STATE_SHFT                                      0x7
#define HWIO_DBM_STATES_DEPCMD_STATE_BMSK                                     0x40
#define HWIO_DBM_STATES_DEPCMD_STATE_SHFT                                      0x6
#define HWIO_DBM_STATES_WB_STATE_BMSK                                         0x20
#define HWIO_DBM_STATES_WB_STATE_SHFT                                          0x5
#define HWIO_DBM_STATES_UPDXFER_STATE_BMSK                                    0x10
#define HWIO_DBM_STATES_UPDXFER_STATE_SHFT                                     0x4
#define HWIO_DBM_STATES_TF_STATE_BMSK                                          0xf
#define HWIO_DBM_STATES_TF_STATE_SHFT                                          0x0

#define HWIO_DBM_HW_TRB0_EPn_ADDR(n)                                    (USB30_DBM_REGFILE_REG_BASE      + 0x00000220 + 0x4 * (n))
#define HWIO_DBM_HW_TRB0_EPn_PHYS(n)                                    (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000220 + 0x4 * (n))
#define HWIO_DBM_HW_TRB0_EPn_OFFS(n)                                    (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000220 + 0x4 * (n))
#define HWIO_DBM_HW_TRB0_EPn_RMSK                                       0xffffffff
#define HWIO_DBM_HW_TRB0_EPn_MAXn                                                3
#define HWIO_DBM_HW_TRB0_EPn_INI(n)        \
        in_dword_masked(HWIO_DBM_HW_TRB0_EPn_ADDR(n), HWIO_DBM_HW_TRB0_EPn_RMSK)
#define HWIO_DBM_HW_TRB0_EPn_INMI(n,mask)    \
        in_dword_masked(HWIO_DBM_HW_TRB0_EPn_ADDR(n), mask)
#define HWIO_DBM_HW_TRB0_EPn_HW_TRB_31_0_BMSK                           0xffffffff
#define HWIO_DBM_HW_TRB0_EPn_HW_TRB_31_0_SHFT                                  0x0

#define HWIO_DBM_HW_TRB1_EPn_ADDR(n)                                    (USB30_DBM_REGFILE_REG_BASE      + 0x00000230 + 0x4 * (n))
#define HWIO_DBM_HW_TRB1_EPn_PHYS(n)                                    (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000230 + 0x4 * (n))
#define HWIO_DBM_HW_TRB1_EPn_OFFS(n)                                    (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000230 + 0x4 * (n))
#define HWIO_DBM_HW_TRB1_EPn_RMSK                                       0xffffffff
#define HWIO_DBM_HW_TRB1_EPn_MAXn                                                3
#define HWIO_DBM_HW_TRB1_EPn_INI(n)        \
        in_dword_masked(HWIO_DBM_HW_TRB1_EPn_ADDR(n), HWIO_DBM_HW_TRB1_EPn_RMSK)
#define HWIO_DBM_HW_TRB1_EPn_INMI(n,mask)    \
        in_dword_masked(HWIO_DBM_HW_TRB1_EPn_ADDR(n), mask)
#define HWIO_DBM_HW_TRB1_EPn_HW_TRB_63_32_BMSK                          0xffffffff
#define HWIO_DBM_HW_TRB1_EPn_HW_TRB_63_32_SHFT                                 0x0

#define HWIO_DBM_HW_TRB2_EPn_ADDR(n)                                    (USB30_DBM_REGFILE_REG_BASE      + 0x00000240 + 0x4 * (n))
#define HWIO_DBM_HW_TRB2_EPn_PHYS(n)                                    (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000240 + 0x4 * (n))
#define HWIO_DBM_HW_TRB2_EPn_OFFS(n)                                    (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000240 + 0x4 * (n))
#define HWIO_DBM_HW_TRB2_EPn_RMSK                                       0xffffffff
#define HWIO_DBM_HW_TRB2_EPn_MAXn                                                3
#define HWIO_DBM_HW_TRB2_EPn_INI(n)        \
        in_dword_masked(HWIO_DBM_HW_TRB2_EPn_ADDR(n), HWIO_DBM_HW_TRB2_EPn_RMSK)
#define HWIO_DBM_HW_TRB2_EPn_INMI(n,mask)    \
        in_dword_masked(HWIO_DBM_HW_TRB2_EPn_ADDR(n), mask)
#define HWIO_DBM_HW_TRB2_EPn_HW_TRB_95_64_BMSK                          0xffffffff
#define HWIO_DBM_HW_TRB2_EPn_HW_TRB_95_64_SHFT                                 0x0

#define HWIO_DBM_HW_TRB3_EPn_ADDR(n)                                    (USB30_DBM_REGFILE_REG_BASE      + 0x00000250 + 0x4 * (n))
#define HWIO_DBM_HW_TRB3_EPn_PHYS(n)                                    (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000250 + 0x4 * (n))
#define HWIO_DBM_HW_TRB3_EPn_OFFS(n)                                    (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000250 + 0x4 * (n))
#define HWIO_DBM_HW_TRB3_EPn_RMSK                                       0xffffffff
#define HWIO_DBM_HW_TRB3_EPn_MAXn                                                3
#define HWIO_DBM_HW_TRB3_EPn_INI(n)        \
        in_dword_masked(HWIO_DBM_HW_TRB3_EPn_ADDR(n), HWIO_DBM_HW_TRB3_EPn_RMSK)
#define HWIO_DBM_HW_TRB3_EPn_INMI(n,mask)    \
        in_dword_masked(HWIO_DBM_HW_TRB3_EPn_ADDR(n), mask)
#define HWIO_DBM_HW_TRB3_EPn_HW_TRB_127_96_BMSK                         0xffffffff
#define HWIO_DBM_HW_TRB3_EPn_HW_TRB_127_96_SHFT                                0x0

#define HWIO_DBM_GEVNTADR_LSB_ADDR                                      (USB30_DBM_REGFILE_REG_BASE      + 0x00000260)
#define HWIO_DBM_GEVNTADR_LSB_PHYS                                      (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000260)
#define HWIO_DBM_GEVNTADR_LSB_OFFS                                      (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000260)
#define HWIO_DBM_GEVNTADR_LSB_RMSK                                      0xffffffff
#define HWIO_DBM_GEVNTADR_LSB_IN          \
        in_dword(HWIO_DBM_GEVNTADR_LSB_ADDR)
#define HWIO_DBM_GEVNTADR_LSB_INM(m)      \
        in_dword_masked(HWIO_DBM_GEVNTADR_LSB_ADDR, m)
#define HWIO_DBM_GEVNTADR_LSB_OUT(v)      \
        out_dword(HWIO_DBM_GEVNTADR_LSB_ADDR,v)
#define HWIO_DBM_GEVNTADR_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_GEVNTADR_LSB_ADDR,m,v,HWIO_DBM_GEVNTADR_LSB_IN)
#define HWIO_DBM_GEVNTADR_LSB_GEVNTADR_LSB_BMSK                         0xffffffff
#define HWIO_DBM_GEVNTADR_LSB_GEVNTADR_LSB_SHFT                                0x0

#define HWIO_DBM_GEVNTADR_MSB_ADDR                                      (USB30_DBM_REGFILE_REG_BASE      + 0x00000264)
#define HWIO_DBM_GEVNTADR_MSB_PHYS                                      (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000264)
#define HWIO_DBM_GEVNTADR_MSB_OFFS                                      (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000264)
#define HWIO_DBM_GEVNTADR_MSB_RMSK                                      0xffffffff
#define HWIO_DBM_GEVNTADR_MSB_IN          \
        in_dword(HWIO_DBM_GEVNTADR_MSB_ADDR)
#define HWIO_DBM_GEVNTADR_MSB_INM(m)      \
        in_dword_masked(HWIO_DBM_GEVNTADR_MSB_ADDR, m)
#define HWIO_DBM_GEVNTADR_MSB_OUT(v)      \
        out_dword(HWIO_DBM_GEVNTADR_MSB_ADDR,v)
#define HWIO_DBM_GEVNTADR_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_GEVNTADR_MSB_ADDR,m,v,HWIO_DBM_GEVNTADR_MSB_IN)
#define HWIO_DBM_GEVNTADR_MSB_GEVNTADR_MSB_BMSK                         0xffffffff
#define HWIO_DBM_GEVNTADR_MSB_GEVNTADR_MSB_SHFT                                0x0

#define HWIO_DBM_GEVNTSIZ_ADDR                                          (USB30_DBM_REGFILE_REG_BASE      + 0x00000268)
#define HWIO_DBM_GEVNTSIZ_PHYS                                          (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000268)
#define HWIO_DBM_GEVNTSIZ_OFFS                                          (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000268)
#define HWIO_DBM_GEVNTSIZ_RMSK                                              0xffff
#define HWIO_DBM_GEVNTSIZ_IN          \
        in_dword(HWIO_DBM_GEVNTSIZ_ADDR)
#define HWIO_DBM_GEVNTSIZ_INM(m)      \
        in_dword_masked(HWIO_DBM_GEVNTSIZ_ADDR, m)
#define HWIO_DBM_GEVNTSIZ_OUT(v)      \
        out_dword(HWIO_DBM_GEVNTSIZ_ADDR,v)
#define HWIO_DBM_GEVNTSIZ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_GEVNTSIZ_ADDR,m,v,HWIO_DBM_GEVNTSIZ_IN)
#define HWIO_DBM_GEVNTSIZ_GEVNTSIZ_BMSK                                     0xffff
#define HWIO_DBM_GEVNTSIZ_GEVNTSIZ_SHFT                                        0x0

#define HWIO_DBM_DATA_FIFO_EN_ADDR                                      (USB30_DBM_REGFILE_REG_BASE      + 0x0000026c)
#define HWIO_DBM_DATA_FIFO_EN_PHYS                                      (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x0000026c)
#define HWIO_DBM_DATA_FIFO_EN_OFFS                                      (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x0000026c)
#define HWIO_DBM_DATA_FIFO_EN_RMSK                                            0xff
#define HWIO_DBM_DATA_FIFO_EN_IN          \
        in_dword(HWIO_DBM_DATA_FIFO_EN_ADDR)
#define HWIO_DBM_DATA_FIFO_EN_INM(m)      \
        in_dword_masked(HWIO_DBM_DATA_FIFO_EN_ADDR, m)
#define HWIO_DBM_DATA_FIFO_EN_OUT(v)      \
        out_dword(HWIO_DBM_DATA_FIFO_EN_ADDR,v)
#define HWIO_DBM_DATA_FIFO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_DATA_FIFO_EN_ADDR,m,v,HWIO_DBM_DATA_FIFO_EN_IN)
#define HWIO_DBM_DATA_FIFO_EN_DBM_DATA_FIFO_SIZE_ENN_BMSK                     0xf0
#define HWIO_DBM_DATA_FIFO_EN_DBM_DATA_FIFO_SIZE_ENN_SHFT                      0x4
#define HWIO_DBM_DATA_FIFO_EN_DBM_DATA_FIFO_ADDR_ENN_BMSK                      0xf
#define HWIO_DBM_DATA_FIFO_EN_DBM_DATA_FIFO_ADDR_ENN_SHFT                      0x0

#define HWIO_DBM_GEVNTADR_ADDR                                          (USB30_DBM_REGFILE_REG_BASE      + 0x00000270)
#define HWIO_DBM_GEVNTADR_PHYS                                          (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000270)
#define HWIO_DBM_GEVNTADR_OFFS                                          (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000270)
#define HWIO_DBM_GEVNTADR_RMSK                                          0xffffffff
#define HWIO_DBM_GEVNTADR_IN          \
        in_dword(HWIO_DBM_GEVNTADR_ADDR)
#define HWIO_DBM_GEVNTADR_INM(m)      \
        in_dword_masked(HWIO_DBM_GEVNTADR_ADDR, m)
#define HWIO_DBM_GEVNTADR_OUT(v)      \
        out_dword(HWIO_DBM_GEVNTADR_ADDR,v)
#define HWIO_DBM_GEVNTADR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_GEVNTADR_ADDR,m,v,HWIO_DBM_GEVNTADR_IN)
#define HWIO_DBM_GEVNTADR_GEVNTADR_BMSK                                 0xffffffff
#define HWIO_DBM_GEVNTADR_GEVNTADR_SHFT                                        0x0

#define HWIO_DBM_PIPE_CFG_ADDR                                          (USB30_DBM_REGFILE_REG_BASE      + 0x00000274)
#define HWIO_DBM_PIPE_CFG_PHYS                                          (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000274)
#define HWIO_DBM_PIPE_CFG_OFFS                                          (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000274)
#define HWIO_DBM_PIPE_CFG_RMSK                                                0xff
#define HWIO_DBM_PIPE_CFG_IN          \
        in_dword(HWIO_DBM_PIPE_CFG_ADDR)
#define HWIO_DBM_PIPE_CFG_INM(m)      \
        in_dword_masked(HWIO_DBM_PIPE_CFG_ADDR, m)
#define HWIO_DBM_PIPE_CFG_OUT(v)      \
        out_dword(HWIO_DBM_PIPE_CFG_ADDR,v)
#define HWIO_DBM_PIPE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBM_PIPE_CFG_ADDR,m,v,HWIO_DBM_PIPE_CFG_IN)
#define HWIO_DBM_PIPE_CFG_DBM_PIPE_CFGN_BMSK                                  0xff
#define HWIO_DBM_PIPE_CFG_DBM_PIPE_CFGN_SHFT                                   0x0

#define HWIO_INACTIVITY_TIMER_ADDR                                      (USB30_DBM_REGFILE_REG_BASE      + 0x00000278)
#define HWIO_INACTIVITY_TIMER_PHYS                                      (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000278)
#define HWIO_INACTIVITY_TIMER_OFFS                                      (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000278)
#define HWIO_INACTIVITY_TIMER_RMSK                                      0xffffffff
#define HWIO_INACTIVITY_TIMER_IN          \
        in_dword(HWIO_INACTIVITY_TIMER_ADDR)
#define HWIO_INACTIVITY_TIMER_INM(m)      \
        in_dword_masked(HWIO_INACTIVITY_TIMER_ADDR, m)
#define HWIO_INACTIVITY_TIMER_OUT(v)      \
        out_dword(HWIO_INACTIVITY_TIMER_ADDR,v)
#define HWIO_INACTIVITY_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_INACTIVITY_TIMER_ADDR,m,v,HWIO_INACTIVITY_TIMER_IN)
#define HWIO_INACTIVITY_TIMER_TIMER_ENABLE_BMSK                         0x80000000
#define HWIO_INACTIVITY_TIMER_TIMER_ENABLE_SHFT                               0x1f
#define HWIO_INACTIVITY_TIMER_TIMER_LIMIT_BMSK                          0x7fffffff
#define HWIO_INACTIVITY_TIMER_TIMER_LIMIT_SHFT                                 0x0

#define HWIO_DBM_DATA_FIFO_ADDRn_ADDR(n)                                (USB30_DBM_REGFILE_REG_BASE      + 0x00000280 + 0x4 * (n))
#define HWIO_DBM_DATA_FIFO_ADDRn_PHYS(n)                                (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000280 + 0x4 * (n))
#define HWIO_DBM_DATA_FIFO_ADDRn_OFFS(n)                                (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000280 + 0x4 * (n))
#define HWIO_DBM_DATA_FIFO_ADDRn_RMSK                                   0xffffffff
#define HWIO_DBM_DATA_FIFO_ADDRn_MAXn                                            3
#define HWIO_DBM_DATA_FIFO_ADDRn_INI(n)        \
        in_dword_masked(HWIO_DBM_DATA_FIFO_ADDRn_ADDR(n), HWIO_DBM_DATA_FIFO_ADDRn_RMSK)
#define HWIO_DBM_DATA_FIFO_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_DBM_DATA_FIFO_ADDRn_ADDR(n), mask)
#define HWIO_DBM_DATA_FIFO_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_DBM_DATA_FIFO_ADDRn_ADDR(n),val)
#define HWIO_DBM_DATA_FIFO_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_DBM_DATA_FIFO_ADDRn_ADDR(n),mask,val,HWIO_DBM_DATA_FIFO_ADDRn_INI(n))
#define HWIO_DBM_DATA_FIFO_ADDRn_DATA_FIFO_ADDR_BMSK                    0xffffffff
#define HWIO_DBM_DATA_FIFO_ADDRn_DATA_FIFO_ADDR_SHFT                           0x0

#define HWIO_DBM_TRB_TRACE_CNT_ADDR                                     (USB30_DBM_REGFILE_REG_BASE      + 0x00000290)
#define HWIO_DBM_TRB_TRACE_CNT_PHYS                                     (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000290)
#define HWIO_DBM_TRB_TRACE_CNT_OFFS                                     (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000290)
#define HWIO_DBM_TRB_TRACE_CNT_RMSK                                          0x3ff
#define HWIO_DBM_TRB_TRACE_CNT_IN          \
        in_dword(HWIO_DBM_TRB_TRACE_CNT_ADDR)
#define HWIO_DBM_TRB_TRACE_CNT_INM(m)      \
        in_dword_masked(HWIO_DBM_TRB_TRACE_CNT_ADDR, m)
#define HWIO_DBM_TRB_TRACE_CNT_TRB_TRACE_CNTR_BMSK                           0x3ff
#define HWIO_DBM_TRB_TRACE_CNT_TRB_TRACE_CNTR_SHFT                             0x0

#define HWIO_EP_FIFO_OVERRUN_ADDR_ADDR                                  (USB30_DBM_REGFILE_REG_BASE      + 0x00000294)
#define HWIO_EP_FIFO_OVERRUN_ADDR_PHYS                                  (USB30_DBM_REGFILE_REG_BASE_PHYS + 0x00000294)
#define HWIO_EP_FIFO_OVERRUN_ADDR_OFFS                                  (USB30_DBM_REGFILE_REG_BASE_OFFS + 0x00000294)
#define HWIO_EP_FIFO_OVERRUN_ADDR_RMSK                                         0xf
#define HWIO_EP_FIFO_OVERRUN_ADDR_IN          \
        in_dword(HWIO_EP_FIFO_OVERRUN_ADDR_ADDR)
#define HWIO_EP_FIFO_OVERRUN_ADDR_INM(m)      \
        in_dword_masked(HWIO_EP_FIFO_OVERRUN_ADDR_ADDR, m)
#define HWIO_EP_FIFO_OVERRUN_ADDR_EP_FIFO_OVERRUN_STAT_BMSK                    0xf
#define HWIO_EP_FIFO_OVERRUN_ADDR_EP_FIFO_OVERRUN_STAT_SHFT                    0x0

/*----------------------------------------------------------------------------
 * MODULE: USB30_QSCRATCH
 *--------------------------------------------------------------------------*/

#define USB30_QSCRATCH_REG_BASE                                                           (USB20S_BASE      + 0x000f8800)
#define USB30_QSCRATCH_REG_BASE_SIZE                                                      0x400
#define USB30_QSCRATCH_REG_BASE_USED                                                      0x1b0
#define USB30_QSCRATCH_REG_BASE_PHYS                                                      (USB20S_BASE_PHYS + 0x000f8800)
#define USB30_QSCRATCH_REG_BASE_OFFS                                                      0x000f8800

#define HWIO_IPCAT_REG_ADDR                                                               (USB30_QSCRATCH_REG_BASE      + 0x00000000)
#define HWIO_IPCAT_REG_PHYS                                                               (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000000)
#define HWIO_IPCAT_REG_OFFS                                                               (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000000)
#define HWIO_IPCAT_REG_RMSK                                                               0xffffffff
#define HWIO_IPCAT_REG_IN          \
        in_dword(HWIO_IPCAT_REG_ADDR)
#define HWIO_IPCAT_REG_INM(m)      \
        in_dword_masked(HWIO_IPCAT_REG_ADDR, m)
#define HWIO_IPCAT_REG_MAJOR_BMSK                                                         0xf0000000
#define HWIO_IPCAT_REG_MAJOR_SHFT                                                               0x1c
#define HWIO_IPCAT_REG_MINOR_BMSK                                                          0xfff0000
#define HWIO_IPCAT_REG_MINOR_SHFT                                                               0x10
#define HWIO_IPCAT_REG_STEP_BMSK                                                              0xffff
#define HWIO_IPCAT_REG_STEP_SHFT                                                                 0x0

#define HWIO_CTRL_REG_ADDR                                                                (USB30_QSCRATCH_REG_BASE      + 0x00000004)
#define HWIO_CTRL_REG_PHYS                                                                (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000004)
#define HWIO_CTRL_REG_OFFS                                                                (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000004)
#define HWIO_CTRL_REG_RMSK                                                                     0x3ff
#define HWIO_CTRL_REG_IN          \
        in_dword(HWIO_CTRL_REG_ADDR)
#define HWIO_CTRL_REG_INM(m)      \
        in_dword_masked(HWIO_CTRL_REG_ADDR, m)
#define HWIO_CTRL_REG_OUT(v)      \
        out_dword(HWIO_CTRL_REG_ADDR,v)
#define HWIO_CTRL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTRL_REG_ADDR,m,v,HWIO_CTRL_REG_IN)
#define HWIO_CTRL_REG_BC_XCVR_SELECT_BMSK                                                      0x300
#define HWIO_CTRL_REG_BC_XCVR_SELECT_SHFT                                                        0x8
#define HWIO_CTRL_REG_BC_TERM_SELECT_BMSK                                                       0x80
#define HWIO_CTRL_REG_BC_TERM_SELECT_SHFT                                                        0x7
#define HWIO_CTRL_REG_BC_TX_VALID_BMSK                                                          0x40
#define HWIO_CTRL_REG_BC_TX_VALID_SHFT                                                           0x6
#define HWIO_CTRL_REG_BC_OPMODE_BMSK                                                            0x30
#define HWIO_CTRL_REG_BC_OPMODE_SHFT                                                             0x4
#define HWIO_CTRL_REG_BC_DMPULLDOWN_BMSK                                                         0x8
#define HWIO_CTRL_REG_BC_DMPULLDOWN_SHFT                                                         0x3
#define HWIO_CTRL_REG_BC_DPPULLDOWN_BMSK                                                         0x4
#define HWIO_CTRL_REG_BC_DPPULLDOWN_SHFT                                                         0x2
#define HWIO_CTRL_REG_BC_IDPULLUP_BMSK                                                           0x2
#define HWIO_CTRL_REG_BC_IDPULLUP_SHFT                                                           0x1
#define HWIO_CTRL_REG_BC_SEL_BMSK                                                                0x1
#define HWIO_CTRL_REG_BC_SEL_SHFT                                                                0x0

#define HWIO_GENERAL_CFG_ADDR                                                             (USB30_QSCRATCH_REG_BASE      + 0x00000008)
#define HWIO_GENERAL_CFG_PHYS                                                             (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000008)
#define HWIO_GENERAL_CFG_OFFS                                                             (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000008)
#define HWIO_GENERAL_CFG_RMSK                                                                  0x30f
#define HWIO_GENERAL_CFG_IN          \
        in_dword(HWIO_GENERAL_CFG_ADDR)
#define HWIO_GENERAL_CFG_INM(m)      \
        in_dword_masked(HWIO_GENERAL_CFG_ADDR, m)
#define HWIO_GENERAL_CFG_OUT(v)      \
        out_dword(HWIO_GENERAL_CFG_ADDR,v)
#define HWIO_GENERAL_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GENERAL_CFG_ADDR,m,v,HWIO_GENERAL_CFG_IN)
#define HWIO_GENERAL_CFG_PIPE3_SET_PHYSTATUS_SW_BMSK                                           0x200
#define HWIO_GENERAL_CFG_PIPE3_SET_PHYSTATUS_SW_SHFT                                             0x9
#define HWIO_GENERAL_CFG_PIPE_UTMI_CLK_DIS_BMSK                                                0x100
#define HWIO_GENERAL_CFG_PIPE_UTMI_CLK_DIS_SHFT                                                  0x8
#define HWIO_GENERAL_CFG_PIPE_UTMI_CLK_DIS_PIPE_UTMI_CLK_EN_FVAL                                 0x0
#define HWIO_GENERAL_CFG_PIPE_UTMI_CLK_DIS_PIPE_UTMI_CLK_DISABLE_FVAL                            0x1
#define HWIO_GENERAL_CFG_PIPE3_PHYSTATUS_SW_BMSK                                                 0x8
#define HWIO_GENERAL_CFG_PIPE3_PHYSTATUS_SW_SHFT                                                 0x3
#define HWIO_GENERAL_CFG_PIPE3_PHYSTATUS_SW_NO_SW_OVERRIDE_FVAL                                  0x0
#define HWIO_GENERAL_CFG_PIPE3_PHYSTATUS_SW_PHYSTATUS_SW_OVVERRIDE_FVAL                          0x1
#define HWIO_GENERAL_CFG_QSRAM_EN_BMSK                                                           0x4
#define HWIO_GENERAL_CFG_QSRAM_EN_SHFT                                                           0x2
#define HWIO_GENERAL_CFG_QSRAM_EN_QSRAM_DISABLED_FVAL                                            0x0
#define HWIO_GENERAL_CFG_QSRAM_EN_QSRAM_ENABLED_FVAL                                             0x1
#define HWIO_GENERAL_CFG_DBM_EN_BMSK                                                             0x2
#define HWIO_GENERAL_CFG_DBM_EN_SHFT                                                             0x1
#define HWIO_GENERAL_CFG_DBM_EN_DBM_DISABLED_FVAL                                                0x0
#define HWIO_GENERAL_CFG_DBM_EN_DBM_ENABLED_FVAL                                                 0x1
#define HWIO_GENERAL_CFG_PIPE_UTMI_CLK_SEL_BMSK                                                  0x1
#define HWIO_GENERAL_CFG_PIPE_UTMI_CLK_SEL_SHFT                                                  0x0
#define HWIO_GENERAL_CFG_PIPE_UTMI_CLK_SEL_SELECT_PIPE3_CLOCK_FVAL                               0x0
#define HWIO_GENERAL_CFG_PIPE_UTMI_CLK_SEL_SELECT_UTMI_CLOCK_FVAL                                0x1

#define HWIO_RAM1_REG_ADDR                                                                (USB30_QSCRATCH_REG_BASE      + 0x0000000c)
#define HWIO_RAM1_REG_PHYS                                                                (USB30_QSCRATCH_REG_BASE_PHYS + 0x0000000c)
#define HWIO_RAM1_REG_OFFS                                                                (USB30_QSCRATCH_REG_BASE_OFFS + 0x0000000c)
#define HWIO_RAM1_REG_RMSK                                                                       0x5
#define HWIO_RAM1_REG_IN          \
        in_dword(HWIO_RAM1_REG_ADDR)
#define HWIO_RAM1_REG_INM(m)      \
        in_dword_masked(HWIO_RAM1_REG_ADDR, m)
#define HWIO_RAM1_REG_OUT(v)      \
        out_dword(HWIO_RAM1_REG_ADDR,v)
#define HWIO_RAM1_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RAM1_REG_ADDR,m,v,HWIO_RAM1_REG_IN)
#define HWIO_RAM1_REG_RAM13_EN_BMSK                                                              0x4
#define HWIO_RAM1_REG_RAM13_EN_SHFT                                                              0x2
#define HWIO_RAM1_REG_RAM13_EN_RAM13_DISABLED_FVAL                                               0x0
#define HWIO_RAM1_REG_RAM13_EN_RAM13_ENABLED_FVAL                                                0x1
#define HWIO_RAM1_REG_RAM11_EN_BMSK                                                              0x1
#define HWIO_RAM1_REG_RAM11_EN_SHFT                                                              0x0
#define HWIO_RAM1_REG_RAM11_EN_RAM11_DISABLED_FVAL                                               0x0
#define HWIO_RAM1_REG_RAM11_EN_RAM11_ENABLED_FVAL                                                0x1

#define HWIO_HS_PHY_CTRL_ADDR                                                             (USB30_QSCRATCH_REG_BASE      + 0x00000010)
#define HWIO_HS_PHY_CTRL_PHYS                                                             (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000010)
#define HWIO_HS_PHY_CTRL_OFFS                                                             (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000010)
#define HWIO_HS_PHY_CTRL_RMSK                                                             0x10100000
#define HWIO_HS_PHY_CTRL_IN          \
        in_dword(HWIO_HS_PHY_CTRL_ADDR)
#define HWIO_HS_PHY_CTRL_INM(m)      \
        in_dword_masked(HWIO_HS_PHY_CTRL_ADDR, m)
#define HWIO_HS_PHY_CTRL_OUT(v)      \
        out_dword(HWIO_HS_PHY_CTRL_ADDR,v)
#define HWIO_HS_PHY_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HS_PHY_CTRL_ADDR,m,v,HWIO_HS_PHY_CTRL_IN)
#define HWIO_HS_PHY_CTRL_SW_SESSVLD_SEL_BMSK                                              0x10000000
#define HWIO_HS_PHY_CTRL_SW_SESSVLD_SEL_SHFT                                                    0x1c
#define HWIO_HS_PHY_CTRL_UTMI_OTG_VBUS_VALID_BMSK                                           0x100000
#define HWIO_HS_PHY_CTRL_UTMI_OTG_VBUS_VALID_SHFT                                               0x14

#define HWIO_CHARGING_DET_OUTPUT_ADDR                                                     (USB30_QSCRATCH_REG_BASE      + 0x0000001c)
#define HWIO_CHARGING_DET_OUTPUT_PHYS                                                     (USB30_QSCRATCH_REG_BASE_PHYS + 0x0000001c)
#define HWIO_CHARGING_DET_OUTPUT_OFFS                                                     (USB30_QSCRATCH_REG_BASE_OFFS + 0x0000001c)
#define HWIO_CHARGING_DET_OUTPUT_RMSK                                                          0x700
#define HWIO_CHARGING_DET_OUTPUT_IN          \
        in_dword(HWIO_CHARGING_DET_OUTPUT_ADDR)
#define HWIO_CHARGING_DET_OUTPUT_INM(m)      \
        in_dword_masked(HWIO_CHARGING_DET_OUTPUT_ADDR, m)
#define HWIO_CHARGING_DET_OUTPUT_UTMI_LINESTATE_SYNC_MODE_BMSK                                 0x400
#define HWIO_CHARGING_DET_OUTPUT_UTMI_LINESTATE_SYNC_MODE_SHFT                                   0xa
#define HWIO_CHARGING_DET_OUTPUT_LINESTATE_BMSK                                                0x300
#define HWIO_CHARGING_DET_OUTPUT_LINESTATE_SHFT                                                  0x8

#define HWIO_ALT_INTERRUPT_EN_ADDR                                                        (USB30_QSCRATCH_REG_BASE      + 0x00000020)
#define HWIO_ALT_INTERRUPT_EN_PHYS                                                        (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000020)
#define HWIO_ALT_INTERRUPT_EN_OFFS                                                        (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000020)
#define HWIO_ALT_INTERRUPT_EN_RMSK                                                            0x1000
#define HWIO_ALT_INTERRUPT_EN_IN          \
        in_dword(HWIO_ALT_INTERRUPT_EN_ADDR)
#define HWIO_ALT_INTERRUPT_EN_INM(m)      \
        in_dword_masked(HWIO_ALT_INTERRUPT_EN_ADDR, m)
#define HWIO_ALT_INTERRUPT_EN_OUT(v)      \
        out_dword(HWIO_ALT_INTERRUPT_EN_ADDR,v)
#define HWIO_ALT_INTERRUPT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ALT_INTERRUPT_EN_ADDR,m,v,HWIO_ALT_INTERRUPT_EN_IN)
#define HWIO_ALT_INTERRUPT_EN_LINESTATE_INTEN_BMSK                                            0x1000
#define HWIO_ALT_INTERRUPT_EN_LINESTATE_INTEN_SHFT                                               0xc

#define HWIO_HS_PHY_IRQ_STAT_ADDR                                                         (USB30_QSCRATCH_REG_BASE      + 0x00000024)
#define HWIO_HS_PHY_IRQ_STAT_PHYS                                                         (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000024)
#define HWIO_HS_PHY_IRQ_STAT_OFFS                                                         (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000024)
#define HWIO_HS_PHY_IRQ_STAT_RMSK                                                             0x1000
#define HWIO_HS_PHY_IRQ_STAT_IN          \
        in_dword(HWIO_HS_PHY_IRQ_STAT_ADDR)
#define HWIO_HS_PHY_IRQ_STAT_INM(m)      \
        in_dword_masked(HWIO_HS_PHY_IRQ_STAT_ADDR, m)
#define HWIO_HS_PHY_IRQ_STAT_OUT(v)      \
        out_dword(HWIO_HS_PHY_IRQ_STAT_ADDR,v)
#define HWIO_HS_PHY_IRQ_STAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HS_PHY_IRQ_STAT_ADDR,m,v,HWIO_HS_PHY_IRQ_STAT_IN)
#define HWIO_HS_PHY_IRQ_STAT_LINESTATE_INTLCH_BMSK                                            0x1000
#define HWIO_HS_PHY_IRQ_STAT_LINESTATE_INTLCH_SHFT                                               0xc

#define HWIO_CGCTL_REG_ADDR                                                               (USB30_QSCRATCH_REG_BASE      + 0x00000028)
#define HWIO_CGCTL_REG_PHYS                                                               (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000028)
#define HWIO_CGCTL_REG_OFFS                                                               (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000028)
#define HWIO_CGCTL_REG_RMSK                                                                    0x1ee
#define HWIO_CGCTL_REG_IN          \
        in_dword(HWIO_CGCTL_REG_ADDR)
#define HWIO_CGCTL_REG_INM(m)      \
        in_dword_masked(HWIO_CGCTL_REG_ADDR, m)
#define HWIO_CGCTL_REG_OUT(v)      \
        out_dword(HWIO_CGCTL_REG_ADDR,v)
#define HWIO_CGCTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CGCTL_REG_ADDR,m,v,HWIO_CGCTL_REG_IN)
#define HWIO_CGCTL_REG_DBM_REGFILE_CGC_EN_N_BMSK                                               0x100
#define HWIO_CGCTL_REG_DBM_REGFILE_CGC_EN_N_SHFT                                                 0x8
#define HWIO_CGCTL_REG_QSCRATCH_CLK_CGC_EN_N_BMSK                                               0x80
#define HWIO_CGCTL_REG_QSCRATCH_CLK_CGC_EN_N_SHFT                                                0x7
#define HWIO_CGCTL_REG_LSP_DBC_CGC_EN_N_BMSK                                                    0x40
#define HWIO_CGCTL_REG_LSP_DBC_CGC_EN_N_SHFT                                                     0x6
#define HWIO_CGCTL_REG_LSP_CGC_EN_N_BMSK                                                        0x20
#define HWIO_CGCTL_REG_LSP_CGC_EN_N_SHFT                                                         0x5
#define HWIO_CGCTL_REG_QCTDD02482169_FIX_DIS_BMSK                                                0x8
#define HWIO_CGCTL_REG_QCTDD02482169_FIX_DIS_SHFT                                                0x3
#define HWIO_CGCTL_REG_BAM_CGC_EN_BMSK                                                           0x4
#define HWIO_CGCTL_REG_BAM_CGC_EN_SHFT                                                           0x2
#define HWIO_CGCTL_REG_DBM_FSM_EN_BMSK                                                           0x2
#define HWIO_CGCTL_REG_DBM_FSM_EN_SHFT                                                           0x1

#define HWIO_DBG_BUS_REG_ADDR                                                             (USB30_QSCRATCH_REG_BASE      + 0x0000002c)
#define HWIO_DBG_BUS_REG_PHYS                                                             (USB30_QSCRATCH_REG_BASE_PHYS + 0x0000002c)
#define HWIO_DBG_BUS_REG_OFFS                                                             (USB30_QSCRATCH_REG_BASE_OFFS + 0x0000002c)
#define HWIO_DBG_BUS_REG_RMSK                                                              0xffff1f1
#define HWIO_DBG_BUS_REG_IN          \
        in_dword(HWIO_DBG_BUS_REG_ADDR)
#define HWIO_DBG_BUS_REG_INM(m)      \
        in_dword_masked(HWIO_DBG_BUS_REG_ADDR, m)
#define HWIO_DBG_BUS_REG_OUT(v)      \
        out_dword(HWIO_DBG_BUS_REG_ADDR,v)
#define HWIO_DBG_BUS_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBG_BUS_REG_ADDR,m,v,HWIO_DBG_BUS_REG_IN)
#define HWIO_DBG_BUS_REG_GENERAL_DBG_SEL_BMSK                                              0xf000000
#define HWIO_DBG_BUS_REG_GENERAL_DBG_SEL_SHFT                                                   0x18
#define HWIO_DBG_BUS_REG_GENERAL_DBG_SEL_DEBUG_BUS_DISABLED_FVAL                                 0x0
#define HWIO_DBG_BUS_REG_GENERAL_DBG_SEL_DEBUG_BUS_USB3_FVAL                                     0x1
#define HWIO_DBG_BUS_REG_GENERAL_DBG_SEL_DEBUG_BUS_USB2_FVAL                                     0x2
#define HWIO_DBG_BUS_REG_GENERAL_DBG_SEL_DEBUG_BUS_DBM_FVAL                                      0x3
#define HWIO_DBG_BUS_REG_GENERAL_DBG_SEL_DEBUG_BUS_CTRL_FVAL                                     0x4
#define HWIO_DBG_BUS_REG_GENERAL_DBG_SEL_DEBUG_BUS_GENERAL_FVAL                                  0x5
#define HWIO_DBG_BUS_REG_GENERAL_DBG_SEL_DEBUG_BUS_HSIC1_FVAL                                    0x6
#define HWIO_DBG_BUS_REG_GENERAL_DBG_SEL_DEBUG_BUS_HSIC2_FVAL                                    0x7
#define HWIO_DBG_BUS_REG_GENERAL_DBG_SEL_DEBUG_BUS_USB2_P1_FVAL                                  0x8
#define HWIO_DBG_BUS_REG_GENERAL_DBG_SEL_DEBUG_BUS_USB2_P2_FVAL                                  0x9
#define HWIO_DBG_BUS_REG_GENERAL_DBG_SEL_DEBUG_BUS_GSI_IF_FVAL                                   0xa
#define HWIO_DBG_BUS_REG_DBM_DBG_EN_BMSK                                                    0xf00000
#define HWIO_DBG_BUS_REG_DBM_DBG_EN_SHFT                                                        0x14
#define HWIO_DBG_BUS_REG_DBM_DBG_SEL_BMSK                                                    0xff000
#define HWIO_DBG_BUS_REG_DBM_DBG_SEL_SHFT                                                        0xc
#define HWIO_DBG_BUS_REG_GSI_IF_DBG_SEL_BMSK                                                   0x1f0
#define HWIO_DBG_BUS_REG_GSI_IF_DBG_SEL_SHFT                                                     0x4
#define HWIO_DBG_BUS_REG_CTRL_DBG_SEL_BMSK                                                       0x1
#define HWIO_DBG_BUS_REG_CTRL_DBG_SEL_SHFT                                                       0x0

#define HWIO_DBG_BUS_DATA_ADDR                                                            (USB30_QSCRATCH_REG_BASE      + 0x00000034)
#define HWIO_DBG_BUS_DATA_PHYS                                                            (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000034)
#define HWIO_DBG_BUS_DATA_OFFS                                                            (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000034)
#define HWIO_DBG_BUS_DATA_RMSK                                                            0xffffffff
#define HWIO_DBG_BUS_DATA_IN          \
        in_dword(HWIO_DBG_BUS_DATA_ADDR)
#define HWIO_DBG_BUS_DATA_INM(m)      \
        in_dword_masked(HWIO_DBG_BUS_DATA_ADDR, m)
#define HWIO_DBG_BUS_DATA_DBG_BUS_BMSK                                                    0xffffffff
#define HWIO_DBG_BUS_DATA_DBG_BUS_SHFT                                                           0x0

#define HWIO_SS_PHY_CTRL_ADDR                                                             (USB30_QSCRATCH_REG_BASE      + 0x00000030)
#define HWIO_SS_PHY_CTRL_PHYS                                                             (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000030)
#define HWIO_SS_PHY_CTRL_OFFS                                                             (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000030)
#define HWIO_SS_PHY_CTRL_RMSK                                                              0x1000000
#define HWIO_SS_PHY_CTRL_IN          \
        in_dword(HWIO_SS_PHY_CTRL_ADDR)
#define HWIO_SS_PHY_CTRL_INM(m)      \
        in_dword_masked(HWIO_SS_PHY_CTRL_ADDR, m)
#define HWIO_SS_PHY_CTRL_OUT(v)      \
        out_dword(HWIO_SS_PHY_CTRL_ADDR,v)
#define HWIO_SS_PHY_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SS_PHY_CTRL_ADDR,m,v,HWIO_SS_PHY_CTRL_IN)
#define HWIO_SS_PHY_CTRL_LANE0_PWR_PRESENT_BMSK                                            0x1000000
#define HWIO_SS_PHY_CTRL_LANE0_PWR_PRESENT_SHFT                                                 0x18

#define HWIO_PWR_EVNT_IRQ_STAT_ADDR                                                       (USB30_QSCRATCH_REG_BASE      + 0x00000058)
#define HWIO_PWR_EVNT_IRQ_STAT_PHYS                                                       (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000058)
#define HWIO_PWR_EVNT_IRQ_STAT_OFFS                                                       (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000058)
#define HWIO_PWR_EVNT_IRQ_STAT_RMSK                                                        0x1fcf03c
#define HWIO_PWR_EVNT_IRQ_STAT_IN          \
        in_dword(HWIO_PWR_EVNT_IRQ_STAT_ADDR)
#define HWIO_PWR_EVNT_IRQ_STAT_INM(m)      \
        in_dword_masked(HWIO_PWR_EVNT_IRQ_STAT_ADDR, m)
#define HWIO_PWR_EVNT_IRQ_STAT_OUT(v)      \
        out_dword(HWIO_PWR_EVNT_IRQ_STAT_ADDR,v)
#define HWIO_PWR_EVNT_IRQ_STAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PWR_EVNT_IRQ_STAT_ADDR,m,v,HWIO_PWR_EVNT_IRQ_STAT_IN)
#define HWIO_PWR_EVNT_IRQ_STAT_USB30_GSI_L1_EXIT_IRQ_STAT_BMSK                             0x1000000
#define HWIO_PWR_EVNT_IRQ_STAT_USB30_GSI_L1_EXIT_IRQ_STAT_SHFT                                  0x18
#define HWIO_PWR_EVNT_IRQ_STAT_USB30_GSI_ERROR_IRQ_STAT_BMSK                                0x800000
#define HWIO_PWR_EVNT_IRQ_STAT_USB30_GSI_ERROR_IRQ_STAT_SHFT                                    0x17
#define HWIO_PWR_EVNT_IRQ_STAT_L1_SUSPEND_OUT_IRQ_STAT_BMSK                                 0x400000
#define HWIO_PWR_EVNT_IRQ_STAT_L1_SUSPEND_OUT_IRQ_STAT_SHFT                                     0x16
#define HWIO_PWR_EVNT_IRQ_STAT_LPM_OUT_RX_ELECIDLE_ASYNC_IRQ_STAT_BMSK                      0x200000
#define HWIO_PWR_EVNT_IRQ_STAT_LPM_OUT_RX_ELECIDLE_ASYNC_IRQ_STAT_SHFT                          0x15
#define HWIO_PWR_EVNT_IRQ_STAT_LPM_OUT_L2_ASYNC_IRQ_STAT_BMSK                               0x100000
#define HWIO_PWR_EVNT_IRQ_STAT_LPM_OUT_L2_ASYNC_IRQ_STAT_SHFT                                   0x14
#define HWIO_PWR_EVNT_IRQ_STAT_POWERDOWN_OUT_P3_ASYNC_IRQ_STAT_BMSK                          0x80000
#define HWIO_PWR_EVNT_IRQ_STAT_POWERDOWN_OUT_P3_ASYNC_IRQ_STAT_SHFT                             0x13
#define HWIO_PWR_EVNT_IRQ_STAT_USB30_LINESTATE_INTSTS_BMSK                                   0x40000
#define HWIO_PWR_EVNT_IRQ_STAT_USB30_LINESTATE_INTSTS_SHFT                                      0x12
#define HWIO_PWR_EVNT_IRQ_STAT_DBM_EP_FIFO_OVERRUN_STAT_BMSK                                  0x8000
#define HWIO_PWR_EVNT_IRQ_STAT_DBM_EP_FIFO_OVERRUN_STAT_SHFT                                     0xf
#define HWIO_PWR_EVNT_IRQ_STAT_PME_IRQ_STAT_BMSK                                              0x4000
#define HWIO_PWR_EVNT_IRQ_STAT_PME_IRQ_STAT_SHFT                                                 0xe
#define HWIO_PWR_EVNT_IRQ_STAT_LPM_OUT_L1_IRQ_STAT_BMSK                                       0x2000
#define HWIO_PWR_EVNT_IRQ_STAT_LPM_OUT_L1_IRQ_STAT_SHFT                                          0xd
#define HWIO_PWR_EVNT_IRQ_STAT_LPM_OUT_RX_ELECIDLE_IRQ_STAT_BMSK                              0x1000
#define HWIO_PWR_EVNT_IRQ_STAT_LPM_OUT_RX_ELECIDLE_IRQ_STAT_SHFT                                 0xc
#define HWIO_PWR_EVNT_IRQ_STAT_LPM_OUT_L2_IRQ_STAT_BMSK                                         0x20
#define HWIO_PWR_EVNT_IRQ_STAT_LPM_OUT_L2_IRQ_STAT_SHFT                                          0x5
#define HWIO_PWR_EVNT_IRQ_STAT_LPM_IN_L2_IRQ_STAT_BMSK                                          0x10
#define HWIO_PWR_EVNT_IRQ_STAT_LPM_IN_L2_IRQ_STAT_SHFT                                           0x4
#define HWIO_PWR_EVNT_IRQ_STAT_POWERDOWN_OUT_P3_IRQ_STAT_BMSK                                    0x8
#define HWIO_PWR_EVNT_IRQ_STAT_POWERDOWN_OUT_P3_IRQ_STAT_SHFT                                    0x3
#define HWIO_PWR_EVNT_IRQ_STAT_POWERDOWN_IN_P3_IRQ_STAT_BMSK                                     0x4
#define HWIO_PWR_EVNT_IRQ_STAT_POWERDOWN_IN_P3_IRQ_STAT_SHFT                                     0x2

#define HWIO_PWR_EVNT_IRQ_MASK_ADDR                                                       (USB30_QSCRATCH_REG_BASE      + 0x0000005c)
#define HWIO_PWR_EVNT_IRQ_MASK_PHYS                                                       (USB30_QSCRATCH_REG_BASE_PHYS + 0x0000005c)
#define HWIO_PWR_EVNT_IRQ_MASK_OFFS                                                       (USB30_QSCRATCH_REG_BASE_OFFS + 0x0000005c)
#define HWIO_PWR_EVNT_IRQ_MASK_RMSK                                                        0x1fcf03c
#define HWIO_PWR_EVNT_IRQ_MASK_IN          \
        in_dword(HWIO_PWR_EVNT_IRQ_MASK_ADDR)
#define HWIO_PWR_EVNT_IRQ_MASK_INM(m)      \
        in_dword_masked(HWIO_PWR_EVNT_IRQ_MASK_ADDR, m)
#define HWIO_PWR_EVNT_IRQ_MASK_OUT(v)      \
        out_dword(HWIO_PWR_EVNT_IRQ_MASK_ADDR,v)
#define HWIO_PWR_EVNT_IRQ_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PWR_EVNT_IRQ_MASK_ADDR,m,v,HWIO_PWR_EVNT_IRQ_MASK_IN)
#define HWIO_PWR_EVNT_IRQ_MASK_USB30_GSI_L1_EXIT_IRQ_MASK_BMSK                             0x1000000
#define HWIO_PWR_EVNT_IRQ_MASK_USB30_GSI_L1_EXIT_IRQ_MASK_SHFT                                  0x18
#define HWIO_PWR_EVNT_IRQ_MASK_USB30_GSI_ERROR_IRQ_MASK_BMSK                                0x800000
#define HWIO_PWR_EVNT_IRQ_MASK_USB30_GSI_ERROR_IRQ_MASK_SHFT                                    0x17
#define HWIO_PWR_EVNT_IRQ_MASK_L1_SUSPEND_OUT_IRQ_MASK_BMSK                                 0x400000
#define HWIO_PWR_EVNT_IRQ_MASK_L1_SUSPEND_OUT_IRQ_MASK_SHFT                                     0x16
#define HWIO_PWR_EVNT_IRQ_MASK_LPM_OUT_RX_ELECIDLE_ASYNC_IRQ_MASK_BMSK                      0x200000
#define HWIO_PWR_EVNT_IRQ_MASK_LPM_OUT_RX_ELECIDLE_ASYNC_IRQ_MASK_SHFT                          0x15
#define HWIO_PWR_EVNT_IRQ_MASK_LPM_OUT_L2_ASYNC_IRQ_MASK_BMSK                               0x100000
#define HWIO_PWR_EVNT_IRQ_MASK_LPM_OUT_L2_ASYNC_IRQ_MASK_SHFT                                   0x14
#define HWIO_PWR_EVNT_IRQ_MASK_POWERDOWN_OUT_P3_ASYNC_IRQ_MASK_BMSK                          0x80000
#define HWIO_PWR_EVNT_IRQ_MASK_POWERDOWN_OUT_P3_ASYNC_IRQ_MASK_SHFT                             0x13
#define HWIO_PWR_EVNT_IRQ_MASK_USB30_LINESTATE_MASK_BMSK                                     0x40000
#define HWIO_PWR_EVNT_IRQ_MASK_USB30_LINESTATE_MASK_SHFT                                        0x12
#define HWIO_PWR_EVNT_IRQ_MASK_DBM_EP_FIFO_OVERRUN_MASK_BMSK                                  0x8000
#define HWIO_PWR_EVNT_IRQ_MASK_DBM_EP_FIFO_OVERRUN_MASK_SHFT                                     0xf
#define HWIO_PWR_EVNT_IRQ_MASK_PME_IRQ_MASK_BMSK                                              0x4000
#define HWIO_PWR_EVNT_IRQ_MASK_PME_IRQ_MASK_SHFT                                                 0xe
#define HWIO_PWR_EVNT_IRQ_MASK_LPM_OUT_L1_IRQ_MASK_BMSK                                       0x2000
#define HWIO_PWR_EVNT_IRQ_MASK_LPM_OUT_L1_IRQ_MASK_SHFT                                          0xd
#define HWIO_PWR_EVNT_IRQ_MASK_LPM_OUT_RX_ELECIDLE_IRQ_MASK_BMSK                              0x1000
#define HWIO_PWR_EVNT_IRQ_MASK_LPM_OUT_RX_ELECIDLE_IRQ_MASK_SHFT                                 0xc
#define HWIO_PWR_EVNT_IRQ_MASK_LPM_OUT_L2_IRQ_MASK_BMSK                                         0x20
#define HWIO_PWR_EVNT_IRQ_MASK_LPM_OUT_L2_IRQ_MASK_SHFT                                          0x5
#define HWIO_PWR_EVNT_IRQ_MASK_LPM_IN_L2_IRQ_MASK_BMSK                                          0x10
#define HWIO_PWR_EVNT_IRQ_MASK_LPM_IN_L2_IRQ_MASK_SHFT                                           0x4
#define HWIO_PWR_EVNT_IRQ_MASK_POWERDOWN_OUT_P3_IRQ_MASK_BMSK                                    0x8
#define HWIO_PWR_EVNT_IRQ_MASK_POWERDOWN_OUT_P3_IRQ_MASK_SHFT                                    0x3
#define HWIO_PWR_EVNT_IRQ_MASK_POWERDOWN_IN_P3_IRQ_MASK_BMSK                                     0x4
#define HWIO_PWR_EVNT_IRQ_MASK_POWERDOWN_IN_P3_IRQ_MASK_SHFT                                     0x2

#define HWIO_HW_SW_EVT_CTRL_REG_ADDR                                                      (USB30_QSCRATCH_REG_BASE      + 0x00000060)
#define HWIO_HW_SW_EVT_CTRL_REG_PHYS                                                      (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000060)
#define HWIO_HW_SW_EVT_CTRL_REG_OFFS                                                      (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000060)
#define HWIO_HW_SW_EVT_CTRL_REG_RMSK                                                           0x131
#define HWIO_HW_SW_EVT_CTRL_REG_IN          \
        in_dword(HWIO_HW_SW_EVT_CTRL_REG_ADDR)
#define HWIO_HW_SW_EVT_CTRL_REG_INM(m)      \
        in_dword_masked(HWIO_HW_SW_EVT_CTRL_REG_ADDR, m)
#define HWIO_HW_SW_EVT_CTRL_REG_OUT(v)      \
        out_dword(HWIO_HW_SW_EVT_CTRL_REG_ADDR,v)
#define HWIO_HW_SW_EVT_CTRL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HW_SW_EVT_CTRL_REG_ADDR,m,v,HWIO_HW_SW_EVT_CTRL_REG_IN)
#define HWIO_HW_SW_EVT_CTRL_REG_SW_EVT_MUX_SEL_BMSK                                            0x100
#define HWIO_HW_SW_EVT_CTRL_REG_SW_EVT_MUX_SEL_SHFT                                              0x8
#define HWIO_HW_SW_EVT_CTRL_REG_SW_EVT_MUX_SEL_SW_EVENT_BUS_USB_CTRL_FVAL                        0x0
#define HWIO_HW_SW_EVT_CTRL_REG_SW_EVT_MUX_SEL_SW_EVENT_BUS_DBM_FVAL                             0x1
#define HWIO_HW_SW_EVT_CTRL_REG_HW_EVT_MUX_CTRL_BMSK                                            0x30
#define HWIO_HW_SW_EVT_CTRL_REG_HW_EVT_MUX_CTRL_SHFT                                             0x4
#define HWIO_HW_SW_EVT_CTRL_REG_HW_EVT_MUX_CTRL_HW_EVT_IS_DBM_EVT_FVAL                           0x0
#define HWIO_HW_SW_EVT_CTRL_REG_HW_EVT_MUX_CTRL_HW_EVT_IS_DEBUG_BUS_FVAL                         0x1
#define HWIO_HW_SW_EVT_CTRL_REG_HW_EVT_MUX_CTRL_HW_EVT_IS_SS_SW_EVT_FVAL                         0x2
#define HWIO_HW_SW_EVT_CTRL_REG_HW_EVT_MUX_CTRL_HW_EVT_IS_HS_SW_EVT_FVAL                         0x3
#define HWIO_HW_SW_EVT_CTRL_REG_EVENT_BUS_HALT_BMSK                                              0x1
#define HWIO_HW_SW_EVT_CTRL_REG_EVENT_BUS_HALT_SHFT                                              0x0
#define HWIO_HW_SW_EVT_CTRL_REG_EVENT_BUS_HALT_EVENT_BUS_TOGGLE_FVAL                             0x0
#define HWIO_HW_SW_EVT_CTRL_REG_EVENT_BUS_HALT_EVENT_BUS_HALT_FVAL                               0x1

#define HWIO_FLADJ_30MHZ_REG_ADDR                                                         (USB30_QSCRATCH_REG_BASE      + 0x00000068)
#define HWIO_FLADJ_30MHZ_REG_PHYS                                                         (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000068)
#define HWIO_FLADJ_30MHZ_REG_OFFS                                                         (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000068)
#define HWIO_FLADJ_30MHZ_REG_RMSK                                                               0x3f
#define HWIO_FLADJ_30MHZ_REG_IN          \
        in_dword(HWIO_FLADJ_30MHZ_REG_ADDR)
#define HWIO_FLADJ_30MHZ_REG_INM(m)      \
        in_dword_masked(HWIO_FLADJ_30MHZ_REG_ADDR, m)
#define HWIO_FLADJ_30MHZ_REG_OUT(v)      \
        out_dword(HWIO_FLADJ_30MHZ_REG_ADDR,v)
#define HWIO_FLADJ_30MHZ_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_FLADJ_30MHZ_REG_ADDR,m,v,HWIO_FLADJ_30MHZ_REG_IN)
#define HWIO_FLADJ_30MHZ_REG_FLADJ_30MHZ_VALUE_BMSK                                             0x3f
#define HWIO_FLADJ_30MHZ_REG_FLADJ_30MHZ_VALUE_SHFT                                              0x0

#define HWIO_M_AW_USER_REG_ADDR                                                           (USB30_QSCRATCH_REG_BASE      + 0x0000006c)
#define HWIO_M_AW_USER_REG_PHYS                                                           (USB30_QSCRATCH_REG_BASE_PHYS + 0x0000006c)
#define HWIO_M_AW_USER_REG_OFFS                                                           (USB30_QSCRATCH_REG_BASE_OFFS + 0x0000006c)
#define HWIO_M_AW_USER_REG_RMSK                                                                0x97f
#define HWIO_M_AW_USER_REG_IN          \
        in_dword(HWIO_M_AW_USER_REG_ADDR)
#define HWIO_M_AW_USER_REG_INM(m)      \
        in_dword_masked(HWIO_M_AW_USER_REG_ADDR, m)
#define HWIO_M_AW_USER_REG_OUT(v)      \
        out_dword(HWIO_M_AW_USER_REG_ADDR,v)
#define HWIO_M_AW_USER_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_M_AW_USER_REG_ADDR,m,v,HWIO_M_AW_USER_REG_IN)
#define HWIO_M_AW_USER_REG_AW_MEMTYPE_1_SEL_BMSK                                               0x800
#define HWIO_M_AW_USER_REG_AW_MEMTYPE_1_SEL_SHFT                                                 0xb
#define HWIO_M_AW_USER_REG_AW_NOALLOACATE_BMSK                                                 0x100
#define HWIO_M_AW_USER_REG_AW_NOALLOACATE_SHFT                                                   0x8
#define HWIO_M_AW_USER_REG_AW_MEMTYPE_BMSK                                                      0x70
#define HWIO_M_AW_USER_REG_AW_MEMTYPE_SHFT                                                       0x4
#define HWIO_M_AW_USER_REG_AW_CACHE_BMSK                                                         0xf
#define HWIO_M_AW_USER_REG_AW_CACHE_SHFT                                                         0x0

#define HWIO_M_AR_USER_REG_ADDR                                                           (USB30_QSCRATCH_REG_BASE      + 0x00000070)
#define HWIO_M_AR_USER_REG_PHYS                                                           (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000070)
#define HWIO_M_AR_USER_REG_OFFS                                                           (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000070)
#define HWIO_M_AR_USER_REG_RMSK                                                                0x97f
#define HWIO_M_AR_USER_REG_IN          \
        in_dword(HWIO_M_AR_USER_REG_ADDR)
#define HWIO_M_AR_USER_REG_INM(m)      \
        in_dword_masked(HWIO_M_AR_USER_REG_ADDR, m)
#define HWIO_M_AR_USER_REG_OUT(v)      \
        out_dword(HWIO_M_AR_USER_REG_ADDR,v)
#define HWIO_M_AR_USER_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_M_AR_USER_REG_ADDR,m,v,HWIO_M_AR_USER_REG_IN)
#define HWIO_M_AR_USER_REG_AR_MEMTYPE_1_SEL_BMSK                                               0x800
#define HWIO_M_AR_USER_REG_AR_MEMTYPE_1_SEL_SHFT                                                 0xb
#define HWIO_M_AR_USER_REG_AR_NOALLOACATE_BMSK                                                 0x100
#define HWIO_M_AR_USER_REG_AR_NOALLOACATE_SHFT                                                   0x8
#define HWIO_M_AR_USER_REG_AR_MEMTYPE_BMSK                                                      0x70
#define HWIO_M_AR_USER_REG_AR_MEMTYPE_SHFT                                                       0x4
#define HWIO_M_AR_USER_REG_AR_CACHE_BMSK                                                         0xf
#define HWIO_M_AR_USER_REG_AR_CACHE_SHFT                                                         0x0

#define HWIO_QSCRTCH_REG_n_ADDR(n)                                                        (USB30_QSCRATCH_REG_BASE      + 0x000000b4 + 0x4 * (n))
#define HWIO_QSCRTCH_REG_n_PHYS(n)                                                        (USB30_QSCRATCH_REG_BASE_PHYS + 0x000000b4 + 0x4 * (n))
#define HWIO_QSCRTCH_REG_n_OFFS(n)                                                        (USB30_QSCRATCH_REG_BASE_OFFS + 0x000000b4 + 0x4 * (n))
#define HWIO_QSCRTCH_REG_n_RMSK                                                           0xffffffff
#define HWIO_QSCRTCH_REG_n_MAXn                                                                    4
#define HWIO_QSCRTCH_REG_n_INI(n)        \
        in_dword_masked(HWIO_QSCRTCH_REG_n_ADDR(n), HWIO_QSCRTCH_REG_n_RMSK)
#define HWIO_QSCRTCH_REG_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QSCRTCH_REG_n_ADDR(n), mask)
#define HWIO_QSCRTCH_REG_n_OUTI(n,val)    \
        out_dword(HWIO_QSCRTCH_REG_n_ADDR(n),val)
#define HWIO_QSCRTCH_REG_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QSCRTCH_REG_n_ADDR(n),mask,val,HWIO_QSCRTCH_REG_n_INI(n))
#define HWIO_QSCRTCH_REG_n_QSCRTCH_REG_BMSK                                               0xffffffff
#define HWIO_QSCRTCH_REG_n_QSCRTCH_REG_SHFT                                                      0x0

#define HWIO_SS_QMP_PHY_CTRL_ADDR                                                         (USB30_QSCRATCH_REG_BASE      + 0x000000f0)
#define HWIO_SS_QMP_PHY_CTRL_PHYS                                                         (USB30_QSCRATCH_REG_BASE_PHYS + 0x000000f0)
#define HWIO_SS_QMP_PHY_CTRL_OFFS                                                         (USB30_QSCRATCH_REG_BASE_OFFS + 0x000000f0)
#define HWIO_SS_QMP_PHY_CTRL_RMSK                                                                0x1
#define HWIO_SS_QMP_PHY_CTRL_IN          \
        in_dword(HWIO_SS_QMP_PHY_CTRL_ADDR)
#define HWIO_SS_QMP_PHY_CTRL_INM(m)      \
        in_dword_masked(HWIO_SS_QMP_PHY_CTRL_ADDR, m)
#define HWIO_SS_QMP_PHY_CTRL_OUT(v)      \
        out_dword(HWIO_SS_QMP_PHY_CTRL_ADDR,v)
#define HWIO_SS_QMP_PHY_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SS_QMP_PHY_CTRL_ADDR,m,v,HWIO_SS_QMP_PHY_CTRL_IN)
#define HWIO_SS_QMP_PHY_CTRL_USB3QMP_PHY_RESET_EN_BMSK                                           0x1
#define HWIO_SS_QMP_PHY_CTRL_USB3QMP_PHY_RESET_EN_SHFT                                           0x0

#define HWIO_SNPS_CORE_CFG_ADDR                                                           (USB30_QSCRATCH_REG_BASE      + 0x000000f4)
#define HWIO_SNPS_CORE_CFG_PHYS                                                           (USB30_QSCRATCH_REG_BASE_PHYS + 0x000000f4)
#define HWIO_SNPS_CORE_CFG_OFFS                                                           (USB30_QSCRATCH_REG_BASE_OFFS + 0x000000f4)
#define HWIO_SNPS_CORE_CFG_RMSK                                                                  0x1
#define HWIO_SNPS_CORE_CFG_IN          \
        in_dword(HWIO_SNPS_CORE_CFG_ADDR)
#define HWIO_SNPS_CORE_CFG_INM(m)      \
        in_dword_masked(HWIO_SNPS_CORE_CFG_ADDR, m)
#define HWIO_SNPS_CORE_CFG_OUT(v)      \
        out_dword(HWIO_SNPS_CORE_CFG_ADDR,v)
#define HWIO_SNPS_CORE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNPS_CORE_CFG_ADDR,m,v,HWIO_SNPS_CORE_CFG_IN)
#define HWIO_SNPS_CORE_CFG_SNPS_CORE_PME_EN_BMSK                                                 0x1
#define HWIO_SNPS_CORE_CFG_SNPS_CORE_PME_EN_SHFT                                                 0x0

#define HWIO_USB30_STS_REG_ADDR                                                           (USB30_QSCRATCH_REG_BASE      + 0x000000f8)
#define HWIO_USB30_STS_REG_PHYS                                                           (USB30_QSCRATCH_REG_BASE_PHYS + 0x000000f8)
#define HWIO_USB30_STS_REG_OFFS                                                           (USB30_QSCRATCH_REG_BASE_OFFS + 0x000000f8)
#define HWIO_USB30_STS_REG_RMSK                                                                 0x3f
#define HWIO_USB30_STS_REG_IN          \
        in_dword(HWIO_USB30_STS_REG_ADDR)
#define HWIO_USB30_STS_REG_INM(m)      \
        in_dword_masked(HWIO_USB30_STS_REG_ADDR, m)
#define HWIO_USB30_STS_REG_USB30_CTRL_SLEEP_N_BMSK                                              0x20
#define HWIO_USB30_STS_REG_USB30_CTRL_SLEEP_N_SHFT                                               0x5
#define HWIO_USB30_STS_REG_USB30_CTRL_SUSPEND_N_BMSK                                            0x10
#define HWIO_USB30_STS_REG_USB30_CTRL_SUSPEND_N_SHFT                                             0x4
#define HWIO_USB30_STS_REG_USB30_CTRL_L1_SUSPEND_N_BMSK                                          0x8
#define HWIO_USB30_STS_REG_USB30_CTRL_L1_SUSPEND_N_SHFT                                          0x3
#define HWIO_USB30_STS_REG_USB30_PHY_STATUS_BMSK                                                 0x4
#define HWIO_USB30_STS_REG_USB30_PHY_STATUS_SHFT                                                 0x2
#define HWIO_USB30_STS_REG_USB30_OPMODE_BMSK                                                     0x3
#define HWIO_USB30_STS_REG_USB30_OPMODE_SHFT                                                     0x0

#define HWIO_USB30_GSI_GENERAL_CFG_ADDR                                                   (USB30_QSCRATCH_REG_BASE      + 0x000000fc)
#define HWIO_USB30_GSI_GENERAL_CFG_PHYS                                                   (USB30_QSCRATCH_REG_BASE_PHYS + 0x000000fc)
#define HWIO_USB30_GSI_GENERAL_CFG_OFFS                                                   (USB30_QSCRATCH_REG_BASE_OFFS + 0x000000fc)
#define HWIO_USB30_GSI_GENERAL_CFG_RMSK                                                     0x10ff33
#define HWIO_USB30_GSI_GENERAL_CFG_IN          \
        in_dword(HWIO_USB30_GSI_GENERAL_CFG_ADDR)
#define HWIO_USB30_GSI_GENERAL_CFG_INM(m)      \
        in_dword_masked(HWIO_USB30_GSI_GENERAL_CFG_ADDR, m)
#define HWIO_USB30_GSI_GENERAL_CFG_OUT(v)      \
        out_dword(HWIO_USB30_GSI_GENERAL_CFG_ADDR,v)
#define HWIO_USB30_GSI_GENERAL_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB30_GSI_GENERAL_CFG_ADDR,m,v,HWIO_USB30_GSI_GENERAL_CFG_IN)
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_RESTART_DBL_PNTR_BMSK                          0x100000
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_RESTART_DBL_PNTR_SHFT                              0x14
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_BLOCK_GSI_DBL_RELOAD_BMSK                            0xe000
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_BLOCK_GSI_DBL_RELOAD_SHFT                               0xd
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_CLK_EN_BMSK                                      0x1000
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_CLK_EN_SHFT                                         0xc
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_SUPPORT_BURST_CAP_ADDR_BMSK                       0x800
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_SUPPORT_BURST_CAP_ADDR_SHFT                         0xb
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_SUPPORT_LEADING_DATA_BMSK                         0x400
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_SUPPORT_LEADING_DATA_SHFT                           0xa
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_RESP_BLOCK_GRNT_BMSK                              0x200
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_RESP_BLOCK_GRNT_SHFT                                0x9
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_RST_BMSK                                          0x100
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_RST_SHFT                                            0x8
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_AWLOCK_BMSK                                        0x30
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_AWLOCK_SHFT                                         0x4
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_BLOCK_GSI_WR_GO_BMSK                                    0x2
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_BLOCK_GSI_WR_GO_SHFT                                    0x1
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_EN_BMSK                                             0x1
#define HWIO_USB30_GSI_GENERAL_CFG_USB30_GSI_EN_SHFT                                             0x0

#define HWIO_USB30_GSI_EVT_POINTER_L_ADDR                                                 (USB30_QSCRATCH_REG_BASE      + 0x00000100)
#define HWIO_USB30_GSI_EVT_POINTER_L_PHYS                                                 (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000100)
#define HWIO_USB30_GSI_EVT_POINTER_L_OFFS                                                 (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000100)
#define HWIO_USB30_GSI_EVT_POINTER_L_RMSK                                                 0xffffffff
#define HWIO_USB30_GSI_EVT_POINTER_L_IN          \
        in_dword(HWIO_USB30_GSI_EVT_POINTER_L_ADDR)
#define HWIO_USB30_GSI_EVT_POINTER_L_INM(m)      \
        in_dword_masked(HWIO_USB30_GSI_EVT_POINTER_L_ADDR, m)
#define HWIO_USB30_GSI_EVT_POINTER_L_USB30_GSI_EVT_POINTER_L_BMSK                         0xffffffff
#define HWIO_USB30_GSI_EVT_POINTER_L_USB30_GSI_EVT_POINTER_L_SHFT                                0x0

#define HWIO_USB30_GSI_EVT_POINTER_H_ADDR                                                 (USB30_QSCRATCH_REG_BASE      + 0x00000104)
#define HWIO_USB30_GSI_EVT_POINTER_H_PHYS                                                 (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000104)
#define HWIO_USB30_GSI_EVT_POINTER_H_OFFS                                                 (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000104)
#define HWIO_USB30_GSI_EVT_POINTER_H_RMSK                                                        0xf
#define HWIO_USB30_GSI_EVT_POINTER_H_IN          \
        in_dword(HWIO_USB30_GSI_EVT_POINTER_H_ADDR)
#define HWIO_USB30_GSI_EVT_POINTER_H_INM(m)      \
        in_dword_masked(HWIO_USB30_GSI_EVT_POINTER_H_ADDR, m)
#define HWIO_USB30_GSI_EVT_POINTER_H_USB30_GSI_EVT_POINTER_H_BMSK                                0xf
#define HWIO_USB30_GSI_EVT_POINTER_H_USB30_GSI_EVT_POINTER_H_SHFT                                0x0

#define HWIO_USB30_GSI_EVT_ON_ERR_L_ADDR                                                  (USB30_QSCRATCH_REG_BASE      + 0x00000108)
#define HWIO_USB30_GSI_EVT_ON_ERR_L_PHYS                                                  (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000108)
#define HWIO_USB30_GSI_EVT_ON_ERR_L_OFFS                                                  (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000108)
#define HWIO_USB30_GSI_EVT_ON_ERR_L_RMSK                                                  0xffffffff
#define HWIO_USB30_GSI_EVT_ON_ERR_L_IN          \
        in_dword(HWIO_USB30_GSI_EVT_ON_ERR_L_ADDR)
#define HWIO_USB30_GSI_EVT_ON_ERR_L_INM(m)      \
        in_dword_masked(HWIO_USB30_GSI_EVT_ON_ERR_L_ADDR, m)
#define HWIO_USB30_GSI_EVT_ON_ERR_L_USB30_GSI_EVT_ON_ERR_L_BMSK                           0xffffffff
#define HWIO_USB30_GSI_EVT_ON_ERR_L_USB30_GSI_EVT_ON_ERR_L_SHFT                                  0x0

#define HWIO_USB30_GSI_EVT_ON_ERR_H_ADDR                                                  (USB30_QSCRATCH_REG_BASE      + 0x0000010c)
#define HWIO_USB30_GSI_EVT_ON_ERR_H_PHYS                                                  (USB30_QSCRATCH_REG_BASE_PHYS + 0x0000010c)
#define HWIO_USB30_GSI_EVT_ON_ERR_H_OFFS                                                  (USB30_QSCRATCH_REG_BASE_OFFS + 0x0000010c)
#define HWIO_USB30_GSI_EVT_ON_ERR_H_RMSK                                                         0xf
#define HWIO_USB30_GSI_EVT_ON_ERR_H_IN          \
        in_dword(HWIO_USB30_GSI_EVT_ON_ERR_H_ADDR)
#define HWIO_USB30_GSI_EVT_ON_ERR_H_INM(m)      \
        in_dword_masked(HWIO_USB30_GSI_EVT_ON_ERR_H_ADDR, m)
#define HWIO_USB30_GSI_EVT_ON_ERR_H_USB30_GSI_EVT_ON_ERR_H_BMSK                                  0xf
#define HWIO_USB30_GSI_EVT_ON_ERR_H_USB30_GSI_EVT_ON_ERR_H_SHFT                                  0x0

#define HWIO_USB30_GSI_DBL_ADDR_Ln_ADDR(n)                                                (USB30_QSCRATCH_REG_BASE      + 0x00000110 + 0x4 * (n))
#define HWIO_USB30_GSI_DBL_ADDR_Ln_PHYS(n)                                                (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000110 + 0x4 * (n))
#define HWIO_USB30_GSI_DBL_ADDR_Ln_OFFS(n)                                                (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000110 + 0x4 * (n))
#define HWIO_USB30_GSI_DBL_ADDR_Ln_RMSK                                                   0xffffffff
#define HWIO_USB30_GSI_DBL_ADDR_Ln_MAXn                                                            2
#define HWIO_USB30_GSI_DBL_ADDR_Ln_INI(n)        \
        in_dword_masked(HWIO_USB30_GSI_DBL_ADDR_Ln_ADDR(n), HWIO_USB30_GSI_DBL_ADDR_Ln_RMSK)
#define HWIO_USB30_GSI_DBL_ADDR_Ln_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_GSI_DBL_ADDR_Ln_ADDR(n), mask)
#define HWIO_USB30_GSI_DBL_ADDR_Ln_OUTI(n,val)    \
        out_dword(HWIO_USB30_GSI_DBL_ADDR_Ln_ADDR(n),val)
#define HWIO_USB30_GSI_DBL_ADDR_Ln_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_GSI_DBL_ADDR_Ln_ADDR(n),mask,val,HWIO_USB30_GSI_DBL_ADDR_Ln_INI(n))
#define HWIO_USB30_GSI_DBL_ADDR_Ln_USB30_GSI_DBL_ADDR_L_BMSK                              0xffffffff
#define HWIO_USB30_GSI_DBL_ADDR_Ln_USB30_GSI_DBL_ADDR_L_SHFT                                     0x0

#define HWIO_USB30_GSI_DBL_ADDR_Hn_ADDR(n)                                                (USB30_QSCRATCH_REG_BASE      + 0x00000120 + 0x4 * (n))
#define HWIO_USB30_GSI_DBL_ADDR_Hn_PHYS(n)                                                (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000120 + 0x4 * (n))
#define HWIO_USB30_GSI_DBL_ADDR_Hn_OFFS(n)                                                (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000120 + 0x4 * (n))
#define HWIO_USB30_GSI_DBL_ADDR_Hn_RMSK                                                          0xf
#define HWIO_USB30_GSI_DBL_ADDR_Hn_MAXn                                                            2
#define HWIO_USB30_GSI_DBL_ADDR_Hn_INI(n)        \
        in_dword_masked(HWIO_USB30_GSI_DBL_ADDR_Hn_ADDR(n), HWIO_USB30_GSI_DBL_ADDR_Hn_RMSK)
#define HWIO_USB30_GSI_DBL_ADDR_Hn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_GSI_DBL_ADDR_Hn_ADDR(n), mask)
#define HWIO_USB30_GSI_DBL_ADDR_Hn_OUTI(n,val)    \
        out_dword(HWIO_USB30_GSI_DBL_ADDR_Hn_ADDR(n),val)
#define HWIO_USB30_GSI_DBL_ADDR_Hn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_GSI_DBL_ADDR_Hn_ADDR(n),mask,val,HWIO_USB30_GSI_DBL_ADDR_Hn_INI(n))
#define HWIO_USB30_GSI_DBL_ADDR_Hn_USB30_GSI_DBL_ADDR_H_BMSK                                     0xf
#define HWIO_USB30_GSI_DBL_ADDR_Hn_USB30_GSI_DBL_ADDR_H_SHFT                                     0x0

#define HWIO_USB30_GSI_RING_BASE_ADDR_Ln_ADDR(n)                                          (USB30_QSCRATCH_REG_BASE      + 0x00000130 + 0x4 * (n))
#define HWIO_USB30_GSI_RING_BASE_ADDR_Ln_PHYS(n)                                          (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000130 + 0x4 * (n))
#define HWIO_USB30_GSI_RING_BASE_ADDR_Ln_OFFS(n)                                          (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000130 + 0x4 * (n))
#define HWIO_USB30_GSI_RING_BASE_ADDR_Ln_RMSK                                             0xffffffff
#define HWIO_USB30_GSI_RING_BASE_ADDR_Ln_MAXn                                                      2
#define HWIO_USB30_GSI_RING_BASE_ADDR_Ln_INI(n)        \
        in_dword_masked(HWIO_USB30_GSI_RING_BASE_ADDR_Ln_ADDR(n), HWIO_USB30_GSI_RING_BASE_ADDR_Ln_RMSK)
#define HWIO_USB30_GSI_RING_BASE_ADDR_Ln_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_GSI_RING_BASE_ADDR_Ln_ADDR(n), mask)
#define HWIO_USB30_GSI_RING_BASE_ADDR_Ln_OUTI(n,val)    \
        out_dword(HWIO_USB30_GSI_RING_BASE_ADDR_Ln_ADDR(n),val)
#define HWIO_USB30_GSI_RING_BASE_ADDR_Ln_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_GSI_RING_BASE_ADDR_Ln_ADDR(n),mask,val,HWIO_USB30_GSI_RING_BASE_ADDR_Ln_INI(n))
#define HWIO_USB30_GSI_RING_BASE_ADDR_Ln_USB30_GSI_RING_BASE_ADDR_L_BMSK                  0xffffffff
#define HWIO_USB30_GSI_RING_BASE_ADDR_Ln_USB30_GSI_RING_BASE_ADDR_L_SHFT                         0x0

#define HWIO_USB30_GSI_RING_BASE_ADDR_Hn_ADDR(n)                                          (USB30_QSCRATCH_REG_BASE      + 0x00000144 + 0x4 * (n))
#define HWIO_USB30_GSI_RING_BASE_ADDR_Hn_PHYS(n)                                          (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000144 + 0x4 * (n))
#define HWIO_USB30_GSI_RING_BASE_ADDR_Hn_OFFS(n)                                          (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000144 + 0x4 * (n))
#define HWIO_USB30_GSI_RING_BASE_ADDR_Hn_RMSK                                                    0xf
#define HWIO_USB30_GSI_RING_BASE_ADDR_Hn_MAXn                                                      2
#define HWIO_USB30_GSI_RING_BASE_ADDR_Hn_INI(n)        \
        in_dword_masked(HWIO_USB30_GSI_RING_BASE_ADDR_Hn_ADDR(n), HWIO_USB30_GSI_RING_BASE_ADDR_Hn_RMSK)
#define HWIO_USB30_GSI_RING_BASE_ADDR_Hn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_GSI_RING_BASE_ADDR_Hn_ADDR(n), mask)
#define HWIO_USB30_GSI_RING_BASE_ADDR_Hn_OUTI(n,val)    \
        out_dword(HWIO_USB30_GSI_RING_BASE_ADDR_Hn_ADDR(n),val)
#define HWIO_USB30_GSI_RING_BASE_ADDR_Hn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_GSI_RING_BASE_ADDR_Hn_ADDR(n),mask,val,HWIO_USB30_GSI_RING_BASE_ADDR_Hn_INI(n))
#define HWIO_USB30_GSI_RING_BASE_ADDR_Hn_USB30_GSI_RING_BASE_ADDR_H_BMSK                         0xf
#define HWIO_USB30_GSI_RING_BASE_ADDR_Hn_USB30_GSI_RING_BASE_ADDR_H_SHFT                         0x0

#define HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_ADDR(n)                                      (USB30_QSCRATCH_REG_BASE      + 0x00000150 + 0x4 * (n))
#define HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_PHYS(n)                                      (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000150 + 0x4 * (n))
#define HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_OFFS(n)                                      (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000150 + 0x4 * (n))
#define HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_RMSK                                           0x1fffff
#define HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_MAXn                                                  1
#define HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_INI(n)        \
        in_dword_masked(HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_ADDR(n), HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_RMSK)
#define HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_ADDR(n), mask)
#define HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_OUTI(n,val)    \
        out_dword(HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_ADDR(n),val)
#define HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_ADDR(n),mask,val,HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_INI(n))
#define HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_USB30_GSI_DEPCMD_ADDR_L_IPA_EP_BMSK            0x1fffff
#define HWIO_USB30_GSI_DEPCMD_ADDR_L_IPA_EPn_USB30_GSI_DEPCMD_ADDR_L_IPA_EP_SHFT                 0x0

#define HWIO_USB30_IMODn_ADDR(n)                                                          (USB30_QSCRATCH_REG_BASE      + 0x00000170 + 0x4 * (n))
#define HWIO_USB30_IMODn_PHYS(n)                                                          (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000170 + 0x4 * (n))
#define HWIO_USB30_IMODn_OFFS(n)                                                          (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000170 + 0x4 * (n))
#define HWIO_USB30_IMODn_RMSK                                                                 0x17ff
#define HWIO_USB30_IMODn_MAXn                                                                      1
#define HWIO_USB30_IMODn_INI(n)        \
        in_dword_masked(HWIO_USB30_IMODn_ADDR(n), HWIO_USB30_IMODn_RMSK)
#define HWIO_USB30_IMODn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_IMODn_ADDR(n), mask)
#define HWIO_USB30_IMODn_OUTI(n,val)    \
        out_dword(HWIO_USB30_IMODn_ADDR(n),val)
#define HWIO_USB30_IMODn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_IMODn_ADDR(n),mask,val,HWIO_USB30_IMODn_INI(n))
#define HWIO_USB30_IMODn_USB30_IMOD_EE_EN_BMSK                                                0x1000
#define HWIO_USB30_IMODn_USB30_IMOD_EE_EN_SHFT                                                   0xc
#define HWIO_USB30_IMODn_USB30_IMOD_EE_CNT_BMSK                                                0x7ff
#define HWIO_USB30_IMODn_USB30_IMOD_EE_CNT_SHFT                                                  0x0

#define HWIO_USB30_USEC_CNT_ADDR                                                          (USB30_QSCRATCH_REG_BASE      + 0x00000180)
#define HWIO_USB30_USEC_CNT_PHYS                                                          (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000180)
#define HWIO_USB30_USEC_CNT_OFFS                                                          (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000180)
#define HWIO_USB30_USEC_CNT_RMSK                                                                0xff
#define HWIO_USB30_USEC_CNT_IN          \
        in_dword(HWIO_USB30_USEC_CNT_ADDR)
#define HWIO_USB30_USEC_CNT_INM(m)      \
        in_dword_masked(HWIO_USB30_USEC_CNT_ADDR, m)
#define HWIO_USB30_USEC_CNT_OUT(v)      \
        out_dword(HWIO_USB30_USEC_CNT_ADDR,v)
#define HWIO_USB30_USEC_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB30_USEC_CNT_ADDR,m,v,HWIO_USB30_USEC_CNT_IN)
#define HWIO_USB30_USEC_CNT_USB30_USEC_CNT_BMSK                                                 0xff
#define HWIO_USB30_USEC_CNT_USB30_USEC_CNT_SHFT                                                  0x0

#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_ADDR(n)                                            (USB30_QSCRATCH_REG_BASE      + 0x00000184 + 0x4 * (n))
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_PHYS(n)                                            (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000184 + 0x4 * (n))
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_OFFS(n)                                            (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000184 + 0x4 * (n))
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_RMSK                                               0xffffffff
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_MAXn                                                        2
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_INI(n)        \
        in_dword_masked(HWIO_USB30_GSI_IF_CAP_WB_ADDRn_ADDR(n), HWIO_USB30_GSI_IF_CAP_WB_ADDRn_RMSK)
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_GSI_IF_CAP_WB_ADDRn_ADDR(n), mask)
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_USB30_GSI_IF_CAP_WB_ADDR_BMSK                      0xffffffff
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_USB30_GSI_IF_CAP_WB_ADDR_SHFT                             0x0

#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_H_ADDR(n)                                          (USB30_QSCRATCH_REG_BASE      + 0x00000190 + 0x4 * (n))
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_H_PHYS(n)                                          (USB30_QSCRATCH_REG_BASE_PHYS + 0x00000190 + 0x4 * (n))
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_H_OFFS(n)                                          (USB30_QSCRATCH_REG_BASE_OFFS + 0x00000190 + 0x4 * (n))
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_H_RMSK                                                    0xf
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_H_MAXn                                                      2
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_H_INI(n)        \
        in_dword_masked(HWIO_USB30_GSI_IF_CAP_WB_ADDRn_H_ADDR(n), HWIO_USB30_GSI_IF_CAP_WB_ADDRn_H_RMSK)
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_H_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_GSI_IF_CAP_WB_ADDRn_H_ADDR(n), mask)
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_H_USB30_GSI_IF_CAP_WB_ADDR_BMSK                           0xf
#define HWIO_USB30_GSI_IF_CAP_WB_ADDRn_H_USB30_GSI_IF_CAP_WB_ADDR_SHFT                           0x0

#define HWIO_USB30_GSI_IF_STS1_ADDR                                                       (USB30_QSCRATCH_REG_BASE      + 0x000001a4)
#define HWIO_USB30_GSI_IF_STS1_PHYS                                                       (USB30_QSCRATCH_REG_BASE_PHYS + 0x000001a4)
#define HWIO_USB30_GSI_IF_STS1_OFFS                                                       (USB30_QSCRATCH_REG_BASE_OFFS + 0x000001a4)
#define HWIO_USB30_GSI_IF_STS1_RMSK                                                       0x1ce7e387
#define HWIO_USB30_GSI_IF_STS1_IN          \
        in_dword(HWIO_USB30_GSI_IF_STS1_ADDR)
#define HWIO_USB30_GSI_IF_STS1_INM(m)      \
        in_dword_masked(HWIO_USB30_GSI_IF_STS1_ADDR, m)
#define HWIO_USB30_GSI_IF_STS1_USB30_GSI_WR_REQ_BMSK                                      0x1c000000
#define HWIO_USB30_GSI_IF_STS1_USB30_GSI_WR_REQ_SHFT                                            0x1a
#define HWIO_USB30_GSI_IF_STS1_USB30_GSI_WR_REQ_R_BMSK                                      0xe00000
#define HWIO_USB30_GSI_IF_STS1_USB30_GSI_WR_REQ_R_SHFT                                          0x15
#define HWIO_USB30_GSI_IF_STS1_USB30_CUR_GSI_EP_WR_BMSK                                      0x70000
#define HWIO_USB30_GSI_IF_STS1_USB30_CUR_GSI_EP_WR_SHFT                                         0x10
#define HWIO_USB30_GSI_IF_STS1_USB30_GSI_WR_CTRL_STATE_BMSK                                   0x8000
#define HWIO_USB30_GSI_IF_STS1_USB30_GSI_WR_CTRL_STATE_SHFT                                      0xf
#define HWIO_USB30_GSI_IF_STS1_USB30_GSI_WR_DATA_DONE_R_BMSK                                  0x4000
#define HWIO_USB30_GSI_IF_STS1_USB30_GSI_WR_DATA_DONE_R_SHFT                                     0xe
#define HWIO_USB30_GSI_IF_STS1_USB30_GSI_WR_ADDR_DONE_R_BMSK                                  0x2000
#define HWIO_USB30_GSI_IF_STS1_USB30_GSI_WR_ADDR_DONE_R_SHFT                                     0xd
#define HWIO_USB30_GSI_IF_STS1_USB30_GSI_EVT_STATE_BMSK                                        0x380
#define HWIO_USB30_GSI_IF_STS1_USB30_GSI_EVT_STATE_SHFT                                          0x7
#define HWIO_USB30_GSI_IF_STS1_USB30_GSI_LAST_EVT_RESP_BMSK                                      0x7
#define HWIO_USB30_GSI_IF_STS1_USB30_GSI_LAST_EVT_RESP_SHFT                                      0x0

#define HWIO_USB30_GSI_EVT_ON_ERR2_L_ADDR                                                 (USB30_QSCRATCH_REG_BASE      + 0x000001a8)
#define HWIO_USB30_GSI_EVT_ON_ERR2_L_PHYS                                                 (USB30_QSCRATCH_REG_BASE_PHYS + 0x000001a8)
#define HWIO_USB30_GSI_EVT_ON_ERR2_L_OFFS                                                 (USB30_QSCRATCH_REG_BASE_OFFS + 0x000001a8)
#define HWIO_USB30_GSI_EVT_ON_ERR2_L_RMSK                                                 0xffffffff
#define HWIO_USB30_GSI_EVT_ON_ERR2_L_IN          \
        in_dword(HWIO_USB30_GSI_EVT_ON_ERR2_L_ADDR)
#define HWIO_USB30_GSI_EVT_ON_ERR2_L_INM(m)      \
        in_dword_masked(HWIO_USB30_GSI_EVT_ON_ERR2_L_ADDR, m)
#define HWIO_USB30_GSI_EVT_ON_ERR2_L_USB30_GSI_EVT_ON_ERR2_L_BMSK                         0xffffffff
#define HWIO_USB30_GSI_EVT_ON_ERR2_L_USB30_GSI_EVT_ON_ERR2_L_SHFT                                0x0

#define HWIO_USB30_GSI_EVT_ON_ERR2_H_ADDR                                                 (USB30_QSCRATCH_REG_BASE      + 0x000001ac)
#define HWIO_USB30_GSI_EVT_ON_ERR2_H_PHYS                                                 (USB30_QSCRATCH_REG_BASE_PHYS + 0x000001ac)
#define HWIO_USB30_GSI_EVT_ON_ERR2_H_OFFS                                                 (USB30_QSCRATCH_REG_BASE_OFFS + 0x000001ac)
#define HWIO_USB30_GSI_EVT_ON_ERR2_H_RMSK                                                        0xf
#define HWIO_USB30_GSI_EVT_ON_ERR2_H_IN          \
        in_dword(HWIO_USB30_GSI_EVT_ON_ERR2_H_ADDR)
#define HWIO_USB30_GSI_EVT_ON_ERR2_H_INM(m)      \
        in_dword_masked(HWIO_USB30_GSI_EVT_ON_ERR2_H_ADDR, m)
#define HWIO_USB30_GSI_EVT_ON_ERR2_H_USB30_GSI_EVT_ON_ERR2_H_BMSK                                0xf
#define HWIO_USB30_GSI_EVT_ON_ERR2_H_USB30_GSI_EVT_ON_ERR2_H_SHFT                                0x0

#define HWIO_USB30_CHIKEN_BIT_REG_ADDR                                                    (USB30_QSCRATCH_REG_BASE      + 0x000001b0)
#define HWIO_USB30_CHIKEN_BIT_REG_PHYS                                                    (USB30_QSCRATCH_REG_BASE_PHYS + 0x000001b0)
#define HWIO_USB30_CHIKEN_BIT_REG_OFFS                                                    (USB30_QSCRATCH_REG_BASE_OFFS + 0x000001b0)
#define HWIO_USB30_CHIKEN_BIT_REG_RMSK                                                           0x1
#define HWIO_USB30_CHIKEN_BIT_REG_IN          \
        in_dword(HWIO_USB30_CHIKEN_BIT_REG_ADDR)
#define HWIO_USB30_CHIKEN_BIT_REG_INM(m)      \
        in_dword_masked(HWIO_USB30_CHIKEN_BIT_REG_ADDR, m)
#define HWIO_USB30_CHIKEN_BIT_REG_OUT(v)      \
        out_dword(HWIO_USB30_CHIKEN_BIT_REG_ADDR,v)
#define HWIO_USB30_CHIKEN_BIT_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB30_CHIKEN_BIT_REG_ADDR,m,v,HWIO_USB30_CHIKEN_BIT_REG_IN)
#define HWIO_USB30_CHIKEN_BIT_REG_DBM_RVALID_CHIKEN_BIT_REG_BMSK                                 0x1
#define HWIO_USB30_CHIKEN_BIT_REG_DBM_RVALID_CHIKEN_BIT_REG_SHFT                                 0x0

/*----------------------------------------------------------------------------
 * MODULE: USB30_QSRAM_REGS
 *--------------------------------------------------------------------------*/

#define USB30_QSRAM_REGS_REG_BASE                (USB20S_BASE      + 0x000fc000)
#define USB30_QSRAM_REGS_REG_BASE_SIZE           0x100
#define USB30_QSRAM_REGS_REG_BASE_USED           0xfc
#define USB30_QSRAM_REGS_REG_BASE_PHYS           (USB20S_BASE_PHYS + 0x000fc000)
#define USB30_QSRAM_REGS_REG_BASE_OFFS           0x000fc000

#define HWIO_QSRAM_REG_n_ADDR(n)                 (USB30_QSRAM_REGS_REG_BASE      + 0x00000000 + 0x4 * (n))
#define HWIO_QSRAM_REG_n_PHYS(n)                 (USB30_QSRAM_REGS_REG_BASE_PHYS + 0x00000000 + 0x4 * (n))
#define HWIO_QSRAM_REG_n_OFFS(n)                 (USB30_QSRAM_REGS_REG_BASE_OFFS + 0x00000000 + 0x4 * (n))
#define HWIO_QSRAM_REG_n_RMSK                    0xffffffff
#define HWIO_QSRAM_REG_n_MAXn                            63
#define HWIO_QSRAM_REG_n_INI(n)        \
        in_dword_masked(HWIO_QSRAM_REG_n_ADDR(n), HWIO_QSRAM_REG_n_RMSK)
#define HWIO_QSRAM_REG_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QSRAM_REG_n_ADDR(n), mask)
#define HWIO_QSRAM_REG_n_OUTI(n,val)    \
        out_dword(HWIO_QSRAM_REG_n_ADDR(n),val)
#define HWIO_QSRAM_REG_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QSRAM_REG_n_ADDR(n),mask,val,HWIO_QSRAM_REG_n_INI(n))
#define HWIO_QSRAM_REG_n_QSRAM_REG_BMSK          0xffffffff
#define HWIO_QSRAM_REG_n_QSRAM_REG_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: USB30_BAM
 *--------------------------------------------------------------------------*/

#define USB30_BAM_REG_BASE                                                             (USB20S_BASE      + 0x00104000)
#define USB30_BAM_REG_BASE_SIZE                                                        0x17000
#define USB30_BAM_REG_BASE_USED                                                        0x16934
#define USB30_BAM_REG_BASE_PHYS                                                        (USB20S_BASE_PHYS + 0x00104000)
#define USB30_BAM_REG_BASE_OFFS                                                        0x00104000

#define HWIO_USB30_BAM_CTRL_ADDR                                                       (USB30_BAM_REG_BASE      + 0x00000000)
#define HWIO_USB30_BAM_CTRL_PHYS                                                       (USB30_BAM_REG_BASE_PHYS + 0x00000000)
#define HWIO_USB30_BAM_CTRL_OFFS                                                       (USB30_BAM_REG_BASE_OFFS + 0x00000000)
#define HWIO_USB30_BAM_CTRL_RMSK                                                         0x1feff3
#define HWIO_USB30_BAM_CTRL_IN          \
        in_dword(HWIO_USB30_BAM_CTRL_ADDR)
#define HWIO_USB30_BAM_CTRL_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_CTRL_ADDR, m)
#define HWIO_USB30_BAM_CTRL_OUT(v)      \
        out_dword(HWIO_USB30_BAM_CTRL_ADDR,v)
#define HWIO_USB30_BAM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB30_BAM_CTRL_ADDR,m,v,HWIO_USB30_BAM_CTRL_IN)
#define HWIO_USB30_BAM_CTRL_BAM_MESS_ONLY_CANCEL_WB_BMSK                                 0x100000
#define HWIO_USB30_BAM_CTRL_BAM_MESS_ONLY_CANCEL_WB_SHFT                                     0x14
#define HWIO_USB30_BAM_CTRL_CACHE_MISS_ERR_RESP_EN_BMSK                                   0x80000
#define HWIO_USB30_BAM_CTRL_CACHE_MISS_ERR_RESP_EN_SHFT                                      0x13
#define HWIO_USB30_BAM_CTRL_LOCAL_CLK_GATING_BMSK                                         0x60000
#define HWIO_USB30_BAM_CTRL_LOCAL_CLK_GATING_SHFT                                            0x11
#define HWIO_USB30_BAM_CTRL_IBC_DISABLE_BMSK                                              0x10000
#define HWIO_USB30_BAM_CTRL_IBC_DISABLE_SHFT                                                 0x10
#define HWIO_USB30_BAM_CTRL_BAM_CACHED_DESC_STORE_BMSK                                     0x8000
#define HWIO_USB30_BAM_CTRL_BAM_CACHED_DESC_STORE_SHFT                                        0xf
#define HWIO_USB30_BAM_CTRL_BAM_DESC_CACHE_SEL_BMSK                                        0x6000
#define HWIO_USB30_BAM_CTRL_BAM_DESC_CACHE_SEL_SHFT                                           0xd
#define HWIO_USB30_BAM_CTRL_BAM_TESTBUS_SEL_BMSK                                            0xfe0
#define HWIO_USB30_BAM_CTRL_BAM_TESTBUS_SEL_SHFT                                              0x5
#define HWIO_USB30_BAM_CTRL_BAM_EN_ACCUM_BMSK                                                0x10
#define HWIO_USB30_BAM_CTRL_BAM_EN_ACCUM_SHFT                                                 0x4
#define HWIO_USB30_BAM_CTRL_BAM_EN_BMSK                                                       0x2
#define HWIO_USB30_BAM_CTRL_BAM_EN_SHFT                                                       0x1
#define HWIO_USB30_BAM_CTRL_BAM_SW_RST_BMSK                                                   0x1
#define HWIO_USB30_BAM_CTRL_BAM_SW_RST_SHFT                                                   0x0

#define HWIO_USB30_BAM_TIMER_ADDR                                                      (USB30_BAM_REG_BASE      + 0x00000040)
#define HWIO_USB30_BAM_TIMER_PHYS                                                      (USB30_BAM_REG_BASE_PHYS + 0x00000040)
#define HWIO_USB30_BAM_TIMER_OFFS                                                      (USB30_BAM_REG_BASE_OFFS + 0x00000040)
#define HWIO_USB30_BAM_TIMER_RMSK                                                          0xffff
#define HWIO_USB30_BAM_TIMER_IN          \
        in_dword(HWIO_USB30_BAM_TIMER_ADDR)
#define HWIO_USB30_BAM_TIMER_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_TIMER_ADDR, m)
#define HWIO_USB30_BAM_TIMER_TIMER_BMSK                                                    0xffff
#define HWIO_USB30_BAM_TIMER_TIMER_SHFT                                                       0x0

#define HWIO_USB30_BAM_TIMER_CTRL_ADDR                                                 (USB30_BAM_REG_BASE      + 0x00000044)
#define HWIO_USB30_BAM_TIMER_CTRL_PHYS                                                 (USB30_BAM_REG_BASE_PHYS + 0x00000044)
#define HWIO_USB30_BAM_TIMER_CTRL_OFFS                                                 (USB30_BAM_REG_BASE_OFFS + 0x00000044)
#define HWIO_USB30_BAM_TIMER_CTRL_RMSK                                                 0xe000ffff
#define HWIO_USB30_BAM_TIMER_CTRL_IN          \
        in_dword(HWIO_USB30_BAM_TIMER_CTRL_ADDR)
#define HWIO_USB30_BAM_TIMER_CTRL_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_TIMER_CTRL_ADDR, m)
#define HWIO_USB30_BAM_TIMER_CTRL_OUT(v)      \
        out_dword(HWIO_USB30_BAM_TIMER_CTRL_ADDR,v)
#define HWIO_USB30_BAM_TIMER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB30_BAM_TIMER_CTRL_ADDR,m,v,HWIO_USB30_BAM_TIMER_CTRL_IN)
#define HWIO_USB30_BAM_TIMER_CTRL_TIMER_RST_BMSK                                       0x80000000
#define HWIO_USB30_BAM_TIMER_CTRL_TIMER_RST_SHFT                                             0x1f
#define HWIO_USB30_BAM_TIMER_CTRL_TIMER_RUN_BMSK                                       0x40000000
#define HWIO_USB30_BAM_TIMER_CTRL_TIMER_RUN_SHFT                                             0x1e
#define HWIO_USB30_BAM_TIMER_CTRL_TIMER_MODE_BMSK                                      0x20000000
#define HWIO_USB30_BAM_TIMER_CTRL_TIMER_MODE_SHFT                                            0x1d
#define HWIO_USB30_BAM_TIMER_CTRL_TIMER_TRSHLD_BMSK                                        0xffff
#define HWIO_USB30_BAM_TIMER_CTRL_TIMER_TRSHLD_SHFT                                           0x0

#define HWIO_USB30_BAM_DESC_CNT_TRSHLD_ADDR                                            (USB30_BAM_REG_BASE      + 0x00000008)
#define HWIO_USB30_BAM_DESC_CNT_TRSHLD_PHYS                                            (USB30_BAM_REG_BASE_PHYS + 0x00000008)
#define HWIO_USB30_BAM_DESC_CNT_TRSHLD_OFFS                                            (USB30_BAM_REG_BASE_OFFS + 0x00000008)
#define HWIO_USB30_BAM_DESC_CNT_TRSHLD_RMSK                                                0xffff
#define HWIO_USB30_BAM_DESC_CNT_TRSHLD_IN          \
        in_dword(HWIO_USB30_BAM_DESC_CNT_TRSHLD_ADDR)
#define HWIO_USB30_BAM_DESC_CNT_TRSHLD_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_DESC_CNT_TRSHLD_ADDR, m)
#define HWIO_USB30_BAM_DESC_CNT_TRSHLD_OUT(v)      \
        out_dword(HWIO_USB30_BAM_DESC_CNT_TRSHLD_ADDR,v)
#define HWIO_USB30_BAM_DESC_CNT_TRSHLD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB30_BAM_DESC_CNT_TRSHLD_ADDR,m,v,HWIO_USB30_BAM_DESC_CNT_TRSHLD_IN)
#define HWIO_USB30_BAM_DESC_CNT_TRSHLD_CNT_TRSHLD_BMSK                                     0xffff
#define HWIO_USB30_BAM_DESC_CNT_TRSHLD_CNT_TRSHLD_SHFT                                        0x0

#define HWIO_USB30_BAM_IRQ_STTS_ADDR                                                   (USB30_BAM_REG_BASE      + 0x00000014)
#define HWIO_USB30_BAM_IRQ_STTS_PHYS                                                   (USB30_BAM_REG_BASE_PHYS + 0x00000014)
#define HWIO_USB30_BAM_IRQ_STTS_OFFS                                                   (USB30_BAM_REG_BASE_OFFS + 0x00000014)
#define HWIO_USB30_BAM_IRQ_STTS_RMSK                                                         0x1e
#define HWIO_USB30_BAM_IRQ_STTS_IN          \
        in_dword(HWIO_USB30_BAM_IRQ_STTS_ADDR)
#define HWIO_USB30_BAM_IRQ_STTS_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_IRQ_STTS_ADDR, m)
#define HWIO_USB30_BAM_IRQ_STTS_BAM_TIMER_IRQ_BMSK                                           0x10
#define HWIO_USB30_BAM_IRQ_STTS_BAM_TIMER_IRQ_SHFT                                            0x4
#define HWIO_USB30_BAM_IRQ_STTS_BAM_EMPTY_IRQ_BMSK                                            0x8
#define HWIO_USB30_BAM_IRQ_STTS_BAM_EMPTY_IRQ_SHFT                                            0x3
#define HWIO_USB30_BAM_IRQ_STTS_BAM_ERROR_IRQ_BMSK                                            0x4
#define HWIO_USB30_BAM_IRQ_STTS_BAM_ERROR_IRQ_SHFT                                            0x2
#define HWIO_USB30_BAM_IRQ_STTS_BAM_HRESP_ERR_IRQ_BMSK                                        0x2
#define HWIO_USB30_BAM_IRQ_STTS_BAM_HRESP_ERR_IRQ_SHFT                                        0x1

#define HWIO_USB30_BAM_IRQ_CLR_ADDR                                                    (USB30_BAM_REG_BASE      + 0x00000018)
#define HWIO_USB30_BAM_IRQ_CLR_PHYS                                                    (USB30_BAM_REG_BASE_PHYS + 0x00000018)
#define HWIO_USB30_BAM_IRQ_CLR_OFFS                                                    (USB30_BAM_REG_BASE_OFFS + 0x00000018)
#define HWIO_USB30_BAM_IRQ_CLR_RMSK                                                          0x1e
#define HWIO_USB30_BAM_IRQ_CLR_OUT(v)      \
        out_dword(HWIO_USB30_BAM_IRQ_CLR_ADDR,v)
#define HWIO_USB30_BAM_IRQ_CLR_BAM_TIMER_CLR_BMSK                                            0x10
#define HWIO_USB30_BAM_IRQ_CLR_BAM_TIMER_CLR_SHFT                                             0x4
#define HWIO_USB30_BAM_IRQ_CLR_BAM_EMPTY_CLR_BMSK                                             0x8
#define HWIO_USB30_BAM_IRQ_CLR_BAM_EMPTY_CLR_SHFT                                             0x3
#define HWIO_USB30_BAM_IRQ_CLR_BAM_ERROR_CLR_BMSK                                             0x4
#define HWIO_USB30_BAM_IRQ_CLR_BAM_ERROR_CLR_SHFT                                             0x2
#define HWIO_USB30_BAM_IRQ_CLR_BAM_HRESP_ERR_CLR_BMSK                                         0x2
#define HWIO_USB30_BAM_IRQ_CLR_BAM_HRESP_ERR_CLR_SHFT                                         0x1

#define HWIO_USB30_BAM_IRQ_EN_ADDR                                                     (USB30_BAM_REG_BASE      + 0x0000001c)
#define HWIO_USB30_BAM_IRQ_EN_PHYS                                                     (USB30_BAM_REG_BASE_PHYS + 0x0000001c)
#define HWIO_USB30_BAM_IRQ_EN_OFFS                                                     (USB30_BAM_REG_BASE_OFFS + 0x0000001c)
#define HWIO_USB30_BAM_IRQ_EN_RMSK                                                           0x1e
#define HWIO_USB30_BAM_IRQ_EN_IN          \
        in_dword(HWIO_USB30_BAM_IRQ_EN_ADDR)
#define HWIO_USB30_BAM_IRQ_EN_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_IRQ_EN_ADDR, m)
#define HWIO_USB30_BAM_IRQ_EN_OUT(v)      \
        out_dword(HWIO_USB30_BAM_IRQ_EN_ADDR,v)
#define HWIO_USB30_BAM_IRQ_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB30_BAM_IRQ_EN_ADDR,m,v,HWIO_USB30_BAM_IRQ_EN_IN)
#define HWIO_USB30_BAM_IRQ_EN_BAM_TIMER_EN_BMSK                                              0x10
#define HWIO_USB30_BAM_IRQ_EN_BAM_TIMER_EN_SHFT                                               0x4
#define HWIO_USB30_BAM_IRQ_EN_BAM_EMPTY_EN_BMSK                                               0x8
#define HWIO_USB30_BAM_IRQ_EN_BAM_EMPTY_EN_SHFT                                               0x3
#define HWIO_USB30_BAM_IRQ_EN_BAM_ERROR_EN_BMSK                                               0x4
#define HWIO_USB30_BAM_IRQ_EN_BAM_ERROR_EN_SHFT                                               0x2
#define HWIO_USB30_BAM_IRQ_EN_BAM_HRESP_ERR_EN_BMSK                                           0x2
#define HWIO_USB30_BAM_IRQ_EN_BAM_HRESP_ERR_EN_SHFT                                           0x1

#define HWIO_USB30_BAM_CNFG_BITS_ADDR                                                  (USB30_BAM_REG_BASE      + 0x0000007c)
#define HWIO_USB30_BAM_CNFG_BITS_PHYS                                                  (USB30_BAM_REG_BASE_PHYS + 0x0000007c)
#define HWIO_USB30_BAM_CNFG_BITS_OFFS                                                  (USB30_BAM_REG_BASE_OFFS + 0x0000007c)
#define HWIO_USB30_BAM_CNFG_BITS_RMSK                                                  0xfffff80f
#define HWIO_USB30_BAM_CNFG_BITS_IN          \
        in_dword(HWIO_USB30_BAM_CNFG_BITS_ADDR)
#define HWIO_USB30_BAM_CNFG_BITS_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_CNFG_BITS_ADDR, m)
#define HWIO_USB30_BAM_CNFG_BITS_OUT(v)      \
        out_dword(HWIO_USB30_BAM_CNFG_BITS_ADDR,v)
#define HWIO_USB30_BAM_CNFG_BITS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB30_BAM_CNFG_BITS_ADDR,m,v,HWIO_USB30_BAM_CNFG_BITS_IN)
#define HWIO_USB30_BAM_CNFG_BITS_AOS_OVERFLOW_PRVNT_BMSK                               0x80000000
#define HWIO_USB30_BAM_CNFG_BITS_AOS_OVERFLOW_PRVNT_SHFT                                     0x1f
#define HWIO_USB30_BAM_CNFG_BITS_MULTIPLE_EVENTS_DESC_AVAIL_EN_BMSK                    0x40000000
#define HWIO_USB30_BAM_CNFG_BITS_MULTIPLE_EVENTS_DESC_AVAIL_EN_SHFT                          0x1e
#define HWIO_USB30_BAM_CNFG_BITS_MULTIPLE_EVENTS_SIZE_EN_BMSK                          0x20000000
#define HWIO_USB30_BAM_CNFG_BITS_MULTIPLE_EVENTS_SIZE_EN_SHFT                                0x1d
#define HWIO_USB30_BAM_CNFG_BITS_BAM_ZLT_W_CD_SUPPORT_BMSK                             0x10000000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_ZLT_W_CD_SUPPORT_SHFT                                   0x1c
#define HWIO_USB30_BAM_CNFG_BITS_BAM_CD_ENABLE_BMSK                                     0x8000000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_CD_ENABLE_SHFT                                          0x1b
#define HWIO_USB30_BAM_CNFG_BITS_BAM_AU_ACCUMED_BMSK                                    0x4000000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_AU_ACCUMED_SHFT                                         0x1a
#define HWIO_USB30_BAM_CNFG_BITS_BAM_PSM_P_HD_DATA_BMSK                                 0x2000000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_PSM_P_HD_DATA_SHFT                                      0x19
#define HWIO_USB30_BAM_CNFG_BITS_BAM_REG_P_EN_BMSK                                      0x1000000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_REG_P_EN_SHFT                                           0x18
#define HWIO_USB30_BAM_CNFG_BITS_BAM_WB_DSC_AVL_P_RST_BMSK                               0x800000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_WB_DSC_AVL_P_RST_SHFT                                   0x17
#define HWIO_USB30_BAM_CNFG_BITS_BAM_WB_RETR_SVPNT_BMSK                                  0x400000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_WB_RETR_SVPNT_SHFT                                      0x16
#define HWIO_USB30_BAM_CNFG_BITS_BAM_WB_CSW_ACK_IDL_BMSK                                 0x200000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_WB_CSW_ACK_IDL_SHFT                                     0x15
#define HWIO_USB30_BAM_CNFG_BITS_BAM_WB_BLK_CSW_BMSK                                     0x100000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_WB_BLK_CSW_SHFT                                         0x14
#define HWIO_USB30_BAM_CNFG_BITS_BAM_WB_P_RES_BMSK                                        0x80000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_WB_P_RES_SHFT                                           0x13
#define HWIO_USB30_BAM_CNFG_BITS_BAM_SI_P_RES_BMSK                                        0x40000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_SI_P_RES_SHFT                                           0x12
#define HWIO_USB30_BAM_CNFG_BITS_BAM_AU_P_RES_BMSK                                        0x20000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_AU_P_RES_SHFT                                           0x11
#define HWIO_USB30_BAM_CNFG_BITS_BAM_PSM_P_RES_BMSK                                       0x10000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_PSM_P_RES_SHFT                                          0x10
#define HWIO_USB30_BAM_CNFG_BITS_BAM_PSM_CSW_REQ_BMSK                                      0x8000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_PSM_CSW_REQ_SHFT                                         0xf
#define HWIO_USB30_BAM_CNFG_BITS_BAM_SB_CLK_REQ_BMSK                                       0x4000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_SB_CLK_REQ_SHFT                                          0xe
#define HWIO_USB30_BAM_CNFG_BITS_BAM_IBC_DISABLE_BMSK                                      0x2000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_IBC_DISABLE_SHFT                                         0xd
#define HWIO_USB30_BAM_CNFG_BITS_BAM_NO_EXT_P_RST_BMSK                                     0x1000
#define HWIO_USB30_BAM_CNFG_BITS_BAM_NO_EXT_P_RST_SHFT                                        0xc
#define HWIO_USB30_BAM_CNFG_BITS_BAM_FULL_PIPE_BMSK                                         0x800
#define HWIO_USB30_BAM_CNFG_BITS_BAM_FULL_PIPE_SHFT                                           0xb
#define HWIO_USB30_BAM_CNFG_BITS_BAM_ADML_SYNC_BRIDGE_BMSK                                    0x8
#define HWIO_USB30_BAM_CNFG_BITS_BAM_ADML_SYNC_BRIDGE_SHFT                                    0x3
#define HWIO_USB30_BAM_CNFG_BITS_BAM_PIPE_CNFG_BMSK                                           0x4
#define HWIO_USB30_BAM_CNFG_BITS_BAM_PIPE_CNFG_SHFT                                           0x2
#define HWIO_USB30_BAM_CNFG_BITS_BAM_ADML_DEEP_CONS_FIFO_BMSK                                 0x2
#define HWIO_USB30_BAM_CNFG_BITS_BAM_ADML_DEEP_CONS_FIFO_SHFT                                 0x1
#define HWIO_USB30_BAM_CNFG_BITS_BAM_ADML_INCR4_EN_N_BMSK                                     0x1
#define HWIO_USB30_BAM_CNFG_BITS_BAM_ADML_INCR4_EN_N_SHFT                                     0x0

#define HWIO_USB30_BAM_CNFG_BITS_2_ADDR                                                (USB30_BAM_REG_BASE      + 0x00000084)
#define HWIO_USB30_BAM_CNFG_BITS_2_PHYS                                                (USB30_BAM_REG_BASE_PHYS + 0x00000084)
#define HWIO_USB30_BAM_CNFG_BITS_2_OFFS                                                (USB30_BAM_REG_BASE_OFFS + 0x00000084)
#define HWIO_USB30_BAM_CNFG_BITS_2_RMSK                                                       0xf
#define HWIO_USB30_BAM_CNFG_BITS_2_IN          \
        in_dword(HWIO_USB30_BAM_CNFG_BITS_2_ADDR)
#define HWIO_USB30_BAM_CNFG_BITS_2_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_CNFG_BITS_2_ADDR, m)
#define HWIO_USB30_BAM_CNFG_BITS_2_OUT(v)      \
        out_dword(HWIO_USB30_BAM_CNFG_BITS_2_ADDR,v)
#define HWIO_USB30_BAM_CNFG_BITS_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB30_BAM_CNFG_BITS_2_ADDR,m,v,HWIO_USB30_BAM_CNFG_BITS_2_IN)
#define HWIO_USB30_BAM_CNFG_BITS_2_SUP_GRP_LOCKER_RST_SUPPORT_BMSK                            0x8
#define HWIO_USB30_BAM_CNFG_BITS_2_SUP_GRP_LOCKER_RST_SUPPORT_SHFT                            0x3
#define HWIO_USB30_BAM_CNFG_BITS_2_ACTIVE_PIPE_RST_SUPPORT_BMSK                               0x4
#define HWIO_USB30_BAM_CNFG_BITS_2_ACTIVE_PIPE_RST_SUPPORT_SHFT                               0x2
#define HWIO_USB30_BAM_CNFG_BITS_2_NO_SW_OFFSET_REVERT_BACK_BMSK                              0x2
#define HWIO_USB30_BAM_CNFG_BITS_2_NO_SW_OFFSET_REVERT_BACK_SHFT                              0x1
#define HWIO_USB30_BAM_CNFG_BITS_2_CNFG_NO_ACCEPT_AT_FIFO_FULL_BMSK                           0x1
#define HWIO_USB30_BAM_CNFG_BITS_2_CNFG_NO_ACCEPT_AT_FIFO_FULL_SHFT                           0x0

#define HWIO_USB30_BAM_REVISION_ADDR                                                   (USB30_BAM_REG_BASE      + 0x00001000)
#define HWIO_USB30_BAM_REVISION_PHYS                                                   (USB30_BAM_REG_BASE_PHYS + 0x00001000)
#define HWIO_USB30_BAM_REVISION_OFFS                                                   (USB30_BAM_REG_BASE_OFFS + 0x00001000)
#define HWIO_USB30_BAM_REVISION_RMSK                                                   0xffffffff
#define HWIO_USB30_BAM_REVISION_IN          \
        in_dword(HWIO_USB30_BAM_REVISION_ADDR)
#define HWIO_USB30_BAM_REVISION_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_REVISION_ADDR, m)
#define HWIO_USB30_BAM_REVISION_INACTIV_TMR_BASE_BMSK                                  0xff000000
#define HWIO_USB30_BAM_REVISION_INACTIV_TMR_BASE_SHFT                                        0x18
#define HWIO_USB30_BAM_REVISION_CMD_DESC_EN_BMSK                                         0x800000
#define HWIO_USB30_BAM_REVISION_CMD_DESC_EN_SHFT                                             0x17
#define HWIO_USB30_BAM_REVISION_DESC_CACHE_DEPTH_BMSK                                    0x600000
#define HWIO_USB30_BAM_REVISION_DESC_CACHE_DEPTH_SHFT                                        0x15
#define HWIO_USB30_BAM_REVISION_NUM_INACTIV_TMRS_BMSK                                    0x100000
#define HWIO_USB30_BAM_REVISION_NUM_INACTIV_TMRS_SHFT                                        0x14
#define HWIO_USB30_BAM_REVISION_INACTIV_TMRS_EXST_BMSK                                    0x80000
#define HWIO_USB30_BAM_REVISION_INACTIV_TMRS_EXST_SHFT                                       0x13
#define HWIO_USB30_BAM_REVISION_HIGH_FREQUENCY_BAM_BMSK                                   0x40000
#define HWIO_USB30_BAM_REVISION_HIGH_FREQUENCY_BAM_SHFT                                      0x12
#define HWIO_USB30_BAM_REVISION_BAM_HAS_NO_BYPASS_BMSK                                    0x20000
#define HWIO_USB30_BAM_REVISION_BAM_HAS_NO_BYPASS_SHFT                                       0x11
#define HWIO_USB30_BAM_REVISION_SECURED_BMSK                                              0x10000
#define HWIO_USB30_BAM_REVISION_SECURED_SHFT                                                 0x10
#define HWIO_USB30_BAM_REVISION_USE_VMIDMT_BMSK                                            0x8000
#define HWIO_USB30_BAM_REVISION_USE_VMIDMT_SHFT                                               0xf
#define HWIO_USB30_BAM_REVISION_AXI_ACTIVE_BMSK                                            0x4000
#define HWIO_USB30_BAM_REVISION_AXI_ACTIVE_SHFT                                               0xe
#define HWIO_USB30_BAM_REVISION_CE_BUFFER_SIZE_BMSK                                        0x3000
#define HWIO_USB30_BAM_REVISION_CE_BUFFER_SIZE_SHFT                                           0xc
#define HWIO_USB30_BAM_REVISION_NUM_EES_BMSK                                                0xf00
#define HWIO_USB30_BAM_REVISION_NUM_EES_SHFT                                                  0x8
#define HWIO_USB30_BAM_REVISION_REVISION_BMSK                                                0xff
#define HWIO_USB30_BAM_REVISION_REVISION_SHFT                                                 0x0

#define HWIO_USB30_BAM_SW_VERSION_ADDR                                                 (USB30_BAM_REG_BASE      + 0x00001004)
#define HWIO_USB30_BAM_SW_VERSION_PHYS                                                 (USB30_BAM_REG_BASE_PHYS + 0x00001004)
#define HWIO_USB30_BAM_SW_VERSION_OFFS                                                 (USB30_BAM_REG_BASE_OFFS + 0x00001004)
#define HWIO_USB30_BAM_SW_VERSION_RMSK                                                 0xffffffff
#define HWIO_USB30_BAM_SW_VERSION_IN          \
        in_dword(HWIO_USB30_BAM_SW_VERSION_ADDR)
#define HWIO_USB30_BAM_SW_VERSION_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_SW_VERSION_ADDR, m)
#define HWIO_USB30_BAM_SW_VERSION_MAJOR_BMSK                                           0xf0000000
#define HWIO_USB30_BAM_SW_VERSION_MAJOR_SHFT                                                 0x1c
#define HWIO_USB30_BAM_SW_VERSION_MINOR_BMSK                                            0xfff0000
#define HWIO_USB30_BAM_SW_VERSION_MINOR_SHFT                                                 0x10
#define HWIO_USB30_BAM_SW_VERSION_STEP_BMSK                                                0xffff
#define HWIO_USB30_BAM_SW_VERSION_STEP_SHFT                                                   0x0

#define HWIO_USB30_BAM_NUM_PIPES_ADDR                                                  (USB30_BAM_REG_BASE      + 0x00001008)
#define HWIO_USB30_BAM_NUM_PIPES_PHYS                                                  (USB30_BAM_REG_BASE_PHYS + 0x00001008)
#define HWIO_USB30_BAM_NUM_PIPES_OFFS                                                  (USB30_BAM_REG_BASE_OFFS + 0x00001008)
#define HWIO_USB30_BAM_NUM_PIPES_RMSK                                                  0xffffc0ff
#define HWIO_USB30_BAM_NUM_PIPES_IN          \
        in_dword(HWIO_USB30_BAM_NUM_PIPES_ADDR)
#define HWIO_USB30_BAM_NUM_PIPES_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_NUM_PIPES_ADDR, m)
#define HWIO_USB30_BAM_NUM_PIPES_BAM_NON_PIPE_GRP_BMSK                                 0xff000000
#define HWIO_USB30_BAM_NUM_PIPES_BAM_NON_PIPE_GRP_SHFT                                       0x18
#define HWIO_USB30_BAM_NUM_PIPES_PERIPH_NON_PIPE_GRP_BMSK                                0xff0000
#define HWIO_USB30_BAM_NUM_PIPES_PERIPH_NON_PIPE_GRP_SHFT                                    0x10
#define HWIO_USB30_BAM_NUM_PIPES_BAM_DATA_ADDR_BUS_WIDTH_BMSK                              0xc000
#define HWIO_USB30_BAM_NUM_PIPES_BAM_DATA_ADDR_BUS_WIDTH_SHFT                                 0xe
#define HWIO_USB30_BAM_NUM_PIPES_BAM_NUM_PIPES_BMSK                                          0xff
#define HWIO_USB30_BAM_NUM_PIPES_BAM_NUM_PIPES_SHFT                                           0x0

#define HWIO_USB30_BAM_TEST_BUS_SEL_ADDR                                               (USB30_BAM_REG_BASE      + 0x00001010)
#define HWIO_USB30_BAM_TEST_BUS_SEL_PHYS                                               (USB30_BAM_REG_BASE_PHYS + 0x00001010)
#define HWIO_USB30_BAM_TEST_BUS_SEL_OFFS                                               (USB30_BAM_REG_BASE_OFFS + 0x00001010)
#define HWIO_USB30_BAM_TEST_BUS_SEL_RMSK                                                 0x3f007f
#define HWIO_USB30_BAM_TEST_BUS_SEL_IN          \
        in_dword(HWIO_USB30_BAM_TEST_BUS_SEL_ADDR)
#define HWIO_USB30_BAM_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_TEST_BUS_SEL_ADDR, m)
#define HWIO_USB30_BAM_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_USB30_BAM_TEST_BUS_SEL_ADDR,v)
#define HWIO_USB30_BAM_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB30_BAM_TEST_BUS_SEL_ADDR,m,v,HWIO_USB30_BAM_TEST_BUS_SEL_IN)
#define HWIO_USB30_BAM_TEST_BUS_SEL_SW_EVENTS_ZERO_BMSK                                  0x200000
#define HWIO_USB30_BAM_TEST_BUS_SEL_SW_EVENTS_ZERO_SHFT                                      0x15
#define HWIO_USB30_BAM_TEST_BUS_SEL_SW_EVENTS_SEL_BMSK                                   0x180000
#define HWIO_USB30_BAM_TEST_BUS_SEL_SW_EVENTS_SEL_SHFT                                       0x13
#define HWIO_USB30_BAM_TEST_BUS_SEL_BAM_DATA_ERASE_BMSK                                   0x40000
#define HWIO_USB30_BAM_TEST_BUS_SEL_BAM_DATA_ERASE_SHFT                                      0x12
#define HWIO_USB30_BAM_TEST_BUS_SEL_BAM_DATA_FLUSH_BMSK                                   0x20000
#define HWIO_USB30_BAM_TEST_BUS_SEL_BAM_DATA_FLUSH_SHFT                                      0x11
#define HWIO_USB30_BAM_TEST_BUS_SEL_BAM_CLK_ALWAYS_ON_BMSK                                0x10000
#define HWIO_USB30_BAM_TEST_BUS_SEL_BAM_CLK_ALWAYS_ON_SHFT                                   0x10
#define HWIO_USB30_BAM_TEST_BUS_SEL_BAM_TESTBUS_SEL_BMSK                                     0x7f
#define HWIO_USB30_BAM_TEST_BUS_SEL_BAM_TESTBUS_SEL_SHFT                                      0x0

#define HWIO_USB30_BAM_TEST_BUS_REG_ADDR                                               (USB30_BAM_REG_BASE      + 0x00001014)
#define HWIO_USB30_BAM_TEST_BUS_REG_PHYS                                               (USB30_BAM_REG_BASE_PHYS + 0x00001014)
#define HWIO_USB30_BAM_TEST_BUS_REG_OFFS                                               (USB30_BAM_REG_BASE_OFFS + 0x00001014)
#define HWIO_USB30_BAM_TEST_BUS_REG_RMSK                                               0xffffffff
#define HWIO_USB30_BAM_TEST_BUS_REG_IN          \
        in_dword(HWIO_USB30_BAM_TEST_BUS_REG_ADDR)
#define HWIO_USB30_BAM_TEST_BUS_REG_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_TEST_BUS_REG_ADDR, m)
#define HWIO_USB30_BAM_TEST_BUS_REG_BAM_TESTBUS_REG_BMSK                               0xffffffff
#define HWIO_USB30_BAM_TEST_BUS_REG_BAM_TESTBUS_REG_SHFT                                      0x0

#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_ADDR                                       (USB30_BAM_REG_BASE      + 0x00001024)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_PHYS                                       (USB30_BAM_REG_BASE_PHYS + 0x00001024)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_OFFS                                       (USB30_BAM_REG_BASE_OFFS + 0x00001024)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_RMSK                                        0x7ffffff
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_IN          \
        in_dword(HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_ADDR)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_ADDR, m)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_CONFIG_IDLE_BMSK                        0x4000000
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_CONFIG_IDLE_SHFT                             0x1a
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_RB_IDLE_BMSK                            0x2000000
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_RB_IDLE_SHFT                                 0x19
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_OPB_IDLE_BMSK                           0x1000000
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_OPB_IDLE_SHFT                                0x18
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_IDLE_BMSK                                0x800000
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_IDLE_SHFT                                    0x17
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HVMID_BMSK                           0x7c0000
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HVMID_SHFT                               0x12
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_DIRECT_MODE_BMSK                      0x20000
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_DIRECT_MODE_SHFT                         0x11
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HCID_BMSK                             0x1f000
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HCID_SHFT                                 0xc
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HPROT_BMSK                              0xf00
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HPROT_SHFT                                0x8
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HBURST_BMSK                              0xe0
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HBURST_SHFT                               0x5
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HSIZE_BMSK                               0x18
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HSIZE_SHFT                                0x3
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HWRITE_BMSK                               0x4
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HWRITE_SHFT                               0x2
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HTRANS_BMSK                               0x3
#define HWIO_USB30_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HTRANS_SHFT                               0x0

#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_ADDR                                        (USB30_BAM_REG_BASE      + 0x00001028)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_PHYS                                        (USB30_BAM_REG_BASE_PHYS + 0x00001028)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_OFFS                                        (USB30_BAM_REG_BASE_OFFS + 0x00001028)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_RMSK                                        0xffffffff
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_IN          \
        in_dword(HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_ADDR)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_ADDR, m)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_BAM_ERR_ADDR_BMSK                           0xffffffff
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_BAM_ERR_ADDR_SHFT                                  0x0

#define HWIO_USB30_BAM_AHB_MASTER_ERR_DATA_ADDR                                        (USB30_BAM_REG_BASE      + 0x0000102c)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_DATA_PHYS                                        (USB30_BAM_REG_BASE_PHYS + 0x0000102c)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_DATA_OFFS                                        (USB30_BAM_REG_BASE_OFFS + 0x0000102c)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_DATA_RMSK                                        0xffffffff
#define HWIO_USB30_BAM_AHB_MASTER_ERR_DATA_IN          \
        in_dword(HWIO_USB30_BAM_AHB_MASTER_ERR_DATA_ADDR)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_DATA_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_AHB_MASTER_ERR_DATA_ADDR, m)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_DATA_BAM_ERR_DATA_BMSK                           0xffffffff
#define HWIO_USB30_BAM_AHB_MASTER_ERR_DATA_BAM_ERR_DATA_SHFT                                  0x0

#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_LSB_ADDR                                    (USB30_BAM_REG_BASE      + 0x00001100)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_LSB_PHYS                                    (USB30_BAM_REG_BASE_PHYS + 0x00001100)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_LSB_OFFS                                    (USB30_BAM_REG_BASE_OFFS + 0x00001100)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_LSB_RMSK                                    0xffffffff
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_LSB_IN          \
        in_dword(HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_LSB_ADDR)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_LSB_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_LSB_ADDR, m)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_LSB_BAM_ERR_ADDR_BMSK                       0xffffffff
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_LSB_BAM_ERR_ADDR_SHFT                              0x0

#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_MSB_ADDR                                    (USB30_BAM_REG_BASE      + 0x00001104)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_MSB_PHYS                                    (USB30_BAM_REG_BASE_PHYS + 0x00001104)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_MSB_OFFS                                    (USB30_BAM_REG_BASE_OFFS + 0x00001104)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_MSB_RMSK                                           0xf
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_MSB_IN          \
        in_dword(HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_MSB_ADDR)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_MSB_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_MSB_ADDR, m)
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_MSB_BAM_ERR_ADDR_BMSK                              0xf
#define HWIO_USB30_BAM_AHB_MASTER_ERR_ADDR_MSB_BAM_ERR_ADDR_SHFT                              0x0

#define HWIO_USB30_BAM_TRUST_REG_ADDR                                                  (USB30_BAM_REG_BASE      + 0x00002000)
#define HWIO_USB30_BAM_TRUST_REG_PHYS                                                  (USB30_BAM_REG_BASE_PHYS + 0x00002000)
#define HWIO_USB30_BAM_TRUST_REG_OFFS                                                  (USB30_BAM_REG_BASE_OFFS + 0x00002000)
#define HWIO_USB30_BAM_TRUST_REG_RMSK                                                      0x3f87
#define HWIO_USB30_BAM_TRUST_REG_IN          \
        in_dword(HWIO_USB30_BAM_TRUST_REG_ADDR)
#define HWIO_USB30_BAM_TRUST_REG_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_TRUST_REG_ADDR, m)
#define HWIO_USB30_BAM_TRUST_REG_OUT(v)      \
        out_dword(HWIO_USB30_BAM_TRUST_REG_ADDR,v)
#define HWIO_USB30_BAM_TRUST_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB30_BAM_TRUST_REG_ADDR,m,v,HWIO_USB30_BAM_TRUST_REG_IN)
#define HWIO_USB30_BAM_TRUST_REG_LOCK_EE_CTRL_BMSK                                         0x2000
#define HWIO_USB30_BAM_TRUST_REG_LOCK_EE_CTRL_SHFT                                            0xd
#define HWIO_USB30_BAM_TRUST_REG_BAM_VMID_BMSK                                             0x1f00
#define HWIO_USB30_BAM_TRUST_REG_BAM_VMID_SHFT                                                0x8
#define HWIO_USB30_BAM_TRUST_REG_BAM_RST_BLOCK_BMSK                                          0x80
#define HWIO_USB30_BAM_TRUST_REG_BAM_RST_BLOCK_SHFT                                           0x7
#define HWIO_USB30_BAM_TRUST_REG_BAM_EE_BMSK                                                  0x7
#define HWIO_USB30_BAM_TRUST_REG_BAM_EE_SHFT                                                  0x0

#define HWIO_USB30_BAM_P_TRUST_REGn_ADDR(n)                                            (USB30_BAM_REG_BASE      + 0x00002020 + 0x4 * (n))
#define HWIO_USB30_BAM_P_TRUST_REGn_PHYS(n)                                            (USB30_BAM_REG_BASE_PHYS + 0x00002020 + 0x4 * (n))
#define HWIO_USB30_BAM_P_TRUST_REGn_OFFS(n)                                            (USB30_BAM_REG_BASE_OFFS + 0x00002020 + 0x4 * (n))
#define HWIO_USB30_BAM_P_TRUST_REGn_RMSK                                                   0x1fff
#define HWIO_USB30_BAM_P_TRUST_REGn_MAXn                                                        3
#define HWIO_USB30_BAM_P_TRUST_REGn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_TRUST_REGn_ADDR(n), HWIO_USB30_BAM_P_TRUST_REGn_RMSK)
#define HWIO_USB30_BAM_P_TRUST_REGn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_TRUST_REGn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_TRUST_REGn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_TRUST_REGn_ADDR(n),val)
#define HWIO_USB30_BAM_P_TRUST_REGn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_TRUST_REGn_ADDR(n),mask,val,HWIO_USB30_BAM_P_TRUST_REGn_INI(n))
#define HWIO_USB30_BAM_P_TRUST_REGn_BAM_P_VMID_BMSK                                        0x1f00
#define HWIO_USB30_BAM_P_TRUST_REGn_BAM_P_VMID_SHFT                                           0x8
#define HWIO_USB30_BAM_P_TRUST_REGn_BAM_P_SUP_GROUP_BMSK                                     0xf8
#define HWIO_USB30_BAM_P_TRUST_REGn_BAM_P_SUP_GROUP_SHFT                                      0x3
#define HWIO_USB30_BAM_P_TRUST_REGn_BAM_P_EE_BMSK                                             0x7
#define HWIO_USB30_BAM_P_TRUST_REGn_BAM_P_EE_SHFT                                             0x0

#define HWIO_USB30_BAM_IRQ_SRCS_EEn_ADDR(n)                                            (USB30_BAM_REG_BASE      + 0x00003000 + 0x1000 * (n))
#define HWIO_USB30_BAM_IRQ_SRCS_EEn_PHYS(n)                                            (USB30_BAM_REG_BASE_PHYS + 0x00003000 + 0x1000 * (n))
#define HWIO_USB30_BAM_IRQ_SRCS_EEn_OFFS(n)                                            (USB30_BAM_REG_BASE_OFFS + 0x00003000 + 0x1000 * (n))
#define HWIO_USB30_BAM_IRQ_SRCS_EEn_RMSK                                               0xffffffff
#define HWIO_USB30_BAM_IRQ_SRCS_EEn_MAXn                                                        3
#define HWIO_USB30_BAM_IRQ_SRCS_EEn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_IRQ_SRCS_EEn_ADDR(n), HWIO_USB30_BAM_IRQ_SRCS_EEn_RMSK)
#define HWIO_USB30_BAM_IRQ_SRCS_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_IRQ_SRCS_EEn_ADDR(n), mask)
#define HWIO_USB30_BAM_IRQ_SRCS_EEn_BAM_IRQ_BMSK                                       0x80000000
#define HWIO_USB30_BAM_IRQ_SRCS_EEn_BAM_IRQ_SHFT                                             0x1f
#define HWIO_USB30_BAM_IRQ_SRCS_EEn_P_IRQ_BMSK                                         0x7fffffff
#define HWIO_USB30_BAM_IRQ_SRCS_EEn_P_IRQ_SHFT                                                0x0

#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_ADDR(n)                                        (USB30_BAM_REG_BASE      + 0x00003004 + 0x1000 * (n))
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_PHYS(n)                                        (USB30_BAM_REG_BASE_PHYS + 0x00003004 + 0x1000 * (n))
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_OFFS(n)                                        (USB30_BAM_REG_BASE_OFFS + 0x00003004 + 0x1000 * (n))
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_RMSK                                           0xffffffff
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_MAXn                                                    3
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_ADDR(n), HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_RMSK)
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_ADDR(n), mask)
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_ADDR(n),val)
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_ADDR(n),mask,val,HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_INI(n))
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_BMSK                               0x80000000
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_SHFT                                     0x1f
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_DISABLE_BAM_INTERRUPT_FVAL                0x0
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_ENABLE_BAM_INTERRUPT_FVAL                 0x1
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_BMSK                                 0x7fffffff
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_SHFT                                        0x0
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_DISABLE_PIPE_INTERRUPT_FVAL                 0x0
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_ENABLE_PIPE_INTERRUPT_FVAL                  0x1

#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n)                                   (USB30_BAM_REG_BASE      + 0x00003008 + 0x1000 * (n))
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_EEn_PHYS(n)                                   (USB30_BAM_REG_BASE_PHYS + 0x00003008 + 0x1000 * (n))
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_EEn_OFFS(n)                                   (USB30_BAM_REG_BASE_OFFS + 0x00003008 + 0x1000 * (n))
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_EEn_RMSK                                      0xffffffff
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_EEn_MAXn                                               3
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_EEn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n), HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_EEn_RMSK)
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n), mask)
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_EEn_BAM_IRQ_UNMASKED_BMSK                     0x80000000
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_EEn_BAM_IRQ_UNMASKED_SHFT                           0x1f
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_EEn_P_IRQ_UNMASKED_BMSK                       0x7fffffff
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_EEn_P_IRQ_UNMASKED_SHFT                              0x0

#define HWIO_USB30_BAM_PIPE_ATTR_EEn_ADDR(n)                                           (USB30_BAM_REG_BASE      + 0x0000300c + 0x1000 * (n))
#define HWIO_USB30_BAM_PIPE_ATTR_EEn_PHYS(n)                                           (USB30_BAM_REG_BASE_PHYS + 0x0000300c + 0x1000 * (n))
#define HWIO_USB30_BAM_PIPE_ATTR_EEn_OFFS(n)                                           (USB30_BAM_REG_BASE_OFFS + 0x0000300c + 0x1000 * (n))
#define HWIO_USB30_BAM_PIPE_ATTR_EEn_RMSK                                              0xffffffff
#define HWIO_USB30_BAM_PIPE_ATTR_EEn_MAXn                                                       3
#define HWIO_USB30_BAM_PIPE_ATTR_EEn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_PIPE_ATTR_EEn_ADDR(n), HWIO_USB30_BAM_PIPE_ATTR_EEn_RMSK)
#define HWIO_USB30_BAM_PIPE_ATTR_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_PIPE_ATTR_EEn_ADDR(n), mask)
#define HWIO_USB30_BAM_PIPE_ATTR_EEn_BAM_ENABLED_BMSK                                  0x80000000
#define HWIO_USB30_BAM_PIPE_ATTR_EEn_BAM_ENABLED_SHFT                                        0x1f
#define HWIO_USB30_BAM_PIPE_ATTR_EEn_P_ATTR_BMSK                                       0x7fffffff
#define HWIO_USB30_BAM_PIPE_ATTR_EEn_P_ATTR_SHFT                                              0x0

#define HWIO_USB30_BAM_IRQ_SRCS_ADDR                                                   (USB30_BAM_REG_BASE      + 0x00003010)
#define HWIO_USB30_BAM_IRQ_SRCS_PHYS                                                   (USB30_BAM_REG_BASE_PHYS + 0x00003010)
#define HWIO_USB30_BAM_IRQ_SRCS_OFFS                                                   (USB30_BAM_REG_BASE_OFFS + 0x00003010)
#define HWIO_USB30_BAM_IRQ_SRCS_RMSK                                                   0xffffffff
#define HWIO_USB30_BAM_IRQ_SRCS_IN          \
        in_dword(HWIO_USB30_BAM_IRQ_SRCS_ADDR)
#define HWIO_USB30_BAM_IRQ_SRCS_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_IRQ_SRCS_ADDR, m)
#define HWIO_USB30_BAM_IRQ_SRCS_BAM_IRQ_BMSK                                           0x80000000
#define HWIO_USB30_BAM_IRQ_SRCS_BAM_IRQ_SHFT                                                 0x1f
#define HWIO_USB30_BAM_IRQ_SRCS_P_IRQ_BMSK                                             0x7fffffff
#define HWIO_USB30_BAM_IRQ_SRCS_P_IRQ_SHFT                                                    0x0

#define HWIO_USB30_BAM_IRQ_SRCS_MSK_ADDR                                               (USB30_BAM_REG_BASE      + 0x00003014)
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_PHYS                                               (USB30_BAM_REG_BASE_PHYS + 0x00003014)
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_OFFS                                               (USB30_BAM_REG_BASE_OFFS + 0x00003014)
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_RMSK                                               0xffffffff
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_IN          \
        in_dword(HWIO_USB30_BAM_IRQ_SRCS_MSK_ADDR)
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_IRQ_SRCS_MSK_ADDR, m)
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_OUT(v)      \
        out_dword(HWIO_USB30_BAM_IRQ_SRCS_MSK_ADDR,v)
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_USB30_BAM_IRQ_SRCS_MSK_ADDR,m,v,HWIO_USB30_BAM_IRQ_SRCS_MSK_IN)
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_BMSK                                   0x80000000
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_SHFT                                         0x1f
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_DISABLE_BAM_INTERRUPT_FVAL                    0x0
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_ENABLE_BAM_INTERRUPT_FVAL                     0x1
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_BMSK                                     0x7fffffff
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_SHFT                                            0x0
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_DISABLE_PIPE_INTERRUPT_FVAL                     0x0
#define HWIO_USB30_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_ENABLE_PIPE_INTERRUPT_FVAL                      0x1

#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_ADDR                                          (USB30_BAM_REG_BASE      + 0x00003018)
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_PHYS                                          (USB30_BAM_REG_BASE_PHYS + 0x00003018)
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_OFFS                                          (USB30_BAM_REG_BASE_OFFS + 0x00003018)
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_RMSK                                          0xffffffff
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_IN          \
        in_dword(HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_ADDR)
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_INM(m)      \
        in_dword_masked(HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_ADDR, m)
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_BAM_IRQ_UNMASKED_BMSK                         0x80000000
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_BAM_IRQ_UNMASKED_SHFT                               0x1f
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_P_IRQ_UNMASKED_BMSK                           0x7fffffff
#define HWIO_USB30_BAM_IRQ_SRCS_UNMASKED_P_IRQ_UNMASKED_SHFT                                  0x0

#define HWIO_USB30_BAM_P_CTRLn_ADDR(n)                                                 (USB30_BAM_REG_BASE      + 0x00013000 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_CTRLn_PHYS(n)                                                 (USB30_BAM_REG_BASE_PHYS + 0x00013000 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_CTRLn_OFFS(n)                                                 (USB30_BAM_REG_BASE_OFFS + 0x00013000 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_CTRLn_RMSK                                                      0x1f0ffa
#define HWIO_USB30_BAM_P_CTRLn_MAXn                                                             3
#define HWIO_USB30_BAM_P_CTRLn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_CTRLn_ADDR(n), HWIO_USB30_BAM_P_CTRLn_RMSK)
#define HWIO_USB30_BAM_P_CTRLn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_CTRLn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_CTRLn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_CTRLn_ADDR(n),val)
#define HWIO_USB30_BAM_P_CTRLn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_CTRLn_ADDR(n),mask,val,HWIO_USB30_BAM_P_CTRLn_INI(n))
#define HWIO_USB30_BAM_P_CTRLn_P_LOCK_GROUP_BMSK                                         0x1f0000
#define HWIO_USB30_BAM_P_CTRLn_P_LOCK_GROUP_SHFT                                             0x10
#define HWIO_USB30_BAM_P_CTRLn_P_WRITE_NWD_BMSK                                             0x800
#define HWIO_USB30_BAM_P_CTRLn_P_WRITE_NWD_SHFT                                               0xb
#define HWIO_USB30_BAM_P_CTRLn_P_PREFETCH_LIMIT_BMSK                                        0x600
#define HWIO_USB30_BAM_P_CTRLn_P_PREFETCH_LIMIT_SHFT                                          0x9
#define HWIO_USB30_BAM_P_CTRLn_P_AUTO_EOB_SEL_BMSK                                          0x180
#define HWIO_USB30_BAM_P_CTRLn_P_AUTO_EOB_SEL_SHFT                                            0x7
#define HWIO_USB30_BAM_P_CTRLn_P_AUTO_EOB_BMSK                                               0x40
#define HWIO_USB30_BAM_P_CTRLn_P_AUTO_EOB_SHFT                                                0x6
#define HWIO_USB30_BAM_P_CTRLn_P_SYS_MODE_BMSK                                               0x20
#define HWIO_USB30_BAM_P_CTRLn_P_SYS_MODE_SHFT                                                0x5
#define HWIO_USB30_BAM_P_CTRLn_P_SYS_STRM_BMSK                                               0x10
#define HWIO_USB30_BAM_P_CTRLn_P_SYS_STRM_SHFT                                                0x4
#define HWIO_USB30_BAM_P_CTRLn_P_DIRECTION_BMSK                                               0x8
#define HWIO_USB30_BAM_P_CTRLn_P_DIRECTION_SHFT                                               0x3
#define HWIO_USB30_BAM_P_CTRLn_P_EN_BMSK                                                      0x2
#define HWIO_USB30_BAM_P_CTRLn_P_EN_SHFT                                                      0x1

#define HWIO_USB30_BAM_P_RSTn_ADDR(n)                                                  (USB30_BAM_REG_BASE      + 0x00013004 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_RSTn_PHYS(n)                                                  (USB30_BAM_REG_BASE_PHYS + 0x00013004 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_RSTn_OFFS(n)                                                  (USB30_BAM_REG_BASE_OFFS + 0x00013004 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_RSTn_RMSK                                                            0x1
#define HWIO_USB30_BAM_P_RSTn_MAXn                                                              3
#define HWIO_USB30_BAM_P_RSTn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_RSTn_ADDR(n),val)
#define HWIO_USB30_BAM_P_RSTn_P_SW_RST_BMSK                                                   0x1
#define HWIO_USB30_BAM_P_RSTn_P_SW_RST_SHFT                                                   0x0

#define HWIO_USB30_BAM_P_HALTn_ADDR(n)                                                 (USB30_BAM_REG_BASE      + 0x00013008 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_HALTn_PHYS(n)                                                 (USB30_BAM_REG_BASE_PHYS + 0x00013008 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_HALTn_OFFS(n)                                                 (USB30_BAM_REG_BASE_OFFS + 0x00013008 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_HALTn_RMSK                                                          0x1f
#define HWIO_USB30_BAM_P_HALTn_MAXn                                                             3
#define HWIO_USB30_BAM_P_HALTn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_HALTn_ADDR(n), HWIO_USB30_BAM_P_HALTn_RMSK)
#define HWIO_USB30_BAM_P_HALTn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_HALTn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_HALTn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_HALTn_ADDR(n),val)
#define HWIO_USB30_BAM_P_HALTn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_HALTn_ADDR(n),mask,val,HWIO_USB30_BAM_P_HALTn_INI(n))
#define HWIO_USB30_BAM_P_HALTn_P_FORCE_DESC_FIFO_FULL_BMSK                                   0x10
#define HWIO_USB30_BAM_P_HALTn_P_FORCE_DESC_FIFO_FULL_SHFT                                    0x4
#define HWIO_USB30_BAM_P_HALTn_P_PIPE_EMPTY_BMSK                                              0x8
#define HWIO_USB30_BAM_P_HALTn_P_PIPE_EMPTY_SHFT                                              0x3
#define HWIO_USB30_BAM_P_HALTn_P_LAST_DESC_ZLT_BMSK                                           0x4
#define HWIO_USB30_BAM_P_HALTn_P_LAST_DESC_ZLT_SHFT                                           0x2
#define HWIO_USB30_BAM_P_HALTn_P_PROD_HALTED_BMSK                                             0x2
#define HWIO_USB30_BAM_P_HALTn_P_PROD_HALTED_SHFT                                             0x1
#define HWIO_USB30_BAM_P_HALTn_P_HALT_BMSK                                                    0x1
#define HWIO_USB30_BAM_P_HALTn_P_HALT_SHFT                                                    0x0

#define HWIO_USB30_BAM_P_IRQ_STTSn_ADDR(n)                                             (USB30_BAM_REG_BASE      + 0x00013010 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_IRQ_STTSn_PHYS(n)                                             (USB30_BAM_REG_BASE_PHYS + 0x00013010 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_IRQ_STTSn_OFFS(n)                                             (USB30_BAM_REG_BASE_OFFS + 0x00013010 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_IRQ_STTSn_RMSK                                                      0xff
#define HWIO_USB30_BAM_P_IRQ_STTSn_MAXn                                                         3
#define HWIO_USB30_BAM_P_IRQ_STTSn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_IRQ_STTSn_ADDR(n), HWIO_USB30_BAM_P_IRQ_STTSn_RMSK)
#define HWIO_USB30_BAM_P_IRQ_STTSn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_IRQ_STTSn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_HRESP_ERR_IRQ_BMSK                                      0x80
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_HRESP_ERR_IRQ_SHFT                                       0x7
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_PIPE_RST_ERROR_IRQ_BMSK                                 0x40
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_PIPE_RST_ERROR_IRQ_SHFT                                  0x6
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_TRNSFR_END_IRQ_BMSK                                     0x20
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_TRNSFR_END_IRQ_SHFT                                      0x5
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_ERR_IRQ_BMSK                                            0x10
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_ERR_IRQ_SHFT                                             0x4
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_OUT_OF_DESC_IRQ_BMSK                                     0x8
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_OUT_OF_DESC_IRQ_SHFT                                     0x3
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_WAKE_IRQ_BMSK                                            0x4
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_WAKE_IRQ_SHFT                                            0x2
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_TIMER_IRQ_BMSK                                           0x2
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_TIMER_IRQ_SHFT                                           0x1
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_PRCSD_DESC_IRQ_BMSK                                      0x1
#define HWIO_USB30_BAM_P_IRQ_STTSn_P_PRCSD_DESC_IRQ_SHFT                                      0x0

#define HWIO_USB30_BAM_P_IRQ_CLRn_ADDR(n)                                              (USB30_BAM_REG_BASE      + 0x00013014 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_IRQ_CLRn_PHYS(n)                                              (USB30_BAM_REG_BASE_PHYS + 0x00013014 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_IRQ_CLRn_OFFS(n)                                              (USB30_BAM_REG_BASE_OFFS + 0x00013014 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_IRQ_CLRn_RMSK                                                       0xff
#define HWIO_USB30_BAM_P_IRQ_CLRn_MAXn                                                          3
#define HWIO_USB30_BAM_P_IRQ_CLRn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_IRQ_CLRn_ADDR(n),val)
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_HRESP_ERR_CLR_BMSK                                       0x80
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_HRESP_ERR_CLR_SHFT                                        0x7
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_PIPE_RST_ERROR_CLR_BMSK                                  0x40
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_PIPE_RST_ERROR_CLR_SHFT                                   0x6
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_TRNSFR_END_CLR_BMSK                                      0x20
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_TRNSFR_END_CLR_SHFT                                       0x5
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_ERR_CLR_BMSK                                             0x10
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_ERR_CLR_SHFT                                              0x4
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_OUT_OF_DESC_CLR_BMSK                                      0x8
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_OUT_OF_DESC_CLR_SHFT                                      0x3
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_WAKE_CLR_BMSK                                             0x4
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_WAKE_CLR_SHFT                                             0x2
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_TIMER_CLR_BMSK                                            0x2
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_TIMER_CLR_SHFT                                            0x1
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_PRCSD_DESC_CLR_BMSK                                       0x1
#define HWIO_USB30_BAM_P_IRQ_CLRn_P_PRCSD_DESC_CLR_SHFT                                       0x0

#define HWIO_USB30_BAM_P_IRQ_ENn_ADDR(n)                                               (USB30_BAM_REG_BASE      + 0x00013018 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_IRQ_ENn_PHYS(n)                                               (USB30_BAM_REG_BASE_PHYS + 0x00013018 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_IRQ_ENn_OFFS(n)                                               (USB30_BAM_REG_BASE_OFFS + 0x00013018 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_IRQ_ENn_RMSK                                                        0xff
#define HWIO_USB30_BAM_P_IRQ_ENn_MAXn                                                           3
#define HWIO_USB30_BAM_P_IRQ_ENn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_IRQ_ENn_ADDR(n), HWIO_USB30_BAM_P_IRQ_ENn_RMSK)
#define HWIO_USB30_BAM_P_IRQ_ENn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_IRQ_ENn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_IRQ_ENn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_IRQ_ENn_ADDR(n),val)
#define HWIO_USB30_BAM_P_IRQ_ENn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_IRQ_ENn_ADDR(n),mask,val,HWIO_USB30_BAM_P_IRQ_ENn_INI(n))
#define HWIO_USB30_BAM_P_IRQ_ENn_P_HRESP_ERR_EN_BMSK                                         0x80
#define HWIO_USB30_BAM_P_IRQ_ENn_P_HRESP_ERR_EN_SHFT                                          0x7
#define HWIO_USB30_BAM_P_IRQ_ENn_P_PIPE_RST_ERROR_EN_BMSK                                    0x40
#define HWIO_USB30_BAM_P_IRQ_ENn_P_PIPE_RST_ERROR_EN_SHFT                                     0x6
#define HWIO_USB30_BAM_P_IRQ_ENn_P_TRNSFR_END_EN_BMSK                                        0x20
#define HWIO_USB30_BAM_P_IRQ_ENn_P_TRNSFR_END_EN_SHFT                                         0x5
#define HWIO_USB30_BAM_P_IRQ_ENn_P_ERR_EN_BMSK                                               0x10
#define HWIO_USB30_BAM_P_IRQ_ENn_P_ERR_EN_SHFT                                                0x4
#define HWIO_USB30_BAM_P_IRQ_ENn_P_OUT_OF_DESC_EN_BMSK                                        0x8
#define HWIO_USB30_BAM_P_IRQ_ENn_P_OUT_OF_DESC_EN_SHFT                                        0x3
#define HWIO_USB30_BAM_P_IRQ_ENn_P_WAKE_EN_BMSK                                               0x4
#define HWIO_USB30_BAM_P_IRQ_ENn_P_WAKE_EN_SHFT                                               0x2
#define HWIO_USB30_BAM_P_IRQ_ENn_P_TIMER_EN_BMSK                                              0x2
#define HWIO_USB30_BAM_P_IRQ_ENn_P_TIMER_EN_SHFT                                              0x1
#define HWIO_USB30_BAM_P_IRQ_ENn_P_PRCSD_DESC_EN_BMSK                                         0x1
#define HWIO_USB30_BAM_P_IRQ_ENn_P_PRCSD_DESC_EN_SHFT                                         0x0

#define HWIO_USB30_BAM_P_TIMERn_ADDR(n)                                                (USB30_BAM_REG_BASE      + 0x0001301c + 0x1000 * (n))
#define HWIO_USB30_BAM_P_TIMERn_PHYS(n)                                                (USB30_BAM_REG_BASE_PHYS + 0x0001301c + 0x1000 * (n))
#define HWIO_USB30_BAM_P_TIMERn_OFFS(n)                                                (USB30_BAM_REG_BASE_OFFS + 0x0001301c + 0x1000 * (n))
#define HWIO_USB30_BAM_P_TIMERn_RMSK                                                       0xffff
#define HWIO_USB30_BAM_P_TIMERn_MAXn                                                            3
#define HWIO_USB30_BAM_P_TIMERn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_TIMERn_ADDR(n), HWIO_USB30_BAM_P_TIMERn_RMSK)
#define HWIO_USB30_BAM_P_TIMERn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_TIMERn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_TIMERn_P_TIMER_BMSK                                               0xffff
#define HWIO_USB30_BAM_P_TIMERn_P_TIMER_SHFT                                                  0x0

#define HWIO_USB30_BAM_P_TIMER_CTRLn_ADDR(n)                                           (USB30_BAM_REG_BASE      + 0x00013020 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_TIMER_CTRLn_PHYS(n)                                           (USB30_BAM_REG_BASE_PHYS + 0x00013020 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_TIMER_CTRLn_OFFS(n)                                           (USB30_BAM_REG_BASE_OFFS + 0x00013020 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_TIMER_CTRLn_RMSK                                              0xe000ffff
#define HWIO_USB30_BAM_P_TIMER_CTRLn_MAXn                                                       3
#define HWIO_USB30_BAM_P_TIMER_CTRLn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_TIMER_CTRLn_ADDR(n), HWIO_USB30_BAM_P_TIMER_CTRLn_RMSK)
#define HWIO_USB30_BAM_P_TIMER_CTRLn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_TIMER_CTRLn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_TIMER_CTRLn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_TIMER_CTRLn_ADDR(n),val)
#define HWIO_USB30_BAM_P_TIMER_CTRLn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_TIMER_CTRLn_ADDR(n),mask,val,HWIO_USB30_BAM_P_TIMER_CTRLn_INI(n))
#define HWIO_USB30_BAM_P_TIMER_CTRLn_P_TIMER_RST_BMSK                                  0x80000000
#define HWIO_USB30_BAM_P_TIMER_CTRLn_P_TIMER_RST_SHFT                                        0x1f
#define HWIO_USB30_BAM_P_TIMER_CTRLn_P_TIMER_RUN_BMSK                                  0x40000000
#define HWIO_USB30_BAM_P_TIMER_CTRLn_P_TIMER_RUN_SHFT                                        0x1e
#define HWIO_USB30_BAM_P_TIMER_CTRLn_P_TIMER_MODE_BMSK                                 0x20000000
#define HWIO_USB30_BAM_P_TIMER_CTRLn_P_TIMER_MODE_SHFT                                       0x1d
#define HWIO_USB30_BAM_P_TIMER_CTRLn_P_TIMER_TRSHLD_BMSK                                   0xffff
#define HWIO_USB30_BAM_P_TIMER_CTRLn_P_TIMER_TRSHLD_SHFT                                      0x0

#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_ADDR(n)                                          (USB30_BAM_REG_BASE      + 0x00013024 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_PHYS(n)                                          (USB30_BAM_REG_BASE_PHYS + 0x00013024 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_OFFS(n)                                          (USB30_BAM_REG_BASE_OFFS + 0x00013024 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_RMSK                                              0x11fffff
#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_MAXn                                                      3
#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_PRDCR_SDBNDn_ADDR(n), HWIO_USB30_BAM_P_PRDCR_SDBNDn_RMSK)
#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_PRDCR_SDBNDn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_BAM_P_SB_UPDATED_BMSK                             0x1000000
#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_BAM_P_SB_UPDATED_SHFT                                  0x18
#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_BAM_P_TOGGLE_BMSK                                  0x100000
#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_BAM_P_TOGGLE_SHFT                                      0x14
#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_BAM_P_CTRL_BMSK                                     0xf0000
#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_BAM_P_CTRL_SHFT                                        0x10
#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_BAM_P_BYTES_FREE_BMSK                                0xffff
#define HWIO_USB30_BAM_P_PRDCR_SDBNDn_BAM_P_BYTES_FREE_SHFT                                   0x0

#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_ADDR(n)                                          (USB30_BAM_REG_BASE      + 0x00013028 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_PHYS(n)                                          (USB30_BAM_REG_BASE_PHYS + 0x00013028 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_OFFS(n)                                          (USB30_BAM_REG_BASE_OFFS + 0x00013028 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_RMSK                                             0x7fffffff
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_MAXn                                                      3
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_CNSMR_SDBNDn_ADDR(n), HWIO_USB30_BAM_P_CNSMR_SDBNDn_RMSK)
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_CNSMR_SDBNDn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE_BMSK          0x40000000
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE_SHFT                0x1e
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_ON_SUCCESS_CTRL_BMSK                   0x30000000
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_ON_SUCCESS_CTRL_SHFT                         0x1c
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_ON_SUCCESS_TOGGLE_BMSK                  0x8000000
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_ON_SUCCESS_TOGGLE_SHFT                       0x1b
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_SB_UPDATED_BMSK                             0x4000000
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_SB_UPDATED_SHFT                                  0x1a
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_NWD_TOGGLE_BMSK                             0x2000000
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_NWD_TOGGLE_SHFT                                  0x19
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_NWD_TOGGLE_R_BMSK                           0x1000000
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_NWD_TOGGLE_R_SHFT                                0x18
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_WAIT_4_ACK_BMSK                              0x800000
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_WAIT_4_ACK_SHFT                                  0x17
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_BMSK                              0x400000
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_SHFT                                  0x16
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_R_BMSK                            0x200000
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_R_SHFT                                0x15
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_TOGGLE_BMSK                                  0x100000
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_TOGGLE_SHFT                                      0x14
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_CTRL_BMSK                                     0xf0000
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_CTRL_SHFT                                        0x10
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_BYTES_AVAIL_BMSK                               0xffff
#define HWIO_USB30_BAM_P_CNSMR_SDBNDn_BAM_P_BYTES_AVAIL_SHFT                                  0x0

#define HWIO_USB30_BAM_P_SW_OFSTSn_ADDR(n)                                             (USB30_BAM_REG_BASE      + 0x00013800 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_SW_OFSTSn_PHYS(n)                                             (USB30_BAM_REG_BASE_PHYS + 0x00013800 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_SW_OFSTSn_OFFS(n)                                             (USB30_BAM_REG_BASE_OFFS + 0x00013800 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_SW_OFSTSn_RMSK                                                0xffffffff
#define HWIO_USB30_BAM_P_SW_OFSTSn_MAXn                                                         3
#define HWIO_USB30_BAM_P_SW_OFSTSn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_SW_OFSTSn_ADDR(n), HWIO_USB30_BAM_P_SW_OFSTSn_RMSK)
#define HWIO_USB30_BAM_P_SW_OFSTSn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_SW_OFSTSn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_SW_OFSTSn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_SW_OFSTSn_ADDR(n),val)
#define HWIO_USB30_BAM_P_SW_OFSTSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_SW_OFSTSn_ADDR(n),mask,val,HWIO_USB30_BAM_P_SW_OFSTSn_INI(n))
#define HWIO_USB30_BAM_P_SW_OFSTSn_SW_OFST_IN_DESC_BMSK                                0xffff0000
#define HWIO_USB30_BAM_P_SW_OFSTSn_SW_OFST_IN_DESC_SHFT                                      0x10
#define HWIO_USB30_BAM_P_SW_OFSTSn_SW_DESC_OFST_BMSK                                       0xffff
#define HWIO_USB30_BAM_P_SW_OFSTSn_SW_DESC_OFST_SHFT                                          0x0

#define HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n)                                      (USB30_BAM_REG_BASE      + 0x00013804 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_PHYS(n)                                      (USB30_BAM_REG_BASE_PHYS + 0x00013804 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_OFFS(n)                                      (USB30_BAM_REG_BASE_OFFS + 0x00013804 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_RMSK                                         0xffffffff
#define HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_MAXn                                                  3
#define HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n), HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_RMSK)
#define HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n), mask)
#define HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n),val)
#define HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n),mask,val,HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_INI(n))
#define HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_AU_PSM_ACCUMED_BMSK                          0xffff0000
#define HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_AU_PSM_ACCUMED_SHFT                                0x10
#define HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_AU_ACKED_BMSK                                    0xffff
#define HWIO_USB30_BAM_P_AU_PSM_CNTXT_1_n_AU_ACKED_SHFT                                       0x0

#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_ADDR(n)                                         (USB30_BAM_REG_BASE      + 0x00013808 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PHYS(n)                                         (USB30_BAM_REG_BASE_PHYS + 0x00013808 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_OFFS(n)                                         (USB30_BAM_REG_BASE_OFFS + 0x00013808 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_RMSK                                            0xffffffff
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_MAXn                                                     3
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_PSM_CNTXT_2_n_ADDR(n), HWIO_USB30_BAM_P_PSM_CNTXT_2_n_RMSK)
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_PSM_CNTXT_2_n_ADDR(n), mask)
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_PSM_CNTXT_2_n_ADDR(n),val)
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_PSM_CNTXT_2_n_ADDR(n),mask,val,HWIO_USB30_BAM_P_PSM_CNTXT_2_n_INI(n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_DESC_VALID_BMSK                             0x80000000
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_DESC_VALID_SHFT                                   0x1f
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_BMSK                               0x40000000
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_SHFT                                     0x1e
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_DONE_BMSK                          0x20000000
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_DONE_SHFT                                0x1d
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_GENERAL_BITS_BMSK                           0x1e000000
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_GENERAL_BITS_SHFT                                 0x19
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_CONS_STATE_BMSK                              0x1c00000
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_CONS_STATE_SHFT                                   0x16
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_PROD_SYS_STATE_BMSK                           0x380000
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_PROD_SYS_STATE_SHFT                               0x13
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_PROD_B2B_STATE_BMSK                            0x70000
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_PROD_B2B_STATE_SHFT                               0x10
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_DESC_SIZE_BMSK                                  0xffff
#define HWIO_USB30_BAM_P_PSM_CNTXT_2_n_PSM_DESC_SIZE_SHFT                                     0x0

#define HWIO_USB30_BAM_P_PSM_CNTXT_3_n_ADDR(n)                                         (USB30_BAM_REG_BASE      + 0x0001380c + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_n_PHYS(n)                                         (USB30_BAM_REG_BASE_PHYS + 0x0001380c + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_n_OFFS(n)                                         (USB30_BAM_REG_BASE_OFFS + 0x0001380c + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_n_RMSK                                            0xffffffff
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_n_MAXn                                                     3
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_n_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_PSM_CNTXT_3_n_ADDR(n), HWIO_USB30_BAM_P_PSM_CNTXT_3_n_RMSK)
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_n_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_PSM_CNTXT_3_n_ADDR(n), mask)
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_n_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_PSM_CNTXT_3_n_ADDR(n),val)
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_PSM_CNTXT_3_n_ADDR(n),mask,val,HWIO_USB30_BAM_P_PSM_CNTXT_3_n_INI(n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_n_PSM_DESC_ADDR_BMSK                              0xffffffff
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_n_PSM_DESC_ADDR_SHFT                                     0x0

#define HWIO_USB30_BAM_P_PSM_CNTXT_4_n_ADDR(n)                                         (USB30_BAM_REG_BASE      + 0x00013810 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_4_n_PHYS(n)                                         (USB30_BAM_REG_BASE_PHYS + 0x00013810 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_4_n_OFFS(n)                                         (USB30_BAM_REG_BASE_OFFS + 0x00013810 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_4_n_RMSK                                            0xffffffff
#define HWIO_USB30_BAM_P_PSM_CNTXT_4_n_MAXn                                                     3
#define HWIO_USB30_BAM_P_PSM_CNTXT_4_n_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_PSM_CNTXT_4_n_ADDR(n), HWIO_USB30_BAM_P_PSM_CNTXT_4_n_RMSK)
#define HWIO_USB30_BAM_P_PSM_CNTXT_4_n_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_PSM_CNTXT_4_n_ADDR(n), mask)
#define HWIO_USB30_BAM_P_PSM_CNTXT_4_n_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_PSM_CNTXT_4_n_ADDR(n),val)
#define HWIO_USB30_BAM_P_PSM_CNTXT_4_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_PSM_CNTXT_4_n_ADDR(n),mask,val,HWIO_USB30_BAM_P_PSM_CNTXT_4_n_INI(n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_4_n_PSM_DESC_OFST_BMSK                              0xffff0000
#define HWIO_USB30_BAM_P_PSM_CNTXT_4_n_PSM_DESC_OFST_SHFT                                    0x10
#define HWIO_USB30_BAM_P_PSM_CNTXT_4_n_PSM_SAVED_ACCUMED_SIZE_BMSK                         0xffff
#define HWIO_USB30_BAM_P_PSM_CNTXT_4_n_PSM_SAVED_ACCUMED_SIZE_SHFT                            0x0

#define HWIO_USB30_BAM_P_PSM_CNTXT_5_n_ADDR(n)                                         (USB30_BAM_REG_BASE      + 0x00013814 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_5_n_PHYS(n)                                         (USB30_BAM_REG_BASE_PHYS + 0x00013814 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_5_n_OFFS(n)                                         (USB30_BAM_REG_BASE_OFFS + 0x00013814 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_5_n_RMSK                                            0xffffffff
#define HWIO_USB30_BAM_P_PSM_CNTXT_5_n_MAXn                                                     3
#define HWIO_USB30_BAM_P_PSM_CNTXT_5_n_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_PSM_CNTXT_5_n_ADDR(n), HWIO_USB30_BAM_P_PSM_CNTXT_5_n_RMSK)
#define HWIO_USB30_BAM_P_PSM_CNTXT_5_n_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_PSM_CNTXT_5_n_ADDR(n), mask)
#define HWIO_USB30_BAM_P_PSM_CNTXT_5_n_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_PSM_CNTXT_5_n_ADDR(n),val)
#define HWIO_USB30_BAM_P_PSM_CNTXT_5_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_PSM_CNTXT_5_n_ADDR(n),mask,val,HWIO_USB30_BAM_P_PSM_CNTXT_5_n_INI(n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_5_n_PSM_BLOCK_BYTE_CNT_BMSK                         0xffff0000
#define HWIO_USB30_BAM_P_PSM_CNTXT_5_n_PSM_BLOCK_BYTE_CNT_SHFT                               0x10
#define HWIO_USB30_BAM_P_PSM_CNTXT_5_n_PSM_OFST_IN_DESC_BMSK                               0xffff
#define HWIO_USB30_BAM_P_PSM_CNTXT_5_n_PSM_OFST_IN_DESC_SHFT                                  0x0

#define HWIO_USB30_BAM_P_EVNT_REGn_ADDR(n)                                             (USB30_BAM_REG_BASE      + 0x00013818 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_REGn_PHYS(n)                                             (USB30_BAM_REG_BASE_PHYS + 0x00013818 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_REGn_OFFS(n)                                             (USB30_BAM_REG_BASE_OFFS + 0x00013818 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_REGn_RMSK                                                0xffffffff
#define HWIO_USB30_BAM_P_EVNT_REGn_MAXn                                                         3
#define HWIO_USB30_BAM_P_EVNT_REGn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_EVNT_REGn_ADDR(n), HWIO_USB30_BAM_P_EVNT_REGn_RMSK)
#define HWIO_USB30_BAM_P_EVNT_REGn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_EVNT_REGn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_EVNT_REGn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_EVNT_REGn_ADDR(n),val)
#define HWIO_USB30_BAM_P_EVNT_REGn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_EVNT_REGn_ADDR(n),mask,val,HWIO_USB30_BAM_P_EVNT_REGn_INI(n))
#define HWIO_USB30_BAM_P_EVNT_REGn_P_BYTES_CONSUMED_BMSK                               0xffff0000
#define HWIO_USB30_BAM_P_EVNT_REGn_P_BYTES_CONSUMED_SHFT                                     0x10
#define HWIO_USB30_BAM_P_EVNT_REGn_P_DESC_FIFO_PEER_OFST_BMSK                              0xffff
#define HWIO_USB30_BAM_P_EVNT_REGn_P_DESC_FIFO_PEER_OFST_SHFT                                 0x0

#define HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_ADDR(n)                                       (USB30_BAM_REG_BASE      + 0x0001381c + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_PHYS(n)                                       (USB30_BAM_REG_BASE_PHYS + 0x0001381c + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_OFFS(n)                                       (USB30_BAM_REG_BASE_OFFS + 0x0001381c + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_RMSK                                          0xffffffff
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_MAXn                                                   3
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_ADDR(n), HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_RMSK)
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_ADDR(n),val)
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_ADDR(n),mask,val,HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_INI(n))
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_P_DESC_FIFO_ADDR_BMSK                         0xffffffff
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDRn_P_DESC_FIFO_ADDR_SHFT                                0x0

#define HWIO_USB30_BAM_P_FIFO_SIZESn_ADDR(n)                                           (USB30_BAM_REG_BASE      + 0x00013820 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_FIFO_SIZESn_PHYS(n)                                           (USB30_BAM_REG_BASE_PHYS + 0x00013820 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_FIFO_SIZESn_OFFS(n)                                           (USB30_BAM_REG_BASE_OFFS + 0x00013820 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_FIFO_SIZESn_RMSK                                              0xffffffff
#define HWIO_USB30_BAM_P_FIFO_SIZESn_MAXn                                                       3
#define HWIO_USB30_BAM_P_FIFO_SIZESn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_FIFO_SIZESn_ADDR(n), HWIO_USB30_BAM_P_FIFO_SIZESn_RMSK)
#define HWIO_USB30_BAM_P_FIFO_SIZESn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_FIFO_SIZESn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_FIFO_SIZESn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_FIFO_SIZESn_ADDR(n),val)
#define HWIO_USB30_BAM_P_FIFO_SIZESn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_FIFO_SIZESn_ADDR(n),mask,val,HWIO_USB30_BAM_P_FIFO_SIZESn_INI(n))
#define HWIO_USB30_BAM_P_FIFO_SIZESn_P_DATA_FIFO_SIZE_BMSK                             0xffff0000
#define HWIO_USB30_BAM_P_FIFO_SIZESn_P_DATA_FIFO_SIZE_SHFT                                   0x10
#define HWIO_USB30_BAM_P_FIFO_SIZESn_P_DESC_FIFO_SIZE_BMSK                                 0xffff
#define HWIO_USB30_BAM_P_FIFO_SIZESn_P_DESC_FIFO_SIZE_SHFT                                    0x0

#define HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_ADDR(n)                                       (USB30_BAM_REG_BASE      + 0x00013824 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_PHYS(n)                                       (USB30_BAM_REG_BASE_PHYS + 0x00013824 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_OFFS(n)                                       (USB30_BAM_REG_BASE_OFFS + 0x00013824 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_RMSK                                          0xffffffff
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_MAXn                                                   3
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_ADDR(n), HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_RMSK)
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_ADDR(n),val)
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_ADDR(n),mask,val,HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_INI(n))
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_P_DATA_FIFO_ADDR_BMSK                         0xffffffff
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDRn_P_DATA_FIFO_ADDR_SHFT                                0x0

#define HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n)                                      (USB30_BAM_REG_BASE      + 0x00013828 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_PHYS(n)                                      (USB30_BAM_REG_BASE_PHYS + 0x00013828 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_OFFS(n)                                      (USB30_BAM_REG_BASE_OFFS + 0x00013828 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_RMSK                                             0xffff
#define HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_MAXn                                                  3
#define HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n), HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_RMSK)
#define HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n),val)
#define HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n),mask,val,HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_INI(n))
#define HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_P_TRSHLD_BMSK                                    0xffff
#define HWIO_USB30_BAM_P_EVNT_GEN_TRSHLDn_P_TRSHLD_SHFT                                       0x0

#define HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_ADDR(n)                                       (USB30_BAM_REG_BASE      + 0x0001382c + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_PHYS(n)                                       (USB30_BAM_REG_BASE_PHYS + 0x0001382c + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_OFFS(n)                                       (USB30_BAM_REG_BASE_OFFS + 0x0001382c + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_RMSK                                          0xffffffff
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_MAXn                                                   3
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_ADDR(n), HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_RMSK)
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_ADDR(n),val)
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_ADDR(n),mask,val,HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_INI(n))
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_P_EVNT_DEST_ADDR_BMSK                         0xffffffff
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDRn_P_EVNT_DEST_ADDR_SHFT                                0x0

#define HWIO_USB30_BAM_P_DF_CNTXT_n_ADDR(n)                                            (USB30_BAM_REG_BASE      + 0x00013830 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DF_CNTXT_n_PHYS(n)                                            (USB30_BAM_REG_BASE_PHYS + 0x00013830 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DF_CNTXT_n_OFFS(n)                                            (USB30_BAM_REG_BASE_OFFS + 0x00013830 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DF_CNTXT_n_RMSK                                               0xffffffff
#define HWIO_USB30_BAM_P_DF_CNTXT_n_MAXn                                                        3
#define HWIO_USB30_BAM_P_DF_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_DF_CNTXT_n_ADDR(n), HWIO_USB30_BAM_P_DF_CNTXT_n_RMSK)
#define HWIO_USB30_BAM_P_DF_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_DF_CNTXT_n_ADDR(n), mask)
#define HWIO_USB30_BAM_P_DF_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_DF_CNTXT_n_ADDR(n),val)
#define HWIO_USB30_BAM_P_DF_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_DF_CNTXT_n_ADDR(n),mask,val,HWIO_USB30_BAM_P_DF_CNTXT_n_INI(n))
#define HWIO_USB30_BAM_P_DF_CNTXT_n_WB_ACCUMULATED_BMSK                                0xffff0000
#define HWIO_USB30_BAM_P_DF_CNTXT_n_WB_ACCUMULATED_SHFT                                      0x10
#define HWIO_USB30_BAM_P_DF_CNTXT_n_DF_DESC_OFST_BMSK                                      0xffff
#define HWIO_USB30_BAM_P_DF_CNTXT_n_DF_DESC_OFST_SHFT                                         0x0

#define HWIO_USB30_BAM_P_RETR_CNTXT_n_ADDR(n)                                          (USB30_BAM_REG_BASE      + 0x00013834 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_RETR_CNTXT_n_PHYS(n)                                          (USB30_BAM_REG_BASE_PHYS + 0x00013834 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_RETR_CNTXT_n_OFFS(n)                                          (USB30_BAM_REG_BASE_OFFS + 0x00013834 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_RETR_CNTXT_n_RMSK                                             0xffffffff
#define HWIO_USB30_BAM_P_RETR_CNTXT_n_MAXn                                                      3
#define HWIO_USB30_BAM_P_RETR_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_RETR_CNTXT_n_ADDR(n), HWIO_USB30_BAM_P_RETR_CNTXT_n_RMSK)
#define HWIO_USB30_BAM_P_RETR_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_RETR_CNTXT_n_ADDR(n), mask)
#define HWIO_USB30_BAM_P_RETR_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_RETR_CNTXT_n_ADDR(n),val)
#define HWIO_USB30_BAM_P_RETR_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_RETR_CNTXT_n_ADDR(n),mask,val,HWIO_USB30_BAM_P_RETR_CNTXT_n_INI(n))
#define HWIO_USB30_BAM_P_RETR_CNTXT_n_RETR_DESC_OFST_BMSK                              0xffff0000
#define HWIO_USB30_BAM_P_RETR_CNTXT_n_RETR_DESC_OFST_SHFT                                    0x10
#define HWIO_USB30_BAM_P_RETR_CNTXT_n_RETR_OFST_IN_DESC_BMSK                               0xffff
#define HWIO_USB30_BAM_P_RETR_CNTXT_n_RETR_OFST_IN_DESC_SHFT                                  0x0

#define HWIO_USB30_BAM_P_SI_CNTXT_n_ADDR(n)                                            (USB30_BAM_REG_BASE      + 0x00013838 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_SI_CNTXT_n_PHYS(n)                                            (USB30_BAM_REG_BASE_PHYS + 0x00013838 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_SI_CNTXT_n_OFFS(n)                                            (USB30_BAM_REG_BASE_OFFS + 0x00013838 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_SI_CNTXT_n_RMSK                                                   0xffff
#define HWIO_USB30_BAM_P_SI_CNTXT_n_MAXn                                                        3
#define HWIO_USB30_BAM_P_SI_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_SI_CNTXT_n_ADDR(n), HWIO_USB30_BAM_P_SI_CNTXT_n_RMSK)
#define HWIO_USB30_BAM_P_SI_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_SI_CNTXT_n_ADDR(n), mask)
#define HWIO_USB30_BAM_P_SI_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_SI_CNTXT_n_ADDR(n),val)
#define HWIO_USB30_BAM_P_SI_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_SI_CNTXT_n_ADDR(n),mask,val,HWIO_USB30_BAM_P_SI_CNTXT_n_INI(n))
#define HWIO_USB30_BAM_P_SI_CNTXT_n_SI_DESC_OFST_BMSK                                      0xffff
#define HWIO_USB30_BAM_P_SI_CNTXT_n_SI_DESC_OFST_SHFT                                         0x0

#define HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_ADDR(n)                                      (USB30_BAM_REG_BASE      + 0x00013900 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_PHYS(n)                                      (USB30_BAM_REG_BASE_PHYS + 0x00013900 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_OFFS(n)                                      (USB30_BAM_REG_BASE_OFFS + 0x00013900 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_RMSK                                         0xffffffff
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_MAXn                                                  3
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_ADDR(n), HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_RMSK)
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_ADDR(n),val)
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_ADDR(n),mask,val,HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_INI(n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_PSM_DESC_ADDR_BMSK                           0xffffffff
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_LSBn_PSM_DESC_ADDR_SHFT                                  0x0

#define HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_ADDR(n)                                      (USB30_BAM_REG_BASE      + 0x00013904 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_PHYS(n)                                      (USB30_BAM_REG_BASE_PHYS + 0x00013904 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_OFFS(n)                                      (USB30_BAM_REG_BASE_OFFS + 0x00013904 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_RMSK                                                0xf
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_MAXn                                                  3
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_ADDR(n), HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_RMSK)
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_ADDR(n),val)
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_ADDR(n),mask,val,HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_INI(n))
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_PSM_DESC_ADDR_BMSK                                  0xf
#define HWIO_USB30_BAM_P_PSM_CNTXT_3_MSBn_PSM_DESC_ADDR_SHFT                                  0x0

#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_ADDR(n)                                   (USB30_BAM_REG_BASE      + 0x00013910 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_PHYS(n)                                   (USB30_BAM_REG_BASE_PHYS + 0x00013910 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_OFFS(n)                                   (USB30_BAM_REG_BASE_OFFS + 0x00013910 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_RMSK                                      0xffffffff
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_MAXn                                               3
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_ADDR(n), HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_RMSK)
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_ADDR(n),val)
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_ADDR(n),mask,val,HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_INI(n))
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_P_DESC_FIFO_ADDR_BMSK                     0xffffffff
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_LSBn_P_DESC_FIFO_ADDR_SHFT                            0x0

#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_ADDR(n)                                   (USB30_BAM_REG_BASE      + 0x00013914 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_PHYS(n)                                   (USB30_BAM_REG_BASE_PHYS + 0x00013914 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_OFFS(n)                                   (USB30_BAM_REG_BASE_OFFS + 0x00013914 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_RMSK                                             0xf
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_MAXn                                               3
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_ADDR(n), HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_RMSK)
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_ADDR(n),val)
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_ADDR(n),mask,val,HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_INI(n))
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_P_DESC_FIFO_ADDR_BMSK                            0xf
#define HWIO_USB30_BAM_P_DESC_FIFO_ADDR_MSBn_P_DESC_FIFO_ADDR_SHFT                            0x0

#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_ADDR(n)                                   (USB30_BAM_REG_BASE      + 0x00013920 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_PHYS(n)                                   (USB30_BAM_REG_BASE_PHYS + 0x00013920 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_OFFS(n)                                   (USB30_BAM_REG_BASE_OFFS + 0x00013920 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_RMSK                                      0xffffffff
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_MAXn                                               3
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_ADDR(n), HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_RMSK)
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_ADDR(n),val)
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_ADDR(n),mask,val,HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_INI(n))
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_P_DATA_FIFO_ADDR_BMSK                     0xffffffff
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_LSBn_P_DATA_FIFO_ADDR_SHFT                            0x0

#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_ADDR(n)                                   (USB30_BAM_REG_BASE      + 0x00013924 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_PHYS(n)                                   (USB30_BAM_REG_BASE_PHYS + 0x00013924 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_OFFS(n)                                   (USB30_BAM_REG_BASE_OFFS + 0x00013924 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_RMSK                                             0xf
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_MAXn                                               3
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_ADDR(n), HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_RMSK)
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_ADDR(n),val)
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_ADDR(n),mask,val,HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_INI(n))
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_P_DATA_FIFO_ADDR_BMSK                            0xf
#define HWIO_USB30_BAM_P_DATA_FIFO_ADDR_MSBn_P_DATA_FIFO_ADDR_SHFT                            0x0

#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_ADDR(n)                                   (USB30_BAM_REG_BASE      + 0x00013930 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_PHYS(n)                                   (USB30_BAM_REG_BASE_PHYS + 0x00013930 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_OFFS(n)                                   (USB30_BAM_REG_BASE_OFFS + 0x00013930 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_RMSK                                      0xffffffff
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_MAXn                                               3
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_ADDR(n), HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_RMSK)
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_ADDR(n),val)
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_ADDR(n),mask,val,HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_INI(n))
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_P_EVNT_DEST_ADDR_BMSK                     0xffffffff
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_LSBn_P_EVNT_DEST_ADDR_SHFT                            0x0

#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_ADDR(n)                                   (USB30_BAM_REG_BASE      + 0x00013934 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_PHYS(n)                                   (USB30_BAM_REG_BASE_PHYS + 0x00013934 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_OFFS(n)                                   (USB30_BAM_REG_BASE_OFFS + 0x00013934 + 0x1000 * (n))
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_RMSK                                             0xf
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_MAXn                                               3
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_INI(n)        \
        in_dword_masked(HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_ADDR(n), HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_RMSK)
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_ADDR(n), mask)
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_OUTI(n,val)    \
        out_dword(HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_ADDR(n),val)
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_ADDR(n),mask,val,HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_INI(n))
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_P_EVNT_DEST_ADDR_BMSK                            0xf
#define HWIO_USB30_BAM_P_EVNT_DEST_ADDR_MSBn_P_EVNT_DEST_ADDR_SHFT                            0x0

/*----------------------------------------------------------------------------
 * MODULE: DWC_USB3
 *--------------------------------------------------------------------------*/

#define DWC_USB3_REG_BASE                                                                     (USB20S_BASE      + 0x00000000)
#define DWC_USB3_REG_BASE_SIZE                                                                0xcd00
#define DWC_USB3_REG_BASE_USED                                                                0xca00
#define DWC_USB3_REG_BASE_PHYS                                                                (USB20S_BASE_PHYS + 0x00000000)
#define DWC_USB3_REG_BASE_OFFS                                                                0x00000000

#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ADDR(p)                                           (DWC_USB3_REG_BASE      + 0x0000c200 + 0x4 * (p))
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_PHYS(p)                                           (DWC_USB3_REG_BASE_PHYS + 0x0000c200 + 0x4 * (p))
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_OFFS(p)                                           (DWC_USB3_REG_BASE_OFFS + 0x0000c200 + 0x4 * (p))
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_RMSK                                              0xfdfebfff
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_MAXp                                                       0
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_INI(p)        \
        in_dword_masked(HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ADDR(p), HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_RMSK)
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_INMI(p,mask)    \
        in_dword_masked(HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ADDR(p), mask)
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_OUTI(p,val)    \
        out_dword(HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ADDR(p),val)
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ADDR(p),mask,val,HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_INI(p))
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_PHYSOFTRST_BMSK                                   0x80000000
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_PHYSOFTRST_SHFT                                         0x1f
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_U2_FREECLK_EXISTS_BMSK                            0x40000000
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_U2_FREECLK_EXISTS_SHFT                                  0x1e
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ULPI_LPM_WITH_OPMODE_CHK_BMSK                     0x20000000
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ULPI_LPM_WITH_OPMODE_CHK_SHFT                           0x1d
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_HSIC_CON_WIDTH_ADJ_BMSK                           0x18000000
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_HSIC_CON_WIDTH_ADJ_SHFT                                 0x1b
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_INV_SEL_HSIC_BMSK                                  0x4000000
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_INV_SEL_HSIC_SHFT                                       0x1a
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_LSTRD_BMSK                                         0x1c00000
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_LSTRD_SHFT                                              0x16
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_LSIPD_BMSK                                          0x380000
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_LSIPD_SHFT                                              0x13
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ULPIEXTVBUSINDIACTOR_BMSK                            0x40000
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ULPIEXTVBUSINDIACTOR_SHFT                               0x12
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ULPIEXTVBUSDRV_BMSK                                  0x20000
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ULPIEXTVBUSDRV_SHFT                                     0x11
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ULPIAUTORES_BMSK                                      0x8000
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ULPIAUTORES_SHFT                                         0xf
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_USBTRDTIM_BMSK                                        0x3c00
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_USBTRDTIM_SHFT                                           0xa
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_XCVRDLY_BMSK                                           0x200
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_XCVRDLY_SHFT                                             0x9
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ENBLSLPM_BMSK                                          0x100
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ENBLSLPM_SHFT                                            0x8
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_PHYSEL_BMSK                                             0x80
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_PHYSEL_SHFT                                              0x7
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_SUSPENDUSB20_BMSK                                       0x40
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_SUSPENDUSB20_SHFT                                        0x6
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_FSINTF_BMSK                                             0x20
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_FSINTF_SHFT                                              0x5
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ULPI_UTMI_SEL_BMSK                                      0x10
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_ULPI_UTMI_SEL_SHFT                                       0x4
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_PHYIF_BMSK                                               0x8
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_PHYIF_SHFT                                               0x3
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_TOUTCAL_BMSK                                             0x7
#define HWIO_GUSB2PHYCFG_REGS_p_GUSB2PHYCFG_TOUTCAL_SHFT                                             0x0

#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_ADDR(p)                                      (DWC_USB3_REG_BASE      + 0x0000c280 + 0x4 * (p))
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_PHYS(p)                                      (DWC_USB3_REG_BASE_PHYS + 0x0000c280 + 0x4 * (p))
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_OFFS(p)                                      (DWC_USB3_REG_BASE_OFFS + 0x0000c280 + 0x4 * (p))
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_RMSK                                          0x7ffffff
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_MAXp                                                  0
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_INI(p)        \
        in_dword_masked(HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_ADDR(p), HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_RMSK)
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_INMI(p,mask)    \
        in_dword_masked(HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_ADDR(p), mask)
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_DISUIPIDRVR_BMSK                              0x4000000
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_DISUIPIDRVR_SHFT                                   0x1a
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_NEWREGREQ_BMSK                                0x2000000
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_NEWREGREQ_SHFT                                     0x19
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_VSTSDONE_BMSK                                 0x1000000
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_VSTSDONE_SHFT                                      0x18
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_VSTSBSY_BMSK                                   0x800000
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_VSTSBSY_SHFT                                       0x17
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_REGWR_BMSK                                     0x400000
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_REGWR_SHFT                                         0x16
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_REGADDR_BMSK                                   0x3f0000
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_REGADDR_SHFT                                       0x10
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_EXTREGADDR_BMSK                                  0xff00
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_EXTREGADDR_SHFT                                     0x8
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_REGDATA_BMSK                                       0xff
#define HWIO_GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI_REGDATA_SHFT                                        0x0

#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_ADDR(p)                                         (DWC_USB3_REG_BASE      + 0x0000c2c0 + 0x4 * (p))
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_PHYS(p)                                         (DWC_USB3_REG_BASE_PHYS + 0x0000c2c0 + 0x4 * (p))
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_OFFS(p)                                         (DWC_USB3_REG_BASE_OFFS + 0x0000c2c0 + 0x4 * (p))
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_RMSK                                            0xffffffff
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_MAXp                                                     0
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_INI(p)        \
        in_dword_masked(HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_ADDR(p), HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_RMSK)
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_INMI(p,mask)    \
        in_dword_masked(HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_ADDR(p), mask)
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_OUTI(p,val)    \
        out_dword(HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_ADDR(p),val)
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_ADDR(p),mask,val,HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_INI(p))
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_PHYSOFTRST_BMSK                                 0x80000000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_PHYSOFTRST_SHFT                                       0x1f
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_HSTPRTCMPL_BMSK                                 0x40000000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_HSTPRTCMPL_SHFT                                       0x1e
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_U2P3OK_BMSK                                     0x20000000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_U2P3OK_SHFT                                           0x1d
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_DISRXDETP3_BMSK                                 0x10000000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_DISRXDETP3_SHFT                                       0x1c
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_UX_EXIT_IN_PX_BMSK                               0x8000000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_UX_EXIT_IN_PX_SHFT                                    0x1b
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_PING_ENHANCEMENT_EN_BMSK                         0x4000000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_PING_ENHANCEMENT_EN_SHFT                              0x1a
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_U1U2EXITFAIL_TO_RECOV_BMSK                       0x2000000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_U1U2EXITFAIL_TO_RECOV_SHFT                            0x19
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_REQUEST_P1P2P3_BMSK                              0x1000000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_REQUEST_P1P2P3_SHFT                                   0x18
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_STARTRXDETU3RXDET_BMSK                            0x800000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_STARTRXDETU3RXDET_SHFT                                0x17
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_DISRXDETU3RXDET_BMSK                              0x400000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_DISRXDETU3RXDET_SHFT                                  0x16
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_DELAYP1P2P3_BMSK                                  0x380000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_DELAYP1P2P3_SHFT                                      0x13
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_DELAYP1TRANS_BMSK                                  0x40000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_DELAYP1TRANS_SHFT                                     0x12
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_SUSPENDENABLE_BMSK                                 0x20000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_SUSPENDENABLE_SHFT                                    0x11
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_DATWIDTH_BMSK                                      0x18000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_DATWIDTH_SHFT                                          0xf
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_ABORTRXDETINU2_BMSK                                 0x4000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_ABORTRXDETINU2_SHFT                                    0xe
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_SKIPRXDET_BMSK                                      0x2000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_SKIPRXDET_SHFT                                         0xd
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_LFPSP0ALGN_BMSK                                     0x1000
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_LFPSP0ALGN_SHFT                                        0xc
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_P3P2TRANOK_BMSK                                      0x800
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_P3P2TRANOK_SHFT                                        0xb
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_P3EXSIGP2_BMSK                                       0x400
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_P3EXSIGP2_SHFT                                         0xa
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_LFPSFILTER_BMSK                                      0x200
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_LFPSFILTER_SHFT                                        0x9
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_RX_DETECT_TO_POLLING_LFPS_CONTROL_BMSK               0x100
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_RX_DETECT_TO_POLLING_LFPS_CONTROL_SHFT                 0x8
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_SSICEN_BMSK                                           0x80
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_SSICEN_SHFT                                            0x7
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_TX_SWING_BMSK                                         0x40
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_TX_SWING_SHFT                                          0x6
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_TX_MARGIN_BMSK                                        0x38
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_TX_MARGIN_SHFT                                         0x3
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_SS_TX_DE_EMPHASIS_BMSK                                 0x6
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_SS_TX_DE_EMPHASIS_SHFT                                 0x1
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_ELASTIC_BUFFER_MODE_BMSK                               0x1
#define HWIO_GUSB3PIPECTL_REGS_p_GUSB3PIPECTL_ELASTIC_BUFFER_MODE_SHFT                               0x0

#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_ADDR(p)                                            (DWC_USB3_REG_BASE      + 0x0000c300 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_PHYS(p)                                            (DWC_USB3_REG_BASE_PHYS + 0x0000c300 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_OFFS(p)                                            (DWC_USB3_REG_BASE_OFFS + 0x0000c300 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_RMSK                                               0xffffffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_MAXp                                                        0
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_INI(p)        \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_ADDR(p), HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_RMSK)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_INMI(p,mask)    \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_ADDR(p), mask)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_OUTI(p,val)    \
        out_dword(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_ADDR(p),val)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_ADDR(p),mask,val,HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_INI(p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_TXFSTADDR_N_BMSK                                   0xffff0000
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_TXFSTADDR_N_SHFT                                         0x10
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_TXFDEP_N_BMSK                                          0xffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0_TXFDEP_N_SHFT                                             0x0

#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_ADDR(p)                                            (DWC_USB3_REG_BASE      + 0x0000c304 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_PHYS(p)                                            (DWC_USB3_REG_BASE_PHYS + 0x0000c304 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_OFFS(p)                                            (DWC_USB3_REG_BASE_OFFS + 0x0000c304 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_RMSK                                               0xffffffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_MAXp                                                        0
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_INI(p)        \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_ADDR(p), HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_RMSK)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_INMI(p,mask)    \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_ADDR(p), mask)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_OUTI(p,val)    \
        out_dword(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_ADDR(p),val)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_ADDR(p),mask,val,HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_INI(p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_TXFSTADDR_N_BMSK                                   0xffff0000
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_TXFSTADDR_N_SHFT                                         0x10
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_TXFDEP_N_BMSK                                          0xffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1_TXFDEP_N_SHFT                                             0x0

#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_ADDR(p)                                            (DWC_USB3_REG_BASE      + 0x0000c308 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_PHYS(p)                                            (DWC_USB3_REG_BASE_PHYS + 0x0000c308 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_OFFS(p)                                            (DWC_USB3_REG_BASE_OFFS + 0x0000c308 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_RMSK                                               0xffffffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_MAXp                                                        0
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_INI(p)        \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_ADDR(p), HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_RMSK)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_INMI(p,mask)    \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_ADDR(p), mask)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_OUTI(p,val)    \
        out_dword(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_ADDR(p),val)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_ADDR(p),mask,val,HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_INI(p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_TXFSTADDR_N_BMSK                                   0xffff0000
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_TXFSTADDR_N_SHFT                                         0x10
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_TXFDEP_N_BMSK                                          0xffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2_TXFDEP_N_SHFT                                             0x0

#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_ADDR(p)                                            (DWC_USB3_REG_BASE      + 0x0000c30c + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_PHYS(p)                                            (DWC_USB3_REG_BASE_PHYS + 0x0000c30c + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_OFFS(p)                                            (DWC_USB3_REG_BASE_OFFS + 0x0000c30c + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_RMSK                                               0xffffffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_MAXp                                                        0
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_INI(p)        \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_ADDR(p), HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_RMSK)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_INMI(p,mask)    \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_ADDR(p), mask)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_OUTI(p,val)    \
        out_dword(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_ADDR(p),val)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_ADDR(p),mask,val,HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_INI(p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_TXFSTADDR_N_BMSK                                   0xffff0000
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_TXFSTADDR_N_SHFT                                         0x10
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_TXFDEP_N_BMSK                                          0xffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3_TXFDEP_N_SHFT                                             0x0

#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_ADDR(p)                                            (DWC_USB3_REG_BASE      + 0x0000c310 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_PHYS(p)                                            (DWC_USB3_REG_BASE_PHYS + 0x0000c310 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_OFFS(p)                                            (DWC_USB3_REG_BASE_OFFS + 0x0000c310 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_RMSK                                               0xffffffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_MAXp                                                        0
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_INI(p)        \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_ADDR(p), HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_RMSK)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_INMI(p,mask)    \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_ADDR(p), mask)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_OUTI(p,val)    \
        out_dword(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_ADDR(p),val)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_ADDR(p),mask,val,HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_INI(p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_TXFSTADDR_N_BMSK                                   0xffff0000
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_TXFSTADDR_N_SHFT                                         0x10
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_TXFDEP_N_BMSK                                          0xffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4_TXFDEP_N_SHFT                                             0x0

#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_ADDR(p)                                            (DWC_USB3_REG_BASE      + 0x0000c314 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_PHYS(p)                                            (DWC_USB3_REG_BASE_PHYS + 0x0000c314 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_OFFS(p)                                            (DWC_USB3_REG_BASE_OFFS + 0x0000c314 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_RMSK                                               0xffffffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_MAXp                                                        0
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_INI(p)        \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_ADDR(p), HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_RMSK)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_INMI(p,mask)    \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_ADDR(p), mask)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_OUTI(p,val)    \
        out_dword(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_ADDR(p),val)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_ADDR(p),mask,val,HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_INI(p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_TXFSTADDR_N_BMSK                                   0xffff0000
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_TXFSTADDR_N_SHFT                                         0x10
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_TXFDEP_N_BMSK                                          0xffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5_TXFDEP_N_SHFT                                             0x0

#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_ADDR(p)                                            (DWC_USB3_REG_BASE      + 0x0000c318 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_PHYS(p)                                            (DWC_USB3_REG_BASE_PHYS + 0x0000c318 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_OFFS(p)                                            (DWC_USB3_REG_BASE_OFFS + 0x0000c318 + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_RMSK                                               0xffffffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_MAXp                                                        0
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_INI(p)        \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_ADDR(p), HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_RMSK)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_INMI(p,mask)    \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_ADDR(p), mask)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_OUTI(p,val)    \
        out_dword(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_ADDR(p),val)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_ADDR(p),mask,val,HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_INI(p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_TXFSTADDR_N_BMSK                                   0xffff0000
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_TXFSTADDR_N_SHFT                                         0x10
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_TXFDEP_N_BMSK                                          0xffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6_TXFDEP_N_SHFT                                             0x0

#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_ADDR(p)                                            (DWC_USB3_REG_BASE      + 0x0000c31c + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_PHYS(p)                                            (DWC_USB3_REG_BASE_PHYS + 0x0000c31c + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_OFFS(p)                                            (DWC_USB3_REG_BASE_OFFS + 0x0000c31c + 0x40 * (p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_RMSK                                               0xffffffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_MAXp                                                        0
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_INI(p)        \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_ADDR(p), HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_RMSK)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_INMI(p,mask)    \
        in_dword_masked(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_ADDR(p), mask)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_OUTI(p,val)    \
        out_dword(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_ADDR(p),val)
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_ADDR(p),mask,val,HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_INI(p))
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_TXFSTADDR_N_BMSK                                   0xffff0000
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_TXFSTADDR_N_SHFT                                         0x10
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_TXFDEP_N_BMSK                                          0xffff
#define HWIO_GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7_TXFDEP_N_SHFT                                             0x0

#define HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_ADDR(p)                                            (DWC_USB3_REG_BASE      + 0x0000c380 + 0x40 * (p))
#define HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_PHYS(p)                                            (DWC_USB3_REG_BASE_PHYS + 0x0000c380 + 0x40 * (p))
#define HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_OFFS(p)                                            (DWC_USB3_REG_BASE_OFFS + 0x0000c380 + 0x40 * (p))
#define HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_RMSK                                               0xffffffff
#define HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_MAXp                                                        0
#define HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_INI(p)        \
        in_dword_masked(HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_ADDR(p), HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_RMSK)
#define HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_INMI(p,mask)    \
        in_dword_masked(HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_ADDR(p), mask)
#define HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_OUTI(p,val)    \
        out_dword(HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_ADDR(p),val)
#define HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_ADDR(p),mask,val,HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_INI(p))
#define HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_RXFSTADDR_N_BMSK                                   0xffff0000
#define HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_RXFSTADDR_N_SHFT                                         0x10
#define HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_RXFDEP_N_BMSK                                          0xffff
#define HWIO_GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0_RXFDEP_N_SHFT                                             0x0

#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_ADDR(p)                                             (DWC_USB3_REG_BASE      + 0x0000c400 + 0x10 * (p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_PHYS(p)                                             (DWC_USB3_REG_BASE_PHYS + 0x0000c400 + 0x10 * (p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_OFFS(p)                                             (DWC_USB3_REG_BASE_OFFS + 0x0000c400 + 0x10 * (p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_RMSK                                                0xffffffff
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_MAXp                                                         0
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_INI(p)        \
        in_dword_masked(HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_ADDR(p), HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_RMSK)
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_INMI(p,mask)    \
        in_dword_masked(HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_ADDR(p), mask)
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_OUTI(p,val)    \
        out_dword(HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_ADDR(p),val)
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_ADDR(p),mask,val,HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_INI(p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_EVNTADRLO_BMSK                                      0xffffffff
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRLO_EVNTADRLO_SHFT                                             0x0

#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_ADDR(p)                                             (DWC_USB3_REG_BASE      + 0x0000c404 + 0x10 * (p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_PHYS(p)                                             (DWC_USB3_REG_BASE_PHYS + 0x0000c404 + 0x10 * (p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_OFFS(p)                                             (DWC_USB3_REG_BASE_OFFS + 0x0000c404 + 0x10 * (p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_RMSK                                                0xffffffff
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_MAXp                                                         0
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_INI(p)        \
        in_dword_masked(HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_ADDR(p), HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_RMSK)
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_INMI(p,mask)    \
        in_dword_masked(HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_ADDR(p), mask)
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_OUTI(p,val)    \
        out_dword(HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_ADDR(p),val)
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_ADDR(p),mask,val,HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_INI(p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_EVNTADRHI_BMSK                                      0xffffffff
#define HWIO_GEVNTADRLO_REGS_p_GEVNTADRHI_EVNTADRHI_SHFT                                             0x0

#define HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_ADDR(p)                                               (DWC_USB3_REG_BASE      + 0x0000c408 + 0x10 * (p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_PHYS(p)                                               (DWC_USB3_REG_BASE_PHYS + 0x0000c408 + 0x10 * (p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_OFFS(p)                                               (DWC_USB3_REG_BASE_OFFS + 0x0000c408 + 0x10 * (p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_RMSK                                                  0x8000ffff
#define HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_MAXp                                                           0
#define HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_INI(p)        \
        in_dword_masked(HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_ADDR(p), HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_RMSK)
#define HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_INMI(p,mask)    \
        in_dword_masked(HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_ADDR(p), mask)
#define HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_OUTI(p,val)    \
        out_dword(HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_ADDR(p),val)
#define HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_ADDR(p),mask,val,HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_INI(p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_EVNTINTRPTMASK_BMSK                                   0x80000000
#define HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_EVNTINTRPTMASK_SHFT                                         0x1f
#define HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_EVENTSIZ_BMSK                                             0xffff
#define HWIO_GEVNTADRLO_REGS_p_GEVNTSIZ_EVENTSIZ_SHFT                                                0x0

#define HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_ADDR(p)                                             (DWC_USB3_REG_BASE      + 0x0000c40c + 0x10 * (p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_PHYS(p)                                             (DWC_USB3_REG_BASE_PHYS + 0x0000c40c + 0x10 * (p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_OFFS(p)                                             (DWC_USB3_REG_BASE_OFFS + 0x0000c40c + 0x10 * (p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_RMSK                                                0x8000ffff
#define HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_MAXp                                                         0
#define HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_INI(p)        \
        in_dword_masked(HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_ADDR(p), HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_RMSK)
#define HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_INMI(p,mask)    \
        in_dword_masked(HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_ADDR(p), mask)
#define HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_OUTI(p,val)    \
        out_dword(HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_ADDR(p),val)
#define HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_ADDR(p),mask,val,HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_INI(p))
#define HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_EVNT_HANDLER_BUSY_BMSK                              0x80000000
#define HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_EVNT_HANDLER_BUSY_SHFT                                    0x1f
#define HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_EVNTCOUNT_BMSK                                          0xffff
#define HWIO_GEVNTADRLO_REGS_p_GEVNTCOUNT_EVNTCOUNT_SHFT                                             0x0

#define HWIO_GSBUSCFG0_ADDR                                                                   (DWC_USB3_REG_BASE      + 0x0000c100)
#define HWIO_GSBUSCFG0_PHYS                                                                   (DWC_USB3_REG_BASE_PHYS + 0x0000c100)
#define HWIO_GSBUSCFG0_OFFS                                                                   (DWC_USB3_REG_BASE_OFFS + 0x0000c100)
#define HWIO_GSBUSCFG0_RMSK                                                                   0xffff0cff
#define HWIO_GSBUSCFG0_IN          \
        in_dword(HWIO_GSBUSCFG0_ADDR)
#define HWIO_GSBUSCFG0_INM(m)      \
        in_dword_masked(HWIO_GSBUSCFG0_ADDR, m)
#define HWIO_GSBUSCFG0_OUT(v)      \
        out_dword(HWIO_GSBUSCFG0_ADDR,v)
#define HWIO_GSBUSCFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GSBUSCFG0_ADDR,m,v,HWIO_GSBUSCFG0_IN)
#define HWIO_GSBUSCFG0_DATRDREQINFO_BMSK                                                      0xf0000000
#define HWIO_GSBUSCFG0_DATRDREQINFO_SHFT                                                            0x1c
#define HWIO_GSBUSCFG0_DESRDREQINFO_BMSK                                                       0xf000000
#define HWIO_GSBUSCFG0_DESRDREQINFO_SHFT                                                            0x18
#define HWIO_GSBUSCFG0_DATWRREQINFO_BMSK                                                        0xf00000
#define HWIO_GSBUSCFG0_DATWRREQINFO_SHFT                                                            0x14
#define HWIO_GSBUSCFG0_DESWRREQINFO_BMSK                                                         0xf0000
#define HWIO_GSBUSCFG0_DESWRREQINFO_SHFT                                                            0x10
#define HWIO_GSBUSCFG0_DATBIGEND_BMSK                                                              0x800
#define HWIO_GSBUSCFG0_DATBIGEND_SHFT                                                                0xb
#define HWIO_GSBUSCFG0_DESBIGEND_BMSK                                                              0x400
#define HWIO_GSBUSCFG0_DESBIGEND_SHFT                                                                0xa
#define HWIO_GSBUSCFG0_INCR256BRSTENA_BMSK                                                          0x80
#define HWIO_GSBUSCFG0_INCR256BRSTENA_SHFT                                                           0x7
#define HWIO_GSBUSCFG0_INCR128BRSTENA_BMSK                                                          0x40
#define HWIO_GSBUSCFG0_INCR128BRSTENA_SHFT                                                           0x6
#define HWIO_GSBUSCFG0_INCR64BRSTENA_BMSK                                                           0x20
#define HWIO_GSBUSCFG0_INCR64BRSTENA_SHFT                                                            0x5
#define HWIO_GSBUSCFG0_INCR32BRSTENA_BMSK                                                           0x10
#define HWIO_GSBUSCFG0_INCR32BRSTENA_SHFT                                                            0x4
#define HWIO_GSBUSCFG0_INCR16BRSTENA_BMSK                                                            0x8
#define HWIO_GSBUSCFG0_INCR16BRSTENA_SHFT                                                            0x3
#define HWIO_GSBUSCFG0_INCR8BRSTENA_BMSK                                                             0x4
#define HWIO_GSBUSCFG0_INCR8BRSTENA_SHFT                                                             0x2
#define HWIO_GSBUSCFG0_INCR4BRSTENA_BMSK                                                             0x2
#define HWIO_GSBUSCFG0_INCR4BRSTENA_SHFT                                                             0x1
#define HWIO_GSBUSCFG0_INCRBRSTENA_BMSK                                                              0x1
#define HWIO_GSBUSCFG0_INCRBRSTENA_SHFT                                                              0x0

#define HWIO_GSBUSCFG1_ADDR                                                                   (DWC_USB3_REG_BASE      + 0x0000c104)
#define HWIO_GSBUSCFG1_PHYS                                                                   (DWC_USB3_REG_BASE_PHYS + 0x0000c104)
#define HWIO_GSBUSCFG1_OFFS                                                                   (DWC_USB3_REG_BASE_OFFS + 0x0000c104)
#define HWIO_GSBUSCFG1_RMSK                                                                       0x1f00
#define HWIO_GSBUSCFG1_IN          \
        in_dword(HWIO_GSBUSCFG1_ADDR)
#define HWIO_GSBUSCFG1_INM(m)      \
        in_dword_masked(HWIO_GSBUSCFG1_ADDR, m)
#define HWIO_GSBUSCFG1_OUT(v)      \
        out_dword(HWIO_GSBUSCFG1_ADDR,v)
#define HWIO_GSBUSCFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GSBUSCFG1_ADDR,m,v,HWIO_GSBUSCFG1_IN)
#define HWIO_GSBUSCFG1_EN1KPAGE_BMSK                                                              0x1000
#define HWIO_GSBUSCFG1_EN1KPAGE_SHFT                                                                 0xc
#define HWIO_GSBUSCFG1_PIPETRANSLIMIT_BMSK                                                         0xf00
#define HWIO_GSBUSCFG1_PIPETRANSLIMIT_SHFT                                                           0x8

#define HWIO_GTXTHRCFG_ADDR                                                                   (DWC_USB3_REG_BASE      + 0x0000c108)
#define HWIO_GTXTHRCFG_PHYS                                                                   (DWC_USB3_REG_BASE_PHYS + 0x0000c108)
#define HWIO_GTXTHRCFG_OFFS                                                                   (DWC_USB3_REG_BASE_OFFS + 0x0000c108)
#define HWIO_GTXTHRCFG_RMSK                                                                   0x2fff0000
#define HWIO_GTXTHRCFG_IN          \
        in_dword(HWIO_GTXTHRCFG_ADDR)
#define HWIO_GTXTHRCFG_INM(m)      \
        in_dword_masked(HWIO_GTXTHRCFG_ADDR, m)
#define HWIO_GTXTHRCFG_OUT(v)      \
        out_dword(HWIO_GTXTHRCFG_ADDR,v)
#define HWIO_GTXTHRCFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GTXTHRCFG_ADDR,m,v,HWIO_GTXTHRCFG_IN)
#define HWIO_GTXTHRCFG_USBTXPKTCNTSEL_BMSK                                                    0x20000000
#define HWIO_GTXTHRCFG_USBTXPKTCNTSEL_SHFT                                                          0x1d
#define HWIO_GTXTHRCFG_USBTXPKTCNT_BMSK                                                        0xf000000
#define HWIO_GTXTHRCFG_USBTXPKTCNT_SHFT                                                             0x18
#define HWIO_GTXTHRCFG_USBMAXTXBURSTSIZE_BMSK                                                   0xff0000
#define HWIO_GTXTHRCFG_USBMAXTXBURSTSIZE_SHFT                                                       0x10

#define HWIO_GRXTHRCFG_ADDR                                                                   (DWC_USB3_REG_BASE      + 0x0000c10c)
#define HWIO_GRXTHRCFG_PHYS                                                                   (DWC_USB3_REG_BASE_PHYS + 0x0000c10c)
#define HWIO_GRXTHRCFG_OFFS                                                                   (DWC_USB3_REG_BASE_OFFS + 0x0000c10c)
#define HWIO_GRXTHRCFG_RMSK                                                                   0x2ff81fff
#define HWIO_GRXTHRCFG_IN          \
        in_dword(HWIO_GRXTHRCFG_ADDR)
#define HWIO_GRXTHRCFG_INM(m)      \
        in_dword_masked(HWIO_GRXTHRCFG_ADDR, m)
#define HWIO_GRXTHRCFG_OUT(v)      \
        out_dword(HWIO_GRXTHRCFG_ADDR,v)
#define HWIO_GRXTHRCFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GRXTHRCFG_ADDR,m,v,HWIO_GRXTHRCFG_IN)
#define HWIO_GRXTHRCFG_USBRXPKTCNTSEL_BMSK                                                    0x20000000
#define HWIO_GRXTHRCFG_USBRXPKTCNTSEL_SHFT                                                          0x1d
#define HWIO_GRXTHRCFG_USBRXPKTCNT_BMSK                                                        0xf000000
#define HWIO_GRXTHRCFG_USBRXPKTCNT_SHFT                                                             0x18
#define HWIO_GRXTHRCFG_USBMAXRXBURSTSIZE_BMSK                                                   0xf80000
#define HWIO_GRXTHRCFG_USBMAXRXBURSTSIZE_SHFT                                                       0x13
#define HWIO_GRXTHRCFG_RESVISOCOUTSPC_BMSK                                                        0x1fff
#define HWIO_GRXTHRCFG_RESVISOCOUTSPC_SHFT                                                           0x0

#define HWIO_GCTL_ADDR                                                                        (DWC_USB3_REG_BASE      + 0x0000c110)
#define HWIO_GCTL_PHYS                                                                        (DWC_USB3_REG_BASE_PHYS + 0x0000c110)
#define HWIO_GCTL_OFFS                                                                        (DWC_USB3_REG_BASE_OFFS + 0x0000c110)
#define HWIO_GCTL_RMSK                                                                        0xffffffff
#define HWIO_GCTL_IN          \
        in_dword(HWIO_GCTL_ADDR)
#define HWIO_GCTL_INM(m)      \
        in_dword_masked(HWIO_GCTL_ADDR, m)
#define HWIO_GCTL_OUT(v)      \
        out_dword(HWIO_GCTL_ADDR,v)
#define HWIO_GCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCTL_ADDR,m,v,HWIO_GCTL_IN)
#define HWIO_GCTL_PWRDNSCALE_BMSK                                                             0xfff80000
#define HWIO_GCTL_PWRDNSCALE_SHFT                                                                   0x13
#define HWIO_GCTL_MASTERFILTBYPASS_BMSK                                                          0x40000
#define HWIO_GCTL_MASTERFILTBYPASS_SHFT                                                             0x12
#define HWIO_GCTL_BYPSSETADDR_BMSK                                                               0x20000
#define HWIO_GCTL_BYPSSETADDR_SHFT                                                                  0x11
#define HWIO_GCTL_U2RSTECN_BMSK                                                                  0x10000
#define HWIO_GCTL_U2RSTECN_SHFT                                                                     0x10
#define HWIO_GCTL_FRMSCLDWN_BMSK                                                                  0xc000
#define HWIO_GCTL_FRMSCLDWN_SHFT                                                                     0xe
#define HWIO_GCTL_PRTCAPDIR_BMSK                                                                  0x3000
#define HWIO_GCTL_PRTCAPDIR_SHFT                                                                     0xc
#define HWIO_GCTL_CORESOFTRESET_BMSK                                                               0x800
#define HWIO_GCTL_CORESOFTRESET_SHFT                                                                 0xb
#define HWIO_GCTL_SOFITPSYNC_BMSK                                                                  0x400
#define HWIO_GCTL_SOFITPSYNC_SHFT                                                                    0xa
#define HWIO_GCTL_U1U2TIMERSCALE_BMSK                                                              0x200
#define HWIO_GCTL_U1U2TIMERSCALE_SHFT                                                                0x9
#define HWIO_GCTL_DEBUGATTACH_BMSK                                                                 0x100
#define HWIO_GCTL_DEBUGATTACH_SHFT                                                                   0x8
#define HWIO_GCTL_RAMCLKSEL_BMSK                                                                    0xc0
#define HWIO_GCTL_RAMCLKSEL_SHFT                                                                     0x6
#define HWIO_GCTL_SCALEDOWN_BMSK                                                                    0x30
#define HWIO_GCTL_SCALEDOWN_SHFT                                                                     0x4
#define HWIO_GCTL_DISSCRAMBLE_BMSK                                                                   0x8
#define HWIO_GCTL_DISSCRAMBLE_SHFT                                                                   0x3
#define HWIO_GCTL_U2EXIT_LFPS_BMSK                                                                   0x4
#define HWIO_GCTL_U2EXIT_LFPS_SHFT                                                                   0x2
#define HWIO_GCTL_GBLHIBERNATIONEN_BMSK                                                              0x2
#define HWIO_GCTL_GBLHIBERNATIONEN_SHFT                                                              0x1
#define HWIO_GCTL_DSBLCLKGTNG_BMSK                                                                   0x1
#define HWIO_GCTL_DSBLCLKGTNG_SHFT                                                                   0x0

#define HWIO_GPMSTS_ADDR                                                                      (DWC_USB3_REG_BASE      + 0x0000c114)
#define HWIO_GPMSTS_PHYS                                                                      (DWC_USB3_REG_BASE_PHYS + 0x0000c114)
#define HWIO_GPMSTS_OFFS                                                                      (DWC_USB3_REG_BASE_OFFS + 0x0000c114)
#define HWIO_GPMSTS_RMSK                                                                      0xf001f3ff
#define HWIO_GPMSTS_IN          \
        in_dword(HWIO_GPMSTS_ADDR)
#define HWIO_GPMSTS_INM(m)      \
        in_dword_masked(HWIO_GPMSTS_ADDR, m)
#define HWIO_GPMSTS_OUT(v)      \
        out_dword(HWIO_GPMSTS_ADDR,v)
#define HWIO_GPMSTS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPMSTS_ADDR,m,v,HWIO_GPMSTS_IN)
#define HWIO_GPMSTS_PORTSEL_BMSK                                                              0xf0000000
#define HWIO_GPMSTS_PORTSEL_SHFT                                                                    0x1c
#define HWIO_GPMSTS_U3WAKEUP_BMSK                                                                0x1f000
#define HWIO_GPMSTS_U3WAKEUP_SHFT                                                                    0xc
#define HWIO_GPMSTS_U2WAKEUP_BMSK                                                                  0x3ff
#define HWIO_GPMSTS_U2WAKEUP_SHFT                                                                    0x0

#define HWIO_GSTS_ADDR                                                                        (DWC_USB3_REG_BASE      + 0x0000c118)
#define HWIO_GSTS_PHYS                                                                        (DWC_USB3_REG_BASE_PHYS + 0x0000c118)
#define HWIO_GSTS_OFFS                                                                        (DWC_USB3_REG_BASE_OFFS + 0x0000c118)
#define HWIO_GSTS_RMSK                                                                        0xfff00ff3
#define HWIO_GSTS_IN          \
        in_dword(HWIO_GSTS_ADDR)
#define HWIO_GSTS_INM(m)      \
        in_dword_masked(HWIO_GSTS_ADDR, m)
#define HWIO_GSTS_OUT(v)      \
        out_dword(HWIO_GSTS_ADDR,v)
#define HWIO_GSTS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GSTS_ADDR,m,v,HWIO_GSTS_IN)
#define HWIO_GSTS_CBELT_BMSK                                                                  0xfff00000
#define HWIO_GSTS_CBELT_SHFT                                                                        0x14
#define HWIO_GSTS_SSIC_IP_BMSK                                                                     0x800
#define HWIO_GSTS_SSIC_IP_SHFT                                                                       0xb
#define HWIO_GSTS_OTG_IP_BMSK                                                                      0x400
#define HWIO_GSTS_OTG_IP_SHFT                                                                        0xa
#define HWIO_GSTS_BC_IP_BMSK                                                                       0x200
#define HWIO_GSTS_BC_IP_SHFT                                                                         0x9
#define HWIO_GSTS_ADP_IP_BMSK                                                                      0x100
#define HWIO_GSTS_ADP_IP_SHFT                                                                        0x8
#define HWIO_GSTS_HOST_IP_BMSK                                                                      0x80
#define HWIO_GSTS_HOST_IP_SHFT                                                                       0x7
#define HWIO_GSTS_DEVICE_IP_BMSK                                                                    0x40
#define HWIO_GSTS_DEVICE_IP_SHFT                                                                     0x6
#define HWIO_GSTS_CSRTIMEOUT_BMSK                                                                   0x20
#define HWIO_GSTS_CSRTIMEOUT_SHFT                                                                    0x5
#define HWIO_GSTS_BUSERRADDRVLD_BMSK                                                                0x10
#define HWIO_GSTS_BUSERRADDRVLD_SHFT                                                                 0x4
#define HWIO_GSTS_CURMOD_BMSK                                                                        0x3
#define HWIO_GSTS_CURMOD_SHFT                                                                        0x0

#define HWIO_GUCTL1_ADDR                                                                      (DWC_USB3_REG_BASE      + 0x0000c11c)
#define HWIO_GUCTL1_PHYS                                                                      (DWC_USB3_REG_BASE_PHYS + 0x0000c11c)
#define HWIO_GUCTL1_OFFS                                                                      (DWC_USB3_REG_BASE_OFFS + 0x0000c11c)
#define HWIO_GUCTL1_RMSK                                                                      0xffff87ff
#define HWIO_GUCTL1_IN          \
        in_dword(HWIO_GUCTL1_ADDR)
#define HWIO_GUCTL1_INM(m)      \
        in_dword_masked(HWIO_GUCTL1_ADDR, m)
#define HWIO_GUCTL1_OUT(v)      \
        out_dword(HWIO_GUCTL1_ADDR,v)
#define HWIO_GUCTL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GUCTL1_ADDR,m,v,HWIO_GUCTL1_IN)
#define HWIO_GUCTL1_DEV_DECOUPLE_L1L2_EVT_BMSK                                                0x80000000
#define HWIO_GUCTL1_DEV_DECOUPLE_L1L2_EVT_SHFT                                                      0x1f
#define HWIO_GUCTL1_DS_RXDET_MAX_TOUT_CTRL_BMSK                                               0x40000000
#define HWIO_GUCTL1_DS_RXDET_MAX_TOUT_CTRL_SHFT                                                     0x1e
#define HWIO_GUCTL1_FILTER_SE0_FSLS_EOP_BMSK                                                  0x20000000
#define HWIO_GUCTL1_FILTER_SE0_FSLS_EOP_SHFT                                                        0x1d
#define HWIO_GUCTL1_TX_IPGAP_LINECHECK_DIS_BMSK                                               0x10000000
#define HWIO_GUCTL1_TX_IPGAP_LINECHECK_DIS_SHFT                                                     0x1c
#define HWIO_GUCTL1_DEV_TRB_OUT_SPR_IND_BMSK                                                   0x8000000
#define HWIO_GUCTL1_DEV_TRB_OUT_SPR_IND_SHFT                                                        0x1b
#define HWIO_GUCTL1_DEV_FORCE_20_CLK_FOR_30_CLK_BMSK                                           0x4000000
#define HWIO_GUCTL1_DEV_FORCE_20_CLK_FOR_30_CLK_SHFT                                                0x1a
#define HWIO_GUCTL1_P3_IN_U2_BMSK                                                              0x2000000
#define HWIO_GUCTL1_P3_IN_U2_SHFT                                                                   0x19
#define HWIO_GUCTL1_DEV_L1_EXIT_BY_HW_BMSK                                                     0x1000000
#define HWIO_GUCTL1_DEV_L1_EXIT_BY_HW_SHFT                                                          0x18
#define HWIO_GUCTL1_IP_GAP_ADD_ON_BMSK                                                          0xe00000
#define HWIO_GUCTL1_IP_GAP_ADD_ON_SHFT                                                              0x15
#define HWIO_GUCTL1_DEV_LSP_TAIL_LOCK_DIS_BMSK                                                  0x100000
#define HWIO_GUCTL1_DEV_LSP_TAIL_LOCK_DIS_SHFT                                                      0x14
#define HWIO_GUCTL1_NAK_PER_ENH_FS_BMSK                                                          0x80000
#define HWIO_GUCTL1_NAK_PER_ENH_FS_SHFT                                                             0x13
#define HWIO_GUCTL1_NAK_PER_ENH_HS_BMSK                                                          0x40000
#define HWIO_GUCTL1_NAK_PER_ENH_HS_SHFT                                                             0x12
#define HWIO_GUCTL1_PARKMODE_DISABLE_SS_BMSK                                                     0x20000
#define HWIO_GUCTL1_PARKMODE_DISABLE_SS_SHFT                                                        0x11
#define HWIO_GUCTL1_PARKMODE_DISABLE_HS_BMSK                                                     0x10000
#define HWIO_GUCTL1_PARKMODE_DISABLE_HS_SHFT                                                        0x10
#define HWIO_GUCTL1_PARKMODE_DISABLE_FSLS_BMSK                                                    0x8000
#define HWIO_GUCTL1_PARKMODE_DISABLE_FSLS_SHFT                                                       0xf
#define HWIO_GUCTL1_RESUME_OPMODE_HS_HOST_BMSK                                                     0x400
#define HWIO_GUCTL1_RESUME_OPMODE_HS_HOST_SHFT                                                       0xa
#define HWIO_GUCTL1_DEV_HS_NYET_BULK_SPR_BMSK                                                      0x200
#define HWIO_GUCTL1_DEV_HS_NYET_BULK_SPR_SHFT                                                        0x9
#define HWIO_GUCTL1_L1_SUSP_THRLD_EN_FOR_HOST_BMSK                                                 0x100
#define HWIO_GUCTL1_L1_SUSP_THRLD_EN_FOR_HOST_SHFT                                                   0x8
#define HWIO_GUCTL1_L1_SUSP_THRLD_FOR_HOST_BMSK                                                     0xf0
#define HWIO_GUCTL1_L1_SUSP_THRLD_FOR_HOST_SHFT                                                      0x4
#define HWIO_GUCTL1_HC_ERRATA_ENABLE_BMSK                                                            0x8
#define HWIO_GUCTL1_HC_ERRATA_ENABLE_SHFT                                                            0x3
#define HWIO_GUCTL1_HC_PARCHK_DISABLE_BMSK                                                           0x4
#define HWIO_GUCTL1_HC_PARCHK_DISABLE_SHFT                                                           0x2
#define HWIO_GUCTL1_OVRLD_L1_SUSP_COM_BMSK                                                           0x2
#define HWIO_GUCTL1_OVRLD_L1_SUSP_COM_SHFT                                                           0x1
#define HWIO_GUCTL1_LOA_FILTER_EN_BMSK                                                               0x1
#define HWIO_GUCTL1_LOA_FILTER_EN_SHFT                                                               0x0

#define HWIO_GSNPSID_ADDR                                                                     (DWC_USB3_REG_BASE      + 0x0000c120)
#define HWIO_GSNPSID_PHYS                                                                     (DWC_USB3_REG_BASE_PHYS + 0x0000c120)
#define HWIO_GSNPSID_OFFS                                                                     (DWC_USB3_REG_BASE_OFFS + 0x0000c120)
#define HWIO_GSNPSID_RMSK                                                                     0xffffffff
#define HWIO_GSNPSID_IN          \
        in_dword(HWIO_GSNPSID_ADDR)
#define HWIO_GSNPSID_INM(m)      \
        in_dword_masked(HWIO_GSNPSID_ADDR, m)
#define HWIO_GSNPSID_SYNOPSYSID_BMSK                                                          0xffffffff
#define HWIO_GSNPSID_SYNOPSYSID_SHFT                                                                 0x0

#define HWIO_GGPIO_ADDR                                                                       (DWC_USB3_REG_BASE      + 0x0000c124)
#define HWIO_GGPIO_PHYS                                                                       (DWC_USB3_REG_BASE_PHYS + 0x0000c124)
#define HWIO_GGPIO_OFFS                                                                       (DWC_USB3_REG_BASE_OFFS + 0x0000c124)
#define HWIO_GGPIO_RMSK                                                                       0xffffffff
#define HWIO_GGPIO_IN          \
        in_dword(HWIO_GGPIO_ADDR)
#define HWIO_GGPIO_INM(m)      \
        in_dword_masked(HWIO_GGPIO_ADDR, m)
#define HWIO_GGPIO_OUT(v)      \
        out_dword(HWIO_GGPIO_ADDR,v)
#define HWIO_GGPIO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GGPIO_ADDR,m,v,HWIO_GGPIO_IN)
#define HWIO_GGPIO_GPO_BMSK                                                                   0xffff0000
#define HWIO_GGPIO_GPO_SHFT                                                                         0x10
#define HWIO_GGPIO_GPI_BMSK                                                                       0xffff
#define HWIO_GGPIO_GPI_SHFT                                                                          0x0

#define HWIO_GUID_ADDR                                                                        (DWC_USB3_REG_BASE      + 0x0000c128)
#define HWIO_GUID_PHYS                                                                        (DWC_USB3_REG_BASE_PHYS + 0x0000c128)
#define HWIO_GUID_OFFS                                                                        (DWC_USB3_REG_BASE_OFFS + 0x0000c128)
#define HWIO_GUID_RMSK                                                                        0xffffffff
#define HWIO_GUID_IN          \
        in_dword(HWIO_GUID_ADDR)
#define HWIO_GUID_INM(m)      \
        in_dword_masked(HWIO_GUID_ADDR, m)
#define HWIO_GUID_OUT(v)      \
        out_dword(HWIO_GUID_ADDR,v)
#define HWIO_GUID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GUID_ADDR,m,v,HWIO_GUID_IN)
#define HWIO_GUID_USERID_BMSK                                                                 0xffffffff
#define HWIO_GUID_USERID_SHFT                                                                        0x0

#define HWIO_GUCTL_ADDR                                                                       (DWC_USB3_REG_BASE      + 0x0000c12c)
#define HWIO_GUCTL_PHYS                                                                       (DWC_USB3_REG_BASE_PHYS + 0x0000c12c)
#define HWIO_GUCTL_OFFS                                                                       (DWC_USB3_REG_BASE_OFFS + 0x0000c12c)
#define HWIO_GUCTL_RMSK                                                                       0xffe37fff
#define HWIO_GUCTL_IN          \
        in_dword(HWIO_GUCTL_ADDR)
#define HWIO_GUCTL_INM(m)      \
        in_dword_masked(HWIO_GUCTL_ADDR, m)
#define HWIO_GUCTL_OUT(v)      \
        out_dword(HWIO_GUCTL_ADDR,v)
#define HWIO_GUCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GUCTL_ADDR,m,v,HWIO_GUCTL_IN)
#define HWIO_GUCTL_REFCLKPER_BMSK                                                             0xffc00000
#define HWIO_GUCTL_REFCLKPER_SHFT                                                                   0x16
#define HWIO_GUCTL_NOEXTRDL_BMSK                                                                0x200000
#define HWIO_GUCTL_NOEXTRDL_SHFT                                                                    0x15
#define HWIO_GUCTL_SPRSCTRLTRANSEN_BMSK                                                          0x20000
#define HWIO_GUCTL_SPRSCTRLTRANSEN_SHFT                                                             0x11
#define HWIO_GUCTL_RESBWHSEPS_BMSK                                                               0x10000
#define HWIO_GUCTL_RESBWHSEPS_SHFT                                                                  0x10
#define HWIO_GUCTL_USBHSTINAUTORETRYEN_BMSK                                                       0x4000
#define HWIO_GUCTL_USBHSTINAUTORETRYEN_SHFT                                                          0xe
#define HWIO_GUCTL_ENOVERLAPCHK_BMSK                                                              0x2000
#define HWIO_GUCTL_ENOVERLAPCHK_SHFT                                                                 0xd
#define HWIO_GUCTL_EXTCAPSUPPTEN_BMSK                                                             0x1000
#define HWIO_GUCTL_EXTCAPSUPPTEN_SHFT                                                                0xc
#define HWIO_GUCTL_INSRTEXTRFSBODI_BMSK                                                            0x800
#define HWIO_GUCTL_INSRTEXTRFSBODI_SHFT                                                              0xb
#define HWIO_GUCTL_DTCT_BMSK                                                                       0x600
#define HWIO_GUCTL_DTCT_SHFT                                                                         0x9
#define HWIO_GUCTL_DTFT_BMSK                                                                       0x1ff
#define HWIO_GUCTL_DTFT_SHFT                                                                         0x0

#define HWIO_GBUSERRADDRLO_ADDR                                                               (DWC_USB3_REG_BASE      + 0x0000c130)
#define HWIO_GBUSERRADDRLO_PHYS                                                               (DWC_USB3_REG_BASE_PHYS + 0x0000c130)
#define HWIO_GBUSERRADDRLO_OFFS                                                               (DWC_USB3_REG_BASE_OFFS + 0x0000c130)
#define HWIO_GBUSERRADDRLO_RMSK                                                               0xffffffff
#define HWIO_GBUSERRADDRLO_IN          \
        in_dword(HWIO_GBUSERRADDRLO_ADDR)
#define HWIO_GBUSERRADDRLO_INM(m)      \
        in_dword_masked(HWIO_GBUSERRADDRLO_ADDR, m)
#define HWIO_GBUSERRADDRLO_BUSERRADDR_BMSK                                                    0xffffffff
#define HWIO_GBUSERRADDRLO_BUSERRADDR_SHFT                                                           0x0

#define HWIO_GBUSERRADDRHI_ADDR                                                               (DWC_USB3_REG_BASE      + 0x0000c134)
#define HWIO_GBUSERRADDRHI_PHYS                                                               (DWC_USB3_REG_BASE_PHYS + 0x0000c134)
#define HWIO_GBUSERRADDRHI_OFFS                                                               (DWC_USB3_REG_BASE_OFFS + 0x0000c134)
#define HWIO_GBUSERRADDRHI_RMSK                                                               0xffffffff
#define HWIO_GBUSERRADDRHI_IN          \
        in_dword(HWIO_GBUSERRADDRHI_ADDR)
#define HWIO_GBUSERRADDRHI_INM(m)      \
        in_dword_masked(HWIO_GBUSERRADDRHI_ADDR, m)
#define HWIO_GBUSERRADDRHI_BUSERRADDR_BMSK                                                    0xffffffff
#define HWIO_GBUSERRADDRHI_BUSERRADDR_SHFT                                                           0x0

#define HWIO_GPRTBIMAPLO_ADDR                                                                 (DWC_USB3_REG_BASE      + 0x0000c138)
#define HWIO_GPRTBIMAPLO_PHYS                                                                 (DWC_USB3_REG_BASE_PHYS + 0x0000c138)
#define HWIO_GPRTBIMAPLO_OFFS                                                                 (DWC_USB3_REG_BASE_OFFS + 0x0000c138)
#define HWIO_GPRTBIMAPLO_RMSK                                                                 0xffffffff
#define HWIO_GPRTBIMAPLO_IN          \
        in_dword(HWIO_GPRTBIMAPLO_ADDR)
#define HWIO_GPRTBIMAPLO_INM(m)      \
        in_dword_masked(HWIO_GPRTBIMAPLO_ADDR, m)
#define HWIO_GPRTBIMAPLO_OUT(v)      \
        out_dword(HWIO_GPRTBIMAPLO_ADDR,v)
#define HWIO_GPRTBIMAPLO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPRTBIMAPLO_ADDR,m,v,HWIO_GPRTBIMAPLO_IN)
#define HWIO_GPRTBIMAPLO_BINUM8_BMSK                                                          0xf0000000
#define HWIO_GPRTBIMAPLO_BINUM8_SHFT                                                                0x1c
#define HWIO_GPRTBIMAPLO_BINUM7_BMSK                                                           0xf000000
#define HWIO_GPRTBIMAPLO_BINUM7_SHFT                                                                0x18
#define HWIO_GPRTBIMAPLO_BINUM6_BMSK                                                            0xf00000
#define HWIO_GPRTBIMAPLO_BINUM6_SHFT                                                                0x14
#define HWIO_GPRTBIMAPLO_BINUM5_BMSK                                                             0xf0000
#define HWIO_GPRTBIMAPLO_BINUM5_SHFT                                                                0x10
#define HWIO_GPRTBIMAPLO_BINUM4_BMSK                                                              0xf000
#define HWIO_GPRTBIMAPLO_BINUM4_SHFT                                                                 0xc
#define HWIO_GPRTBIMAPLO_BINUM3_BMSK                                                               0xf00
#define HWIO_GPRTBIMAPLO_BINUM3_SHFT                                                                 0x8
#define HWIO_GPRTBIMAPLO_BINUM2_BMSK                                                                0xf0
#define HWIO_GPRTBIMAPLO_BINUM2_SHFT                                                                 0x4
#define HWIO_GPRTBIMAPLO_BINUM1_BMSK                                                                 0xf
#define HWIO_GPRTBIMAPLO_BINUM1_SHFT                                                                 0x0

#define HWIO_GPRTBIMAPHI_ADDR                                                                 (DWC_USB3_REG_BASE      + 0x0000c13c)
#define HWIO_GPRTBIMAPHI_PHYS                                                                 (DWC_USB3_REG_BASE_PHYS + 0x0000c13c)
#define HWIO_GPRTBIMAPHI_OFFS                                                                 (DWC_USB3_REG_BASE_OFFS + 0x0000c13c)
#define HWIO_GPRTBIMAPHI_RMSK                                                                  0xfffffff
#define HWIO_GPRTBIMAPHI_IN          \
        in_dword(HWIO_GPRTBIMAPHI_ADDR)
#define HWIO_GPRTBIMAPHI_INM(m)      \
        in_dword_masked(HWIO_GPRTBIMAPHI_ADDR, m)
#define HWIO_GPRTBIMAPHI_BINUM15_BMSK                                                          0xf000000
#define HWIO_GPRTBIMAPHI_BINUM15_SHFT                                                               0x18
#define HWIO_GPRTBIMAPHI_BINUM14_BMSK                                                           0xf00000
#define HWIO_GPRTBIMAPHI_BINUM14_SHFT                                                               0x14
#define HWIO_GPRTBIMAPHI_BINUM13_BMSK                                                            0xf0000
#define HWIO_GPRTBIMAPHI_BINUM13_SHFT                                                               0x10
#define HWIO_GPRTBIMAPHI_BINUM12_BMSK                                                             0xf000
#define HWIO_GPRTBIMAPHI_BINUM12_SHFT                                                                0xc
#define HWIO_GPRTBIMAPHI_BINUM11_BMSK                                                              0xf00
#define HWIO_GPRTBIMAPHI_BINUM11_SHFT                                                                0x8
#define HWIO_GPRTBIMAPHI_BINUM10_BMSK                                                               0xf0
#define HWIO_GPRTBIMAPHI_BINUM10_SHFT                                                                0x4
#define HWIO_GPRTBIMAPHI_BINUM9_BMSK                                                                 0xf
#define HWIO_GPRTBIMAPHI_BINUM9_SHFT                                                                 0x0

#define HWIO_GHWPARAMS0_ADDR                                                                  (DWC_USB3_REG_BASE      + 0x0000c140)
#define HWIO_GHWPARAMS0_PHYS                                                                  (DWC_USB3_REG_BASE_PHYS + 0x0000c140)
#define HWIO_GHWPARAMS0_OFFS                                                                  (DWC_USB3_REG_BASE_OFFS + 0x0000c140)
#define HWIO_GHWPARAMS0_RMSK                                                                  0xffffffff
#define HWIO_GHWPARAMS0_IN          \
        in_dword(HWIO_GHWPARAMS0_ADDR)
#define HWIO_GHWPARAMS0_INM(m)      \
        in_dword_masked(HWIO_GHWPARAMS0_ADDR, m)
#define HWIO_GHWPARAMS0_GHWPARAMS0_31_24_BMSK                                                 0xff000000
#define HWIO_GHWPARAMS0_GHWPARAMS0_31_24_SHFT                                                       0x18
#define HWIO_GHWPARAMS0_GHWPARAMS0_23_16_BMSK                                                   0xff0000
#define HWIO_GHWPARAMS0_GHWPARAMS0_23_16_SHFT                                                       0x10
#define HWIO_GHWPARAMS0_GHWPARAMS0_15_8_BMSK                                                      0xff00
#define HWIO_GHWPARAMS0_GHWPARAMS0_15_8_SHFT                                                         0x8
#define HWIO_GHWPARAMS0_GHWPARAMS0_7_6_BMSK                                                         0xc0
#define HWIO_GHWPARAMS0_GHWPARAMS0_7_6_SHFT                                                          0x6
#define HWIO_GHWPARAMS0_GHWPARAMS0_5_3_BMSK                                                         0x38
#define HWIO_GHWPARAMS0_GHWPARAMS0_5_3_SHFT                                                          0x3
#define HWIO_GHWPARAMS0_GHWPARAMS0_2_0_BMSK                                                          0x7
#define HWIO_GHWPARAMS0_GHWPARAMS0_2_0_SHFT                                                          0x0

#define HWIO_GHWPARAMS1_ADDR                                                                  (DWC_USB3_REG_BASE      + 0x0000c144)
#define HWIO_GHWPARAMS1_PHYS                                                                  (DWC_USB3_REG_BASE_PHYS + 0x0000c144)
#define HWIO_GHWPARAMS1_OFFS                                                                  (DWC_USB3_REG_BASE_OFFS + 0x0000c144)
#define HWIO_GHWPARAMS1_RMSK                                                                  0xffffffff
#define HWIO_GHWPARAMS1_IN          \
        in_dword(HWIO_GHWPARAMS1_ADDR)
#define HWIO_GHWPARAMS1_INM(m)      \
        in_dword_masked(HWIO_GHWPARAMS1_ADDR, m)
#define HWIO_GHWPARAMS1_GHWPARAMS1_31_BMSK                                                    0x80000000
#define HWIO_GHWPARAMS1_GHWPARAMS1_31_SHFT                                                          0x1f
#define HWIO_GHWPARAMS1_GHWPARAMS1_30_BMSK                                                    0x40000000
#define HWIO_GHWPARAMS1_GHWPARAMS1_30_SHFT                                                          0x1e
#define HWIO_GHWPARAMS1_GHWPARAMS1_29_BMSK                                                    0x20000000
#define HWIO_GHWPARAMS1_GHWPARAMS1_29_SHFT                                                          0x1d
#define HWIO_GHWPARAMS1_GHWPARAMS1_28_BMSK                                                    0x10000000
#define HWIO_GHWPARAMS1_GHWPARAMS1_28_SHFT                                                          0x1c
#define HWIO_GHWPARAMS1_GHWPARAMS1_27_BMSK                                                     0x8000000
#define HWIO_GHWPARAMS1_GHWPARAMS1_27_SHFT                                                          0x1b
#define HWIO_GHWPARAMS1_GHWPARAMS1_26_BMSK                                                     0x4000000
#define HWIO_GHWPARAMS1_GHWPARAMS1_26_SHFT                                                          0x1a
#define HWIO_GHWPARAMS1_GHWPARAMS1_25_24_BMSK                                                  0x3000000
#define HWIO_GHWPARAMS1_GHWPARAMS1_25_24_SHFT                                                       0x18
#define HWIO_GHWPARAMS1_GHWPARAMS1_23_BMSK                                                      0x800000
#define HWIO_GHWPARAMS1_GHWPARAMS1_23_SHFT                                                          0x17
#define HWIO_GHWPARAMS1_GHWPARAMS1_22_21_BMSK                                                   0x600000
#define HWIO_GHWPARAMS1_GHWPARAMS1_22_21_SHFT                                                       0x15
#define HWIO_GHWPARAMS1_GHWPARAMS1_20_15_BMSK                                                   0x1f8000
#define HWIO_GHWPARAMS1_GHWPARAMS1_20_15_SHFT                                                        0xf
#define HWIO_GHWPARAMS1_GHWPARAMS1_14_12_BMSK                                                     0x7000
#define HWIO_GHWPARAMS1_GHWPARAMS1_14_12_SHFT                                                        0xc
#define HWIO_GHWPARAMS1_GHWPARAMS1_11_9_BMSK                                                       0xe00
#define HWIO_GHWPARAMS1_GHWPARAMS1_11_9_SHFT                                                         0x9
#define HWIO_GHWPARAMS1_GHWPARAMS1_8_6_BMSK                                                        0x1c0
#define HWIO_GHWPARAMS1_GHWPARAMS1_8_6_SHFT                                                          0x6
#define HWIO_GHWPARAMS1_GHWPARAMS1_5_3_BMSK                                                         0x38
#define HWIO_GHWPARAMS1_GHWPARAMS1_5_3_SHFT                                                          0x3
#define HWIO_GHWPARAMS1_GHWPARAMS1_2_0_BMSK                                                          0x7
#define HWIO_GHWPARAMS1_GHWPARAMS1_2_0_SHFT                                                          0x0

#define HWIO_GHWPARAMS2_ADDR                                                                  (DWC_USB3_REG_BASE      + 0x0000c148)
#define HWIO_GHWPARAMS2_PHYS                                                                  (DWC_USB3_REG_BASE_PHYS + 0x0000c148)
#define HWIO_GHWPARAMS2_OFFS                                                                  (DWC_USB3_REG_BASE_OFFS + 0x0000c148)
#define HWIO_GHWPARAMS2_RMSK                                                                  0xffffffff
#define HWIO_GHWPARAMS2_IN          \
        in_dword(HWIO_GHWPARAMS2_ADDR)
#define HWIO_GHWPARAMS2_INM(m)      \
        in_dword_masked(HWIO_GHWPARAMS2_ADDR, m)
#define HWIO_GHWPARAMS2_GHWPARAMS2_31_0_BMSK                                                  0xffffffff
#define HWIO_GHWPARAMS2_GHWPARAMS2_31_0_SHFT                                                         0x0

#define HWIO_GHWPARAMS3_ADDR                                                                  (DWC_USB3_REG_BASE      + 0x0000c14c)
#define HWIO_GHWPARAMS3_PHYS                                                                  (DWC_USB3_REG_BASE_PHYS + 0x0000c14c)
#define HWIO_GHWPARAMS3_OFFS                                                                  (DWC_USB3_REG_BASE_OFFS + 0x0000c14c)
#define HWIO_GHWPARAMS3_RMSK                                                                  0xffffffff
#define HWIO_GHWPARAMS3_IN          \
        in_dword(HWIO_GHWPARAMS3_ADDR)
#define HWIO_GHWPARAMS3_INM(m)      \
        in_dword_masked(HWIO_GHWPARAMS3_ADDR, m)
#define HWIO_GHWPARAMS3_GHWPARAMS3_31_BMSK                                                    0x80000000
#define HWIO_GHWPARAMS3_GHWPARAMS3_31_SHFT                                                          0x1f
#define HWIO_GHWPARAMS3_GHWPARAMS3_30_23_BMSK                                                 0x7f800000
#define HWIO_GHWPARAMS3_GHWPARAMS3_30_23_SHFT                                                       0x17
#define HWIO_GHWPARAMS3_GHWPARAMS3_22_18_BMSK                                                   0x7c0000
#define HWIO_GHWPARAMS3_GHWPARAMS3_22_18_SHFT                                                       0x12
#define HWIO_GHWPARAMS3_GHWPARAMS3_17_12_BMSK                                                    0x3f000
#define HWIO_GHWPARAMS3_GHWPARAMS3_17_12_SHFT                                                        0xc
#define HWIO_GHWPARAMS3_GHWPARAMS3_11_BMSK                                                         0x800
#define HWIO_GHWPARAMS3_GHWPARAMS3_11_SHFT                                                           0xb
#define HWIO_GHWPARAMS3_GHWPARAMS3_10_BMSK                                                         0x400
#define HWIO_GHWPARAMS3_GHWPARAMS3_10_SHFT                                                           0xa
#define HWIO_GHWPARAMS3_GHWPARAMS3_9_8_BMSK                                                        0x300
#define HWIO_GHWPARAMS3_GHWPARAMS3_9_8_SHFT                                                          0x8
#define HWIO_GHWPARAMS3_GHWPARAMS3_7_6_BMSK                                                         0xc0
#define HWIO_GHWPARAMS3_GHWPARAMS3_7_6_SHFT                                                          0x6
#define HWIO_GHWPARAMS3_GHWPARAMS3_5_4_BMSK                                                         0x30
#define HWIO_GHWPARAMS3_GHWPARAMS3_5_4_SHFT                                                          0x4
#define HWIO_GHWPARAMS3_GHWPARAMS3_3_2_BMSK                                                          0xc
#define HWIO_GHWPARAMS3_GHWPARAMS3_3_2_SHFT                                                          0x2
#define HWIO_GHWPARAMS3_GHWPARAMS3_1_0_BMSK                                                          0x3
#define HWIO_GHWPARAMS3_GHWPARAMS3_1_0_SHFT                                                          0x0

#define HWIO_GHWPARAMS4_ADDR                                                                  (DWC_USB3_REG_BASE      + 0x0000c150)
#define HWIO_GHWPARAMS4_PHYS                                                                  (DWC_USB3_REG_BASE_PHYS + 0x0000c150)
#define HWIO_GHWPARAMS4_OFFS                                                                  (DWC_USB3_REG_BASE_OFFS + 0x0000c150)
#define HWIO_GHWPARAMS4_RMSK                                                                  0xffffffff
#define HWIO_GHWPARAMS4_IN          \
        in_dword(HWIO_GHWPARAMS4_ADDR)
#define HWIO_GHWPARAMS4_INM(m)      \
        in_dword_masked(HWIO_GHWPARAMS4_ADDR, m)
#define HWIO_GHWPARAMS4_GHWPARAMS4_31_28_BMSK                                                 0xf0000000
#define HWIO_GHWPARAMS4_GHWPARAMS4_31_28_SHFT                                                       0x1c
#define HWIO_GHWPARAMS4_GHWPARAMS4_27_24_BMSK                                                  0xf000000
#define HWIO_GHWPARAMS4_GHWPARAMS4_27_24_SHFT                                                       0x18
#define HWIO_GHWPARAMS4_GHWPARAMS4_23_BMSK                                                      0x800000
#define HWIO_GHWPARAMS4_GHWPARAMS4_23_SHFT                                                          0x17
#define HWIO_GHWPARAMS4_GHWPARAMS4_22_BMSK                                                      0x400000
#define HWIO_GHWPARAMS4_GHWPARAMS4_22_SHFT                                                          0x16
#define HWIO_GHWPARAMS4_GHWPARAMS4_21_BMSK                                                      0x200000
#define HWIO_GHWPARAMS4_GHWPARAMS4_21_SHFT                                                          0x15
#define HWIO_GHWPARAMS4_GHWPARAMS4_20_17_BMSK                                                   0x1e0000
#define HWIO_GHWPARAMS4_GHWPARAMS4_20_17_SHFT                                                       0x11
#define HWIO_GHWPARAMS4_GHWPARAMS4_16_13_BMSK                                                    0x1e000
#define HWIO_GHWPARAMS4_GHWPARAMS4_16_13_SHFT                                                        0xd
#define HWIO_GHWPARAMS4_GHWPARAMS4_12_BMSK                                                        0x1000
#define HWIO_GHWPARAMS4_GHWPARAMS4_12_SHFT                                                           0xc
#define HWIO_GHWPARAMS4_GHWPARAMS4_11_BMSK                                                         0x800
#define HWIO_GHWPARAMS4_GHWPARAMS4_11_SHFT                                                           0xb
#define HWIO_GHWPARAMS4_GHWPARAMS4_10_9_BMSK                                                       0x600
#define HWIO_GHWPARAMS4_GHWPARAMS4_10_9_SHFT                                                         0x9
#define HWIO_GHWPARAMS4_GHWPARAMS4_8_7_BMSK                                                        0x180
#define HWIO_GHWPARAMS4_GHWPARAMS4_8_7_SHFT                                                          0x7
#define HWIO_GHWPARAMS4_GHWPARAMS4_6_BMSK                                                           0x40
#define HWIO_GHWPARAMS4_GHWPARAMS4_6_SHFT                                                            0x6
#define HWIO_GHWPARAMS4_GHWPARAMS4_5_0_BMSK                                                         0x3f
#define HWIO_GHWPARAMS4_GHWPARAMS4_5_0_SHFT                                                          0x0

#define HWIO_GHWPARAMS5_ADDR                                                                  (DWC_USB3_REG_BASE      + 0x0000c154)
#define HWIO_GHWPARAMS5_PHYS                                                                  (DWC_USB3_REG_BASE_PHYS + 0x0000c154)
#define HWIO_GHWPARAMS5_OFFS                                                                  (DWC_USB3_REG_BASE_OFFS + 0x0000c154)
#define HWIO_GHWPARAMS5_RMSK                                                                  0xffffffff
#define HWIO_GHWPARAMS5_IN          \
        in_dword(HWIO_GHWPARAMS5_ADDR)
#define HWIO_GHWPARAMS5_INM(m)      \
        in_dword_masked(HWIO_GHWPARAMS5_ADDR, m)
#define HWIO_GHWPARAMS5_GHWPARAMS5_31_28_BMSK                                                 0xf0000000
#define HWIO_GHWPARAMS5_GHWPARAMS5_31_28_SHFT                                                       0x1c
#define HWIO_GHWPARAMS5_GHWPARAMS5_27_22_BMSK                                                  0xfc00000
#define HWIO_GHWPARAMS5_GHWPARAMS5_27_22_SHFT                                                       0x16
#define HWIO_GHWPARAMS5_GHWPARAMS5_21_16_BMSK                                                   0x3f0000
#define HWIO_GHWPARAMS5_GHWPARAMS5_21_16_SHFT                                                       0x10
#define HWIO_GHWPARAMS5_GHWPARAMS5_15_10_BMSK                                                     0xfc00
#define HWIO_GHWPARAMS5_GHWPARAMS5_15_10_SHFT                                                        0xa
#define HWIO_GHWPARAMS5_GHWPARAMS5_9_4_BMSK                                                        0x3f0
#define HWIO_GHWPARAMS5_GHWPARAMS5_9_4_SHFT                                                          0x4
#define HWIO_GHWPARAMS5_GHWPARAMS5_3_0_BMSK                                                          0xf
#define HWIO_GHWPARAMS5_GHWPARAMS5_3_0_SHFT                                                          0x0

#define HWIO_GHWPARAMS6_ADDR                                                                  (DWC_USB3_REG_BASE      + 0x0000c158)
#define HWIO_GHWPARAMS6_PHYS                                                                  (DWC_USB3_REG_BASE_PHYS + 0x0000c158)
#define HWIO_GHWPARAMS6_OFFS                                                                  (DWC_USB3_REG_BASE_OFFS + 0x0000c158)
#define HWIO_GHWPARAMS6_RMSK                                                                  0xffffffff
#define HWIO_GHWPARAMS6_IN          \
        in_dword(HWIO_GHWPARAMS6_ADDR)
#define HWIO_GHWPARAMS6_INM(m)      \
        in_dword_masked(HWIO_GHWPARAMS6_ADDR, m)
#define HWIO_GHWPARAMS6_GHWPARAMS6_31_16_BMSK                                                 0xffff0000
#define HWIO_GHWPARAMS6_GHWPARAMS6_31_16_SHFT                                                       0x10
#define HWIO_GHWPARAMS6_BUSFLTRSSUPPORT_BMSK                                                      0x8000
#define HWIO_GHWPARAMS6_BUSFLTRSSUPPORT_SHFT                                                         0xf
#define HWIO_GHWPARAMS6_BCSUPPORT_BMSK                                                            0x4000
#define HWIO_GHWPARAMS6_BCSUPPORT_SHFT                                                               0xe
#define HWIO_GHWPARAMS6_OTG_SS_SUPPORT_BMSK                                                       0x2000
#define HWIO_GHWPARAMS6_OTG_SS_SUPPORT_SHFT                                                          0xd
#define HWIO_GHWPARAMS6_ADPSUPPORT_BMSK                                                           0x1000
#define HWIO_GHWPARAMS6_ADPSUPPORT_SHFT                                                              0xc
#define HWIO_GHWPARAMS6_HNPSUPPORT_BMSK                                                            0x800
#define HWIO_GHWPARAMS6_HNPSUPPORT_SHFT                                                              0xb
#define HWIO_GHWPARAMS6_SRPSUPPORT_BMSK                                                            0x400
#define HWIO_GHWPARAMS6_SRPSUPPORT_SHFT                                                              0xa
#define HWIO_GHWPARAMS6_GHWPARAMS6_9_8_BMSK                                                        0x300
#define HWIO_GHWPARAMS6_GHWPARAMS6_9_8_SHFT                                                          0x8
#define HWIO_GHWPARAMS6_GHWPARAMS6_7_BMSK                                                           0x80
#define HWIO_GHWPARAMS6_GHWPARAMS6_7_SHFT                                                            0x7
#define HWIO_GHWPARAMS6_GHWPARAMS6_6_BMSK                                                           0x40
#define HWIO_GHWPARAMS6_GHWPARAMS6_6_SHFT                                                            0x6
#define HWIO_GHWPARAMS6_GHWPARAMS6_5_0_BMSK                                                         0x3f
#define HWIO_GHWPARAMS6_GHWPARAMS6_5_0_SHFT                                                          0x0

#define HWIO_GHWPARAMS7_ADDR                                                                  (DWC_USB3_REG_BASE      + 0x0000c15c)
#define HWIO_GHWPARAMS7_PHYS                                                                  (DWC_USB3_REG_BASE_PHYS + 0x0000c15c)
#define HWIO_GHWPARAMS7_OFFS                                                                  (DWC_USB3_REG_BASE_OFFS + 0x0000c15c)
#define HWIO_GHWPARAMS7_RMSK                                                                  0xffffffff
#define HWIO_GHWPARAMS7_IN          \
        in_dword(HWIO_GHWPARAMS7_ADDR)
#define HWIO_GHWPARAMS7_INM(m)      \
        in_dword_masked(HWIO_GHWPARAMS7_ADDR, m)
#define HWIO_GHWPARAMS7_GHWPARAMS7_31_16_BMSK                                                 0xffff0000
#define HWIO_GHWPARAMS7_GHWPARAMS7_31_16_SHFT                                                       0x10
#define HWIO_GHWPARAMS7_GHWPARAMS7_15_0_BMSK                                                      0xffff
#define HWIO_GHWPARAMS7_GHWPARAMS7_15_0_SHFT                                                         0x0

#define HWIO_GDBGFIFOSPACE_ADDR                                                               (DWC_USB3_REG_BASE      + 0x0000c160)
#define HWIO_GDBGFIFOSPACE_PHYS                                                               (DWC_USB3_REG_BASE_PHYS + 0x0000c160)
#define HWIO_GDBGFIFOSPACE_OFFS                                                               (DWC_USB3_REG_BASE_OFFS + 0x0000c160)
#define HWIO_GDBGFIFOSPACE_RMSK                                                               0xffff01ff
#define HWIO_GDBGFIFOSPACE_IN          \
        in_dword(HWIO_GDBGFIFOSPACE_ADDR)
#define HWIO_GDBGFIFOSPACE_INM(m)      \
        in_dword_masked(HWIO_GDBGFIFOSPACE_ADDR, m)
#define HWIO_GDBGFIFOSPACE_OUT(v)      \
        out_dword(HWIO_GDBGFIFOSPACE_ADDR,v)
#define HWIO_GDBGFIFOSPACE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GDBGFIFOSPACE_ADDR,m,v,HWIO_GDBGFIFOSPACE_IN)
#define HWIO_GDBGFIFOSPACE_SPACE_AVAILABLE_BMSK                                               0xffff0000
#define HWIO_GDBGFIFOSPACE_SPACE_AVAILABLE_SHFT                                                     0x10
#define HWIO_GDBGFIFOSPACE_FIFO_QUEUE_SELECT_BMSK                                                  0x1ff
#define HWIO_GDBGFIFOSPACE_FIFO_QUEUE_SELECT_SHFT                                                    0x0

#define HWIO_GDBGLTSSM_ADDR                                                                   (DWC_USB3_REG_BASE      + 0x0000c164)
#define HWIO_GDBGLTSSM_PHYS                                                                   (DWC_USB3_REG_BASE_PHYS + 0x0000c164)
#define HWIO_GDBGLTSSM_OFFS                                                                   (DWC_USB3_REG_BASE_OFFS + 0x0000c164)
#define HWIO_GDBGLTSSM_RMSK                                                                   0x7fffffff
#define HWIO_GDBGLTSSM_IN          \
        in_dword(HWIO_GDBGLTSSM_ADDR)
#define HWIO_GDBGLTSSM_INM(m)      \
        in_dword_masked(HWIO_GDBGLTSSM_ADDR, m)
#define HWIO_GDBGLTSSM_RXELECIDLE_BMSK                                                        0x40000000
#define HWIO_GDBGLTSSM_RXELECIDLE_SHFT                                                              0x1e
#define HWIO_GDBGLTSSM_X3_XS_SWAPPING_BMSK                                                    0x20000000
#define HWIO_GDBGLTSSM_X3_XS_SWAPPING_SHFT                                                          0x1d
#define HWIO_GDBGLTSSM_X3_DS_HOST_SHUTDOWN_BMSK                                               0x10000000
#define HWIO_GDBGLTSSM_X3_DS_HOST_SHUTDOWN_SHFT                                                     0x1c
#define HWIO_GDBGLTSSM_PRTDIRECTION_BMSK                                                       0x8000000
#define HWIO_GDBGLTSSM_PRTDIRECTION_SHFT                                                            0x1b
#define HWIO_GDBGLTSSM_LTDBTIMEOUT_BMSK                                                        0x4000000
#define HWIO_GDBGLTSSM_LTDBTIMEOUT_SHFT                                                             0x1a
#define HWIO_GDBGLTSSM_LTDBLINKSTATE_BMSK                                                      0x3c00000
#define HWIO_GDBGLTSSM_LTDBLINKSTATE_SHFT                                                           0x16
#define HWIO_GDBGLTSSM_LTDBSUBSTATE_BMSK                                                        0x3c0000
#define HWIO_GDBGLTSSM_LTDBSUBSTATE_SHFT                                                            0x12
#define HWIO_GDBGLTSSM_ELASTICBUFFERMODE_BMSK                                                    0x20000
#define HWIO_GDBGLTSSM_ELASTICBUFFERMODE_SHFT                                                       0x11
#define HWIO_GDBGLTSSM_TXELECLDLE_BMSK                                                           0x10000
#define HWIO_GDBGLTSSM_TXELECLDLE_SHFT                                                              0x10
#define HWIO_GDBGLTSSM_RXPOLARITY_BMSK                                                            0x8000
#define HWIO_GDBGLTSSM_RXPOLARITY_SHFT                                                               0xf
#define HWIO_GDBGLTSSM_TXDETRXLOOPBACK_BMSK                                                       0x4000
#define HWIO_GDBGLTSSM_TXDETRXLOOPBACK_SHFT                                                          0xe
#define HWIO_GDBGLTSSM_LTDBPHYCMDSTATE_BMSK                                                       0x3800
#define HWIO_GDBGLTSSM_LTDBPHYCMDSTATE_SHFT                                                          0xb
#define HWIO_GDBGLTSSM_POWERDOWN_BMSK                                                              0x600
#define HWIO_GDBGLTSSM_POWERDOWN_SHFT                                                                0x9
#define HWIO_GDBGLTSSM_RXEQTRAIN_BMSK                                                              0x100
#define HWIO_GDBGLTSSM_RXEQTRAIN_SHFT                                                                0x8
#define HWIO_GDBGLTSSM_TXDEEMPHASIS_BMSK                                                            0xc0
#define HWIO_GDBGLTSSM_TXDEEMPHASIS_SHFT                                                             0x6
#define HWIO_GDBGLTSSM_LTDBCLKSTATE_BMSK                                                            0x38
#define HWIO_GDBGLTSSM_LTDBCLKSTATE_SHFT                                                             0x3
#define HWIO_GDBGLTSSM_TXSWING_BMSK                                                                  0x4
#define HWIO_GDBGLTSSM_TXSWING_SHFT                                                                  0x2
#define HWIO_GDBGLTSSM_RXTERMINATION_BMSK                                                            0x2
#define HWIO_GDBGLTSSM_RXTERMINATION_SHFT                                                            0x1
#define HWIO_GDBGLTSSM_TXONESZEROS_BMSK                                                              0x1
#define HWIO_GDBGLTSSM_TXONESZEROS_SHFT                                                              0x0

#define HWIO_GDBGLNMCC_ADDR                                                                   (DWC_USB3_REG_BASE      + 0x0000c168)
#define HWIO_GDBGLNMCC_PHYS                                                                   (DWC_USB3_REG_BASE_PHYS + 0x0000c168)
#define HWIO_GDBGLNMCC_OFFS                                                                   (DWC_USB3_REG_BASE_OFFS + 0x0000c168)
#define HWIO_GDBGLNMCC_RMSK                                                                        0x1ff
#define HWIO_GDBGLNMCC_IN          \
        in_dword(HWIO_GDBGLNMCC_ADDR)
#define HWIO_GDBGLNMCC_INM(m)      \
        in_dword_masked(HWIO_GDBGLNMCC_ADDR, m)
#define HWIO_GDBGLNMCC_LNMCC_BERC_BMSK                                                             0x1ff
#define HWIO_GDBGLNMCC_LNMCC_BERC_SHFT                                                               0x0

#define HWIO_GDBGBMU_ADDR                                                                     (DWC_USB3_REG_BASE      + 0x0000c16c)
#define HWIO_GDBGBMU_PHYS                                                                     (DWC_USB3_REG_BASE_PHYS + 0x0000c16c)
#define HWIO_GDBGBMU_OFFS                                                                     (DWC_USB3_REG_BASE_OFFS + 0x0000c16c)
#define HWIO_GDBGBMU_RMSK                                                                     0xffffffff
#define HWIO_GDBGBMU_IN          \
        in_dword(HWIO_GDBGBMU_ADDR)
#define HWIO_GDBGBMU_INM(m)      \
        in_dword_masked(HWIO_GDBGBMU_ADDR, m)
#define HWIO_GDBGBMU_BMU_BCU_BMSK                                                             0xffffff00
#define HWIO_GDBGBMU_BMU_BCU_SHFT                                                                    0x8
#define HWIO_GDBGBMU_BMU_DCU_BMSK                                                                   0xf0
#define HWIO_GDBGBMU_BMU_DCU_SHFT                                                                    0x4
#define HWIO_GDBGBMU_BMU_CCU_BMSK                                                                    0xf
#define HWIO_GDBGBMU_BMU_CCU_SHFT                                                                    0x0

#define HWIO_GDBGLSPMUX_HST_ADDR                                                              (DWC_USB3_REG_BASE      + 0x0000c170)
#define HWIO_GDBGLSPMUX_HST_PHYS                                                              (DWC_USB3_REG_BASE_PHYS + 0x0000c170)
#define HWIO_GDBGLSPMUX_HST_OFFS                                                              (DWC_USB3_REG_BASE_OFFS + 0x0000c170)
#define HWIO_GDBGLSPMUX_HST_RMSK                                                                0xff3fff
#define HWIO_GDBGLSPMUX_HST_IN          \
        in_dword(HWIO_GDBGLSPMUX_HST_ADDR)
#define HWIO_GDBGLSPMUX_HST_INM(m)      \
        in_dword_masked(HWIO_GDBGLSPMUX_HST_ADDR, m)
#define HWIO_GDBGLSPMUX_HST_OUT(v)      \
        out_dword(HWIO_GDBGLSPMUX_HST_ADDR,v)
#define HWIO_GDBGLSPMUX_HST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GDBGLSPMUX_HST_ADDR,m,v,HWIO_GDBGLSPMUX_HST_IN)
#define HWIO_GDBGLSPMUX_HST_LOGIC_ANALYZER_TRACE_BMSK                                           0xff0000
#define HWIO_GDBGLSPMUX_HST_LOGIC_ANALYZER_TRACE_SHFT                                               0x10
#define HWIO_GDBGLSPMUX_HST_HOSTSELECT_BMSK                                                       0x3fff
#define HWIO_GDBGLSPMUX_HST_HOSTSELECT_SHFT                                                          0x0

#define HWIO_GDBGLSP_ADDR                                                                     (DWC_USB3_REG_BASE      + 0x0000c174)
#define HWIO_GDBGLSP_PHYS                                                                     (DWC_USB3_REG_BASE_PHYS + 0x0000c174)
#define HWIO_GDBGLSP_OFFS                                                                     (DWC_USB3_REG_BASE_OFFS + 0x0000c174)
#define HWIO_GDBGLSP_RMSK                                                                     0xffffffff
#define HWIO_GDBGLSP_IN          \
        in_dword(HWIO_GDBGLSP_ADDR)
#define HWIO_GDBGLSP_INM(m)      \
        in_dword_masked(HWIO_GDBGLSP_ADDR, m)
#define HWIO_GDBGLSP_LSPDEBUG_BMSK                                                            0xffffffff
#define HWIO_GDBGLSP_LSPDEBUG_SHFT                                                                   0x0

#define HWIO_GDBGEPINFO0_ADDR                                                                 (DWC_USB3_REG_BASE      + 0x0000c178)
#define HWIO_GDBGEPINFO0_PHYS                                                                 (DWC_USB3_REG_BASE_PHYS + 0x0000c178)
#define HWIO_GDBGEPINFO0_OFFS                                                                 (DWC_USB3_REG_BASE_OFFS + 0x0000c178)
#define HWIO_GDBGEPINFO0_RMSK                                                                 0xffffffff
#define HWIO_GDBGEPINFO0_IN          \
        in_dword(HWIO_GDBGEPINFO0_ADDR)
#define HWIO_GDBGEPINFO0_INM(m)      \
        in_dword_masked(HWIO_GDBGEPINFO0_ADDR, m)
#define HWIO_GDBGEPINFO0_EPDEBUG_BMSK                                                         0xffffffff
#define HWIO_GDBGEPINFO0_EPDEBUG_SHFT                                                                0x0

#define HWIO_GDBGEPINFO1_ADDR                                                                 (DWC_USB3_REG_BASE      + 0x0000c17c)
#define HWIO_GDBGEPINFO1_PHYS                                                                 (DWC_USB3_REG_BASE_PHYS + 0x0000c17c)
#define HWIO_GDBGEPINFO1_OFFS                                                                 (DWC_USB3_REG_BASE_OFFS + 0x0000c17c)
#define HWIO_GDBGEPINFO1_RMSK                                                                 0xffffffff
#define HWIO_GDBGEPINFO1_IN          \
        in_dword(HWIO_GDBGEPINFO1_ADDR)
#define HWIO_GDBGEPINFO1_INM(m)      \
        in_dword_masked(HWIO_GDBGEPINFO1_ADDR, m)
#define HWIO_GDBGEPINFO1_EPDEBUG_BMSK                                                         0xffffffff
#define HWIO_GDBGEPINFO1_EPDEBUG_SHFT                                                                0x0

#define HWIO_GPRTBIMAP_HSLO_ADDR                                                              (DWC_USB3_REG_BASE      + 0x0000c180)
#define HWIO_GPRTBIMAP_HSLO_PHYS                                                              (DWC_USB3_REG_BASE_PHYS + 0x0000c180)
#define HWIO_GPRTBIMAP_HSLO_OFFS                                                              (DWC_USB3_REG_BASE_OFFS + 0x0000c180)
#define HWIO_GPRTBIMAP_HSLO_RMSK                                                              0xffffffff
#define HWIO_GPRTBIMAP_HSLO_IN          \
        in_dword(HWIO_GPRTBIMAP_HSLO_ADDR)
#define HWIO_GPRTBIMAP_HSLO_INM(m)      \
        in_dword_masked(HWIO_GPRTBIMAP_HSLO_ADDR, m)
#define HWIO_GPRTBIMAP_HSLO_OUT(v)      \
        out_dword(HWIO_GPRTBIMAP_HSLO_ADDR,v)
#define HWIO_GPRTBIMAP_HSLO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPRTBIMAP_HSLO_ADDR,m,v,HWIO_GPRTBIMAP_HSLO_IN)
#define HWIO_GPRTBIMAP_HSLO_BINUM8_BMSK                                                       0xf0000000
#define HWIO_GPRTBIMAP_HSLO_BINUM8_SHFT                                                             0x1c
#define HWIO_GPRTBIMAP_HSLO_BINUM7_BMSK                                                        0xf000000
#define HWIO_GPRTBIMAP_HSLO_BINUM7_SHFT                                                             0x18
#define HWIO_GPRTBIMAP_HSLO_BINUM6_BMSK                                                         0xf00000
#define HWIO_GPRTBIMAP_HSLO_BINUM6_SHFT                                                             0x14
#define HWIO_GPRTBIMAP_HSLO_BINUM5_BMSK                                                          0xf0000
#define HWIO_GPRTBIMAP_HSLO_BINUM5_SHFT                                                             0x10
#define HWIO_GPRTBIMAP_HSLO_BINUM4_BMSK                                                           0xf000
#define HWIO_GPRTBIMAP_HSLO_BINUM4_SHFT                                                              0xc
#define HWIO_GPRTBIMAP_HSLO_BINUM3_BMSK                                                            0xf00
#define HWIO_GPRTBIMAP_HSLO_BINUM3_SHFT                                                              0x8
#define HWIO_GPRTBIMAP_HSLO_BINUM2_BMSK                                                             0xf0
#define HWIO_GPRTBIMAP_HSLO_BINUM2_SHFT                                                              0x4
#define HWIO_GPRTBIMAP_HSLO_BINUM1_BMSK                                                              0xf
#define HWIO_GPRTBIMAP_HSLO_BINUM1_SHFT                                                              0x0

#define HWIO_GPRTBIMAP_HSHI_ADDR                                                              (DWC_USB3_REG_BASE      + 0x0000c184)
#define HWIO_GPRTBIMAP_HSHI_PHYS                                                              (DWC_USB3_REG_BASE_PHYS + 0x0000c184)
#define HWIO_GPRTBIMAP_HSHI_OFFS                                                              (DWC_USB3_REG_BASE_OFFS + 0x0000c184)
#define HWIO_GPRTBIMAP_HSHI_RMSK                                                               0xfffffff
#define HWIO_GPRTBIMAP_HSHI_IN          \
        in_dword(HWIO_GPRTBIMAP_HSHI_ADDR)
#define HWIO_GPRTBIMAP_HSHI_INM(m)      \
        in_dword_masked(HWIO_GPRTBIMAP_HSHI_ADDR, m)
#define HWIO_GPRTBIMAP_HSHI_BINUM15_BMSK                                                       0xf000000
#define HWIO_GPRTBIMAP_HSHI_BINUM15_SHFT                                                            0x18
#define HWIO_GPRTBIMAP_HSHI_BINUM14_BMSK                                                        0xf00000
#define HWIO_GPRTBIMAP_HSHI_BINUM14_SHFT                                                            0x14
#define HWIO_GPRTBIMAP_HSHI_BINUM13_BMSK                                                         0xf0000
#define HWIO_GPRTBIMAP_HSHI_BINUM13_SHFT                                                            0x10
#define HWIO_GPRTBIMAP_HSHI_BINUM12_BMSK                                                          0xf000
#define HWIO_GPRTBIMAP_HSHI_BINUM12_SHFT                                                             0xc
#define HWIO_GPRTBIMAP_HSHI_BINUM11_BMSK                                                           0xf00
#define HWIO_GPRTBIMAP_HSHI_BINUM11_SHFT                                                             0x8
#define HWIO_GPRTBIMAP_HSHI_BINUM10_BMSK                                                            0xf0
#define HWIO_GPRTBIMAP_HSHI_BINUM10_SHFT                                                             0x4
#define HWIO_GPRTBIMAP_HSHI_BINUM9_BMSK                                                              0xf
#define HWIO_GPRTBIMAP_HSHI_BINUM9_SHFT                                                              0x0

#define HWIO_GPRTBIMAP_FSLO_ADDR                                                              (DWC_USB3_REG_BASE      + 0x0000c188)
#define HWIO_GPRTBIMAP_FSLO_PHYS                                                              (DWC_USB3_REG_BASE_PHYS + 0x0000c188)
#define HWIO_GPRTBIMAP_FSLO_OFFS                                                              (DWC_USB3_REG_BASE_OFFS + 0x0000c188)
#define HWIO_GPRTBIMAP_FSLO_RMSK                                                              0xffffffff
#define HWIO_GPRTBIMAP_FSLO_IN          \
        in_dword(HWIO_GPRTBIMAP_FSLO_ADDR)
#define HWIO_GPRTBIMAP_FSLO_INM(m)      \
        in_dword_masked(HWIO_GPRTBIMAP_FSLO_ADDR, m)
#define HWIO_GPRTBIMAP_FSLO_OUT(v)      \
        out_dword(HWIO_GPRTBIMAP_FSLO_ADDR,v)
#define HWIO_GPRTBIMAP_FSLO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPRTBIMAP_FSLO_ADDR,m,v,HWIO_GPRTBIMAP_FSLO_IN)
#define HWIO_GPRTBIMAP_FSLO_BINUM8_BMSK                                                       0xf0000000
#define HWIO_GPRTBIMAP_FSLO_BINUM8_SHFT                                                             0x1c
#define HWIO_GPRTBIMAP_FSLO_BINUM7_BMSK                                                        0xf000000
#define HWIO_GPRTBIMAP_FSLO_BINUM7_SHFT                                                             0x18
#define HWIO_GPRTBIMAP_FSLO_BINUM6_BMSK                                                         0xf00000
#define HWIO_GPRTBIMAP_FSLO_BINUM6_SHFT                                                             0x14
#define HWIO_GPRTBIMAP_FSLO_BINUM5_BMSK                                                          0xf0000
#define HWIO_GPRTBIMAP_FSLO_BINUM5_SHFT                                                             0x10
#define HWIO_GPRTBIMAP_FSLO_BINUM4_BMSK                                                           0xf000
#define HWIO_GPRTBIMAP_FSLO_BINUM4_SHFT                                                              0xc
#define HWIO_GPRTBIMAP_FSLO_BINUM3_BMSK                                                            0xf00
#define HWIO_GPRTBIMAP_FSLO_BINUM3_SHFT                                                              0x8
#define HWIO_GPRTBIMAP_FSLO_BINUM2_BMSK                                                             0xf0
#define HWIO_GPRTBIMAP_FSLO_BINUM2_SHFT                                                              0x4
#define HWIO_GPRTBIMAP_FSLO_BINUM1_BMSK                                                              0xf
#define HWIO_GPRTBIMAP_FSLO_BINUM1_SHFT                                                              0x0

#define HWIO_GPRTBIMAP_FSHI_ADDR                                                              (DWC_USB3_REG_BASE      + 0x0000c18c)
#define HWIO_GPRTBIMAP_FSHI_PHYS                                                              (DWC_USB3_REG_BASE_PHYS + 0x0000c18c)
#define HWIO_GPRTBIMAP_FSHI_OFFS                                                              (DWC_USB3_REG_BASE_OFFS + 0x0000c18c)
#define HWIO_GPRTBIMAP_FSHI_RMSK                                                               0xfffffff
#define HWIO_GPRTBIMAP_FSHI_IN          \
        in_dword(HWIO_GPRTBIMAP_FSHI_ADDR)
#define HWIO_GPRTBIMAP_FSHI_INM(m)      \
        in_dword_masked(HWIO_GPRTBIMAP_FSHI_ADDR, m)
#define HWIO_GPRTBIMAP_FSHI_BINUM15_BMSK                                                       0xf000000
#define HWIO_GPRTBIMAP_FSHI_BINUM15_SHFT                                                            0x18
#define HWIO_GPRTBIMAP_FSHI_BINUM14_BMSK                                                        0xf00000
#define HWIO_GPRTBIMAP_FSHI_BINUM14_SHFT                                                            0x14
#define HWIO_GPRTBIMAP_FSHI_BINUM13_BMSK                                                         0xf0000
#define HWIO_GPRTBIMAP_FSHI_BINUM13_SHFT                                                            0x10
#define HWIO_GPRTBIMAP_FSHI_BINUM12_BMSK                                                          0xf000
#define HWIO_GPRTBIMAP_FSHI_BINUM12_SHFT                                                             0xc
#define HWIO_GPRTBIMAP_FSHI_BINUM11_BMSK                                                           0xf00
#define HWIO_GPRTBIMAP_FSHI_BINUM11_SHFT                                                             0x8
#define HWIO_GPRTBIMAP_FSHI_BINUM10_BMSK                                                            0xf0
#define HWIO_GPRTBIMAP_FSHI_BINUM10_SHFT                                                             0x4
#define HWIO_GPRTBIMAP_FSHI_BINUM9_BMSK                                                              0xf
#define HWIO_GPRTBIMAP_FSHI_BINUM9_SHFT                                                              0x0

#define HWIO_GUCTL2_ADDR                                                                      (DWC_USB3_REG_BASE      + 0x0000c19c)
#define HWIO_GUCTL2_PHYS                                                                      (DWC_USB3_REG_BASE_PHYS + 0x0000c19c)
#define HWIO_GUCTL2_OFFS                                                                      (DWC_USB3_REG_BASE_OFFS + 0x0000c19c)
#define HWIO_GUCTL2_RMSK                                                                       0x3ffdfff
#define HWIO_GUCTL2_IN          \
        in_dword(HWIO_GUCTL2_ADDR)
#define HWIO_GUCTL2_INM(m)      \
        in_dword_masked(HWIO_GUCTL2_ADDR, m)
#define HWIO_GUCTL2_OUT(v)      \
        out_dword(HWIO_GUCTL2_ADDR,v)
#define HWIO_GUCTL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GUCTL2_ADDR,m,v,HWIO_GUCTL2_IN)
#define HWIO_GUCTL2_EN_HP_PM_TIMER_BMSK                                                        0x3f80000
#define HWIO_GUCTL2_EN_HP_PM_TIMER_SHFT                                                             0x13
#define HWIO_GUCTL2_NOLOWPWRDUR_BMSK                                                             0x78000
#define HWIO_GUCTL2_NOLOWPWRDUR_SHFT                                                                 0xf
#define HWIO_GUCTL2_RST_ACTBITLATER_BMSK                                                          0x4000
#define HWIO_GUCTL2_RST_ACTBITLATER_SHFT                                                             0xe
#define HWIO_GUCTL2_ENABLEEPCACHEEVICT_BMSK                                                       0x1000
#define HWIO_GUCTL2_ENABLEEPCACHEEVICT_SHFT                                                          0xc
#define HWIO_GUCTL2_DISABLECFC_BMSK                                                                0x800
#define HWIO_GUCTL2_DISABLECFC_SHFT                                                                  0xb
#define HWIO_GUCTL2_RXPINGDURATION_BMSK                                                            0x7e0
#define HWIO_GUCTL2_RXPINGDURATION_SHFT                                                              0x5
#define HWIO_GUCTL2_TXPINGDURATION_BMSK                                                             0x1f
#define HWIO_GUCTL2_TXPINGDURATION_SHFT                                                              0x0

#define HWIO_GHWPARAMS8_ADDR                                                                  (DWC_USB3_REG_BASE      + 0x0000c600)
#define HWIO_GHWPARAMS8_PHYS                                                                  (DWC_USB3_REG_BASE_PHYS + 0x0000c600)
#define HWIO_GHWPARAMS8_OFFS                                                                  (DWC_USB3_REG_BASE_OFFS + 0x0000c600)
#define HWIO_GHWPARAMS8_RMSK                                                                  0xffffffff
#define HWIO_GHWPARAMS8_IN          \
        in_dword(HWIO_GHWPARAMS8_ADDR)
#define HWIO_GHWPARAMS8_INM(m)      \
        in_dword_masked(HWIO_GHWPARAMS8_ADDR, m)
#define HWIO_GHWPARAMS8_GHWPARAMS8_32_0_BMSK                                                  0xffffffff
#define HWIO_GHWPARAMS8_GHWPARAMS8_32_0_SHFT                                                         0x0

#define HWIO_GTXFIFOPRIDEV_ADDR                                                               (DWC_USB3_REG_BASE      + 0x0000c610)
#define HWIO_GTXFIFOPRIDEV_PHYS                                                               (DWC_USB3_REG_BASE_PHYS + 0x0000c610)
#define HWIO_GTXFIFOPRIDEV_OFFS                                                               (DWC_USB3_REG_BASE_OFFS + 0x0000c610)
#define HWIO_GTXFIFOPRIDEV_RMSK                                                                     0xff
#define HWIO_GTXFIFOPRIDEV_IN          \
        in_dword(HWIO_GTXFIFOPRIDEV_ADDR)
#define HWIO_GTXFIFOPRIDEV_INM(m)      \
        in_dword_masked(HWIO_GTXFIFOPRIDEV_ADDR, m)
#define HWIO_GTXFIFOPRIDEV_OUT(v)      \
        out_dword(HWIO_GTXFIFOPRIDEV_ADDR,v)
#define HWIO_GTXFIFOPRIDEV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GTXFIFOPRIDEV_ADDR,m,v,HWIO_GTXFIFOPRIDEV_IN)
#define HWIO_GTXFIFOPRIDEV_GTXFIFOPRIDEV_BMSK                                                       0xff
#define HWIO_GTXFIFOPRIDEV_GTXFIFOPRIDEV_SHFT                                                        0x0

#define HWIO_GFLADJ_ADDR                                                                      (DWC_USB3_REG_BASE      + 0x0000c630)
#define HWIO_GFLADJ_PHYS                                                                      (DWC_USB3_REG_BASE_PHYS + 0x0000c630)
#define HWIO_GFLADJ_OFFS                                                                      (DWC_USB3_REG_BASE_OFFS + 0x0000c630)
#define HWIO_GFLADJ_RMSK                                                                      0xffbfffbf
#define HWIO_GFLADJ_IN          \
        in_dword(HWIO_GFLADJ_ADDR)
#define HWIO_GFLADJ_INM(m)      \
        in_dword_masked(HWIO_GFLADJ_ADDR, m)
#define HWIO_GFLADJ_OUT(v)      \
        out_dword(HWIO_GFLADJ_ADDR,v)
#define HWIO_GFLADJ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GFLADJ_ADDR,m,v,HWIO_GFLADJ_IN)
#define HWIO_GFLADJ_GFLADJ_REFCLK_240MHZDECR_PLS1_BMSK                                        0x80000000
#define HWIO_GFLADJ_GFLADJ_REFCLK_240MHZDECR_PLS1_SHFT                                              0x1f
#define HWIO_GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_BMSK                                            0x7f000000
#define HWIO_GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_SHFT                                                  0x18
#define HWIO_GFLADJ_GFLADJ_REFCLK_LPM_SEL_BMSK                                                  0x800000
#define HWIO_GFLADJ_GFLADJ_REFCLK_LPM_SEL_SHFT                                                      0x17
#define HWIO_GFLADJ_GFLADJ_REFCLK_FLADJ_BMSK                                                    0x3fff00
#define HWIO_GFLADJ_GFLADJ_REFCLK_FLADJ_SHFT                                                         0x8
#define HWIO_GFLADJ_GFLADJ_30MHZ_SDBND_SEL_BMSK                                                     0x80
#define HWIO_GFLADJ_GFLADJ_30MHZ_SDBND_SEL_SHFT                                                      0x7
#define HWIO_GFLADJ_GFLADJ_30MHZ_BMSK                                                               0x3f
#define HWIO_GFLADJ_GFLADJ_30MHZ_SHFT                                                                0x0

#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_ADDR(p)                                             (DWC_USB3_REG_BASE      + 0x0000c800 + 0x10 * (p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_PHYS(p)                                             (DWC_USB3_REG_BASE_PHYS + 0x0000c800 + 0x10 * (p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_OFFS(p)                                             (DWC_USB3_REG_BASE_OFFS + 0x0000c800 + 0x10 * (p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_RMSK                                                0xffffffff
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_MAXp                                                        15
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_INI(p)        \
        in_dword_masked(HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_ADDR(p), HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_RMSK)
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_INMI(p,mask)    \
        in_dword_masked(HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_ADDR(p), mask)
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_OUTI(p,val)    \
        out_dword(HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_ADDR(p),val)
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_ADDR(p),mask,val,HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_INI(p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_PARAMETER_BMSK                                      0xffffffff
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR2_PARAMETER_SHFT                                             0x0

#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_ADDR(p)                                             (DWC_USB3_REG_BASE      + 0x0000c804 + 0x10 * (p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_PHYS(p)                                             (DWC_USB3_REG_BASE_PHYS + 0x0000c804 + 0x10 * (p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_OFFS(p)                                             (DWC_USB3_REG_BASE_OFFS + 0x0000c804 + 0x10 * (p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_RMSK                                                0xffffffff
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_MAXp                                                        15
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_INI(p)        \
        in_dword_masked(HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_ADDR(p), HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_RMSK)
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_INMI(p,mask)    \
        in_dword_masked(HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_ADDR(p), mask)
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_OUTI(p,val)    \
        out_dword(HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_ADDR(p),val)
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_ADDR(p),mask,val,HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_INI(p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_PARAMETER_BMSK                                      0xffffffff
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR1_PARAMETER_SHFT                                             0x0

#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_ADDR(p)                                             (DWC_USB3_REG_BASE      + 0x0000c808 + 0x10 * (p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_PHYS(p)                                             (DWC_USB3_REG_BASE_PHYS + 0x0000c808 + 0x10 * (p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_OFFS(p)                                             (DWC_USB3_REG_BASE_OFFS + 0x0000c808 + 0x10 * (p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_RMSK                                                0xffffffff
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_MAXp                                                        15
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_INI(p)        \
        in_dword_masked(HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_ADDR(p), HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_RMSK)
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_INMI(p,mask)    \
        in_dword_masked(HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_ADDR(p), mask)
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_OUTI(p,val)    \
        out_dword(HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_ADDR(p),val)
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_ADDR(p),mask,val,HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_INI(p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_PARAMETER_BMSK                                      0xffffffff
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMDPAR0_PARAMETER_SHFT                                             0x0

#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_ADDR(p)                                                 (DWC_USB3_REG_BASE      + 0x0000c80c + 0x10 * (p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_PHYS(p)                                                 (DWC_USB3_REG_BASE_PHYS + 0x0000c80c + 0x10 * (p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_OFFS(p)                                                 (DWC_USB3_REG_BASE_OFFS + 0x0000c80c + 0x10 * (p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_RMSK                                                    0xfffffd0f
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_MAXp                                                            15
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_INI(p)        \
        in_dword_masked(HWIO_DEPCMDPAR2_REGS_p_DEPCMD_ADDR(p), HWIO_DEPCMDPAR2_REGS_p_DEPCMD_RMSK)
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_INMI(p,mask)    \
        in_dword_masked(HWIO_DEPCMDPAR2_REGS_p_DEPCMD_ADDR(p), mask)
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_OUTI(p,val)    \
        out_dword(HWIO_DEPCMDPAR2_REGS_p_DEPCMD_ADDR(p),val)
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_DEPCMDPAR2_REGS_p_DEPCMD_ADDR(p),mask,val,HWIO_DEPCMDPAR2_REGS_p_DEPCMD_INI(p))
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_COMMANDPARAM_BMSK                                       0xffff0000
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_COMMANDPARAM_SHFT                                             0x10
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_CMDSTATUS_BMSK                                              0xf000
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_CMDSTATUS_SHFT                                                 0xc
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_HIPRI_FORCERM_BMSK                                           0x800
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_HIPRI_FORCERM_SHFT                                             0xb
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_CMDACT_BMSK                                                  0x400
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_CMDACT_SHFT                                                    0xa
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_CMDIOC_BMSK                                                  0x100
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_CMDIOC_SHFT                                                    0x8
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_CMDTYP_BMSK                                                    0xf
#define HWIO_DEPCMDPAR2_REGS_p_DEPCMD_CMDTYP_SHFT                                                    0x0

#define HWIO_DEV_IMOD_REGS_p_DEV_IMOD_ADDR(p)                                                 (DWC_USB3_REG_BASE      + 0x0000ca00 + 0x4 * (p))
#define HWIO_DEV_IMOD_REGS_p_DEV_IMOD_PHYS(p)                                                 (DWC_USB3_REG_BASE_PHYS + 0x0000ca00 + 0x4 * (p))
#define HWIO_DEV_IMOD_REGS_p_DEV_IMOD_OFFS(p)                                                 (DWC_USB3_REG_BASE_OFFS + 0x0000ca00 + 0x4 * (p))
#define HWIO_DEV_IMOD_REGS_p_DEV_IMOD_RMSK                                                    0xffffffff
#define HWIO_DEV_IMOD_REGS_p_DEV_IMOD_MAXp                                                             0
#define HWIO_DEV_IMOD_REGS_p_DEV_IMOD_INI(p)        \
        in_dword_masked(HWIO_DEV_IMOD_REGS_p_DEV_IMOD_ADDR(p), HWIO_DEV_IMOD_REGS_p_DEV_IMOD_RMSK)
#define HWIO_DEV_IMOD_REGS_p_DEV_IMOD_INMI(p,mask)    \
        in_dword_masked(HWIO_DEV_IMOD_REGS_p_DEV_IMOD_ADDR(p), mask)
#define HWIO_DEV_IMOD_REGS_p_DEV_IMOD_OUTI(p,val)    \
        out_dword(HWIO_DEV_IMOD_REGS_p_DEV_IMOD_ADDR(p),val)
#define HWIO_DEV_IMOD_REGS_p_DEV_IMOD_OUTMI(p,mask,val) \
        out_dword_masked_ns(HWIO_DEV_IMOD_REGS_p_DEV_IMOD_ADDR(p),mask,val,HWIO_DEV_IMOD_REGS_p_DEV_IMOD_INI(p))
#define HWIO_DEV_IMOD_REGS_p_DEV_IMOD_DEVICE_IMODC_BMSK                                       0xffff0000
#define HWIO_DEV_IMOD_REGS_p_DEV_IMOD_DEVICE_IMODC_SHFT                                             0x10
#define HWIO_DEV_IMOD_REGS_p_DEV_IMOD_DEVICE_IMODI_BMSK                                           0xffff
#define HWIO_DEV_IMOD_REGS_p_DEV_IMOD_DEVICE_IMODI_SHFT                                              0x0

#define HWIO_DCFG_ADDR                                                                        (DWC_USB3_REG_BASE      + 0x0000c700)
#define HWIO_DCFG_PHYS                                                                        (DWC_USB3_REG_BASE_PHYS + 0x0000c700)
#define HWIO_DCFG_OFFS                                                                        (DWC_USB3_REG_BASE_OFFS + 0x0000c700)
#define HWIO_DCFG_RMSK                                                                          0xfff3ff
#define HWIO_DCFG_IN          \
        in_dword(HWIO_DCFG_ADDR)
#define HWIO_DCFG_INM(m)      \
        in_dword_masked(HWIO_DCFG_ADDR, m)
#define HWIO_DCFG_OUT(v)      \
        out_dword(HWIO_DCFG_ADDR,v)
#define HWIO_DCFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCFG_ADDR,m,v,HWIO_DCFG_IN)
#define HWIO_DCFG_IGNSTRMPP_BMSK                                                                0x800000
#define HWIO_DCFG_IGNSTRMPP_SHFT                                                                    0x17
#define HWIO_DCFG_LPMCAP_BMSK                                                                   0x400000
#define HWIO_DCFG_LPMCAP_SHFT                                                                       0x16
#define HWIO_DCFG_NUMP_BMSK                                                                     0x3e0000
#define HWIO_DCFG_NUMP_SHFT                                                                         0x11
#define HWIO_DCFG_INTRNUM_BMSK                                                                   0x1f000
#define HWIO_DCFG_INTRNUM_SHFT                                                                       0xc
#define HWIO_DCFG_DEVADDR_BMSK                                                                     0x3f8
#define HWIO_DCFG_DEVADDR_SHFT                                                                       0x3
#define HWIO_DCFG_DEVSPD_BMSK                                                                        0x7
#define HWIO_DCFG_DEVSPD_SHFT                                                                        0x0
#define HWIO_DCFG_DEVSPD_HIGHSPEED_FVAL                                                              0x0
#define HWIO_DCFG_DEVSPD_FULLSPEED_FVAL                                                              0x1
#define HWIO_DCFG_DEVSPD_SUPERSPEED_FVAL                                                             0x4

#define HWIO_DCTL_ADDR                                                                        (DWC_USB3_REG_BASE      + 0x0000c704)
#define HWIO_DCTL_PHYS                                                                        (DWC_USB3_REG_BASE_PHYS + 0x0000c704)
#define HWIO_DCTL_OFFS                                                                        (DWC_USB3_REG_BASE_OFFS + 0x0000c704)
#define HWIO_DCTL_RMSK                                                                        0xdfff1ffe
#define HWIO_DCTL_IN          \
        in_dword(HWIO_DCTL_ADDR)
#define HWIO_DCTL_INM(m)      \
        in_dword_masked(HWIO_DCTL_ADDR, m)
#define HWIO_DCTL_OUT(v)      \
        out_dword(HWIO_DCTL_ADDR,v)
#define HWIO_DCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCTL_ADDR,m,v,HWIO_DCTL_IN)
#define HWIO_DCTL_RUN_STOP_BMSK                                                               0x80000000
#define HWIO_DCTL_RUN_STOP_SHFT                                                                     0x1f
#define HWIO_DCTL_CSFTRST_BMSK                                                                0x40000000
#define HWIO_DCTL_CSFTRST_SHFT                                                                      0x1e
#define HWIO_DCTL_HIRDTHRES_BMSK                                                              0x1f000000
#define HWIO_DCTL_HIRDTHRES_SHFT                                                                    0x18
#define HWIO_DCTL_LPM_NYET_THRES_BMSK                                                           0xf00000
#define HWIO_DCTL_LPM_NYET_THRES_SHFT                                                               0x14
#define HWIO_DCTL_KEEPCONNECT_BMSK                                                               0x80000
#define HWIO_DCTL_KEEPCONNECT_SHFT                                                                  0x13
#define HWIO_DCTL_L1HIBERNATIONEN_BMSK                                                           0x40000
#define HWIO_DCTL_L1HIBERNATIONEN_SHFT                                                              0x12
#define HWIO_DCTL_CRS_BMSK                                                                       0x20000
#define HWIO_DCTL_CRS_SHFT                                                                          0x11
#define HWIO_DCTL_CSS_BMSK                                                                       0x10000
#define HWIO_DCTL_CSS_SHFT                                                                          0x10
#define HWIO_DCTL_INITU2ENA_BMSK                                                                  0x1000
#define HWIO_DCTL_INITU2ENA_SHFT                                                                     0xc
#define HWIO_DCTL_ACCEPTU2ENA_BMSK                                                                 0x800
#define HWIO_DCTL_ACCEPTU2ENA_SHFT                                                                   0xb
#define HWIO_DCTL_INITU1ENA_BMSK                                                                   0x400
#define HWIO_DCTL_INITU1ENA_SHFT                                                                     0xa
#define HWIO_DCTL_ACCEPTU1ENA_BMSK                                                                 0x200
#define HWIO_DCTL_ACCEPTU1ENA_SHFT                                                                   0x9
#define HWIO_DCTL_ULSTCHNGREQ_BMSK                                                                 0x1e0
#define HWIO_DCTL_ULSTCHNGREQ_SHFT                                                                   0x5
#define HWIO_DCTL_TSTCTL_BMSK                                                                       0x1e
#define HWIO_DCTL_TSTCTL_SHFT                                                                        0x1

#define HWIO_DEVTEN_ADDR                                                                      (DWC_USB3_REG_BASE      + 0x0000c708)
#define HWIO_DEVTEN_PHYS                                                                      (DWC_USB3_REG_BASE_PHYS + 0x0000c708)
#define HWIO_DEVTEN_OFFS                                                                      (DWC_USB3_REG_BASE_OFFS + 0x0000c708)
#define HWIO_DEVTEN_RMSK                                                                         0x153ff
#define HWIO_DEVTEN_IN          \
        in_dword(HWIO_DEVTEN_ADDR)
#define HWIO_DEVTEN_INM(m)      \
        in_dword_masked(HWIO_DEVTEN_ADDR, m)
#define HWIO_DEVTEN_OUT(v)      \
        out_dword(HWIO_DEVTEN_ADDR,v)
#define HWIO_DEVTEN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEVTEN_ADDR,m,v,HWIO_DEVTEN_IN)
#define HWIO_DEVTEN_ECCERREN_BMSK                                                                0x10000
#define HWIO_DEVTEN_ECCERREN_SHFT                                                                   0x10
#define HWIO_DEVTEN_L1WKUPEVTEN_BMSK                                                              0x4000
#define HWIO_DEVTEN_L1WKUPEVTEN_SHFT                                                                 0xe
#define HWIO_DEVTEN_VENDEVTSTRCVDEN_BMSK                                                          0x1000
#define HWIO_DEVTEN_VENDEVTSTRCVDEN_SHFT                                                             0xc
#define HWIO_DEVTEN_ERRTICERREVTEN_BMSK                                                            0x200
#define HWIO_DEVTEN_ERRTICERREVTEN_SHFT                                                              0x9
#define HWIO_DEVTEN_L1SUSPEN_BMSK                                                                  0x100
#define HWIO_DEVTEN_L1SUSPEN_SHFT                                                                    0x8
#define HWIO_DEVTEN_SOFTEVTEN_BMSK                                                                  0x80
#define HWIO_DEVTEN_SOFTEVTEN_SHFT                                                                   0x7
#define HWIO_DEVTEN_U3L2L1SUSPEN_BMSK                                                               0x40
#define HWIO_DEVTEN_U3L2L1SUSPEN_SHFT                                                                0x6
#define HWIO_DEVTEN_HIBERNATIONREQEVTEN_BMSK                                                        0x20
#define HWIO_DEVTEN_HIBERNATIONREQEVTEN_SHFT                                                         0x5
#define HWIO_DEVTEN_WKUPEVTEN_BMSK                                                                  0x10
#define HWIO_DEVTEN_WKUPEVTEN_SHFT                                                                   0x4
#define HWIO_DEVTEN_ULSTCNGEN_BMSK                                                                   0x8
#define HWIO_DEVTEN_ULSTCNGEN_SHFT                                                                   0x3
#define HWIO_DEVTEN_CONNECTDONEEVTEN_BMSK                                                            0x4
#define HWIO_DEVTEN_CONNECTDONEEVTEN_SHFT                                                            0x2
#define HWIO_DEVTEN_USBRSTEVTEN_BMSK                                                                 0x2
#define HWIO_DEVTEN_USBRSTEVTEN_SHFT                                                                 0x1
#define HWIO_DEVTEN_DISSCONNEVTEN_BMSK                                                               0x1
#define HWIO_DEVTEN_DISSCONNEVTEN_SHFT                                                               0x0

#define HWIO_DSTS_ADDR                                                                        (DWC_USB3_REG_BASE      + 0x0000c70c)
#define HWIO_DSTS_PHYS                                                                        (DWC_USB3_REG_BASE_PHYS + 0x0000c70c)
#define HWIO_DSTS_OFFS                                                                        (DWC_USB3_REG_BASE_OFFS + 0x0000c70c)
#define HWIO_DSTS_RMSK                                                                        0x33ffffff
#define HWIO_DSTS_IN          \
        in_dword(HWIO_DSTS_ADDR)
#define HWIO_DSTS_INM(m)      \
        in_dword_masked(HWIO_DSTS_ADDR, m)
#define HWIO_DSTS_OUT(v)      \
        out_dword(HWIO_DSTS_ADDR,v)
#define HWIO_DSTS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DSTS_ADDR,m,v,HWIO_DSTS_IN)
#define HWIO_DSTS_DCNRD_BMSK                                                                  0x20000000
#define HWIO_DSTS_DCNRD_SHFT                                                                        0x1d
#define HWIO_DSTS_SRE_BMSK                                                                    0x10000000
#define HWIO_DSTS_SRE_SHFT                                                                          0x1c
#define HWIO_DSTS_RSS_BMSK                                                                     0x2000000
#define HWIO_DSTS_RSS_SHFT                                                                          0x19
#define HWIO_DSTS_SSS_BMSK                                                                     0x1000000
#define HWIO_DSTS_SSS_SHFT                                                                          0x18
#define HWIO_DSTS_COREIDLE_BMSK                                                                 0x800000
#define HWIO_DSTS_COREIDLE_SHFT                                                                     0x17
#define HWIO_DSTS_DEVCTRLHLT_BMSK                                                               0x400000
#define HWIO_DSTS_DEVCTRLHLT_SHFT                                                                   0x16
#define HWIO_DSTS_USBLNKST_BMSK                                                                 0x3c0000
#define HWIO_DSTS_USBLNKST_SHFT                                                                     0x12
#define HWIO_DSTS_RXFIFOEMPTY_BMSK                                                               0x20000
#define HWIO_DSTS_RXFIFOEMPTY_SHFT                                                                  0x11
#define HWIO_DSTS_SOFFN_BMSK                                                                     0x1fff8
#define HWIO_DSTS_SOFFN_SHFT                                                                         0x3
#define HWIO_DSTS_CONNECTSPD_BMSK                                                                    0x7
#define HWIO_DSTS_CONNECTSPD_SHFT                                                                    0x0
#define HWIO_DSTS_CONNECTSPD_HIGHSPEED_FVAL                                                          0x0
#define HWIO_DSTS_CONNECTSPD_FULLSPEED_FVAL                                                          0x1
#define HWIO_DSTS_CONNECTSPD_SUPERSPEED_FVAL                                                         0x4

#define HWIO_DGCMDPAR_ADDR                                                                    (DWC_USB3_REG_BASE      + 0x0000c710)
#define HWIO_DGCMDPAR_PHYS                                                                    (DWC_USB3_REG_BASE_PHYS + 0x0000c710)
#define HWIO_DGCMDPAR_OFFS                                                                    (DWC_USB3_REG_BASE_OFFS + 0x0000c710)
#define HWIO_DGCMDPAR_RMSK                                                                    0xffffffff
#define HWIO_DGCMDPAR_IN          \
        in_dword(HWIO_DGCMDPAR_ADDR)
#define HWIO_DGCMDPAR_INM(m)      \
        in_dword_masked(HWIO_DGCMDPAR_ADDR, m)
#define HWIO_DGCMDPAR_OUT(v)      \
        out_dword(HWIO_DGCMDPAR_ADDR,v)
#define HWIO_DGCMDPAR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DGCMDPAR_ADDR,m,v,HWIO_DGCMDPAR_IN)
#define HWIO_DGCMDPAR_PARAMETER_BMSK                                                          0xffffffff
#define HWIO_DGCMDPAR_PARAMETER_SHFT                                                                 0x0

#define HWIO_DGCMD_ADDR                                                                       (DWC_USB3_REG_BASE      + 0x0000c714)
#define HWIO_DGCMD_PHYS                                                                       (DWC_USB3_REG_BASE_PHYS + 0x0000c714)
#define HWIO_DGCMD_OFFS                                                                       (DWC_USB3_REG_BASE_OFFS + 0x0000c714)
#define HWIO_DGCMD_RMSK                                                                           0xf5ff
#define HWIO_DGCMD_IN          \
        in_dword(HWIO_DGCMD_ADDR)
#define HWIO_DGCMD_INM(m)      \
        in_dword_masked(HWIO_DGCMD_ADDR, m)
#define HWIO_DGCMD_OUT(v)      \
        out_dword(HWIO_DGCMD_ADDR,v)
#define HWIO_DGCMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DGCMD_ADDR,m,v,HWIO_DGCMD_IN)
#define HWIO_DGCMD_CMDSTATUS_BMSK                                                                 0xf000
#define HWIO_DGCMD_CMDSTATUS_SHFT                                                                    0xc
#define HWIO_DGCMD_CMDACT_BMSK                                                                     0x400
#define HWIO_DGCMD_CMDACT_SHFT                                                                       0xa
#define HWIO_DGCMD_CMDIOC_BMSK                                                                     0x100
#define HWIO_DGCMD_CMDIOC_SHFT                                                                       0x8
#define HWIO_DGCMD_CMDTYP_BMSK                                                                      0xff
#define HWIO_DGCMD_CMDTYP_SHFT                                                                       0x0

#define HWIO_DALEPENA_ADDR                                                                    (DWC_USB3_REG_BASE      + 0x0000c720)
#define HWIO_DALEPENA_PHYS                                                                    (DWC_USB3_REG_BASE_PHYS + 0x0000c720)
#define HWIO_DALEPENA_OFFS                                                                    (DWC_USB3_REG_BASE_OFFS + 0x0000c720)
#define HWIO_DALEPENA_RMSK                                                                    0xffffffff
#define HWIO_DALEPENA_IN          \
        in_dword(HWIO_DALEPENA_ADDR)
#define HWIO_DALEPENA_INM(m)      \
        in_dword_masked(HWIO_DALEPENA_ADDR, m)
#define HWIO_DALEPENA_OUT(v)      \
        out_dword(HWIO_DALEPENA_ADDR,v)
#define HWIO_DALEPENA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DALEPENA_ADDR,m,v,HWIO_DALEPENA_IN)
#define HWIO_DALEPENA_USBACTEP_BMSK                                                           0xffffffff
#define HWIO_DALEPENA_USBACTEP_SHFT                                                                  0x0

/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/

#define GCC_CLK_CTL_REG_REG_BASE                                                              (CLK_CTL_BASE      + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_SIZE                                                         0x80000
#define GCC_CLK_CTL_REG_REG_BASE_USED                                                         0x7f000
#define GCC_CLK_CTL_REG_REG_BASE_PHYS                                                         (CLK_CTL_BASE_PHYS + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_OFFS                                                         0x00000000

#define HWIO_GCC_PCNOC_USB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00027034)
#define HWIO_GCC_PCNOC_USB_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027034)
#define HWIO_GCC_PCNOC_USB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027034)
#define HWIO_GCC_PCNOC_USB_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_PCNOC_USB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_USB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_USB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_USB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_USB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_USB_CBCR_IN)
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_ETR_USB_CBCR_IN)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_USB_HS_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00041000)
#define HWIO_GCC_USB_HS_BCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041000)
#define HWIO_GCC_USB_HS_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041000)
#define HWIO_GCC_USB_HS_BCR_RMSK                                                                     0x1
#define HWIO_GCC_USB_HS_BCR_IN          \
        in_dword(HWIO_GCC_USB_HS_BCR_ADDR)
#define HWIO_GCC_USB_HS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_BCR_ADDR, m)
#define HWIO_GCC_USB_HS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_BCR_ADDR,v)
#define HWIO_GCC_USB_HS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_BCR_ADDR,m,v,HWIO_GCC_USB_HS_BCR_IN)
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00041004)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041004)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041004)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_RMSK                                                      0xf000fff1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_IN          \
        in_dword(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CBCR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                 0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_BMSK                                        0x4000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                           0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                             0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                              0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                      0x2000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                         0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                           0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                            0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                     0x1000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                        0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                          0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                           0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_BMSK                                                    0xf00
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_SHFT                                                      0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK0_FVAL                                               0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK1_FVAL                                               0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK2_FVAL                                               0x2
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK3_FVAL                                               0x3
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK4_FVAL                                               0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK5_FVAL                                               0x5
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK6_FVAL                                               0x6
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK7_FVAL                                               0x7
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK8_FVAL                                               0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK9_FVAL                                               0x9
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK10_FVAL                                              0xa
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK11_FVAL                                              0xb
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK12_FVAL                                              0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK13_FVAL                                              0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK14_FVAL                                              0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK15_FVAL                                              0xf
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_BMSK                                                      0xf0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_SHFT                                                       0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK0_FVAL                                                0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK1_FVAL                                                0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK2_FVAL                                                0x2
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK3_FVAL                                                0x3
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK4_FVAL                                                0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK5_FVAL                                                0x5
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK6_FVAL                                                0x6
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK7_FVAL                                                0x7
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK8_FVAL                                                0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK9_FVAL                                                0x9
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK10_FVAL                                               0xa
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK11_FVAL                                               0xb
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK12_FVAL                                               0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK13_FVAL                                               0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK14_FVAL                                               0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK15_FVAL                                               0xf
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00041030)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041030)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041030)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_RMSK                                                 0xf0008001
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_IN)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                        0x70000000
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                              0x1c
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                0x8000
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                   0xf
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                           0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                            0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004100c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_PHYS                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004100c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004100c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_RMSK                                           0x80000001
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                       0x0
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_DISABLE_FVAL                               0x0
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_ENABLE_FVAL                                0x1

#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00041010)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041010)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041010)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_RMSK                                                  0x80000013
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_SHFT                                                  0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00041014)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041014)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041014)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_RMSK                                                       0x71f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                            0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                            0x1
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                            0x2
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                            0x3
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                            0x4
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                            0x5
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                            0x6
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                            0x7
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_SHFT                                                 0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                          0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                            0x1
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                          0x2
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                            0x3
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                          0x4
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                            0x5
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                          0x6
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                            0x7
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                          0x8
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                            0x9
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                          0xa
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                            0xb
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                          0xc
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                            0xd
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                          0xe
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                            0xf
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                         0x10
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                           0x11
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                         0x12
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                          0x13
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                        0x14
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                          0x15
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                        0x16
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                          0x17
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                        0x18
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                          0x19
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                        0x1a
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                          0x1b
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                        0x1c
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                          0x1d
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                        0x1e
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                          0x1f

#define HWIO_GCC_USB2A_PHY_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00041028)
#define HWIO_GCC_USB2A_PHY_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041028)
#define HWIO_GCC_USB2A_PHY_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041028)
#define HWIO_GCC_USB2A_PHY_BCR_RMSK                                                                  0x1
#define HWIO_GCC_USB2A_PHY_BCR_IN          \
        in_dword(HWIO_GCC_USB2A_PHY_BCR_ADDR)
#define HWIO_GCC_USB2A_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_BCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_BCR_IN)
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00041034)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041034)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041034)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_RMSK                                                           0x1
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_IN          \
        in_dword(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR, m)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR,v)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR,m,v,HWIO_GCC_USB2_HS_PHY_ONLY_BCR_IN)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00041038)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041038)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041038)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_RMSK                                                         0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_IN          \
        in_dword(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR, m)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR,v)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR,m,v,HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_IN)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_BLK_ARES_SHFT                                                0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_BLK_ARES_DISABLE_FVAL                                        0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_BLK_ARES_ENABLE_FVAL                                         0x1

#define HWIO_GCC_QUSB2_PHY_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004103c)
#define HWIO_GCC_QUSB2_PHY_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004103c)
#define HWIO_GCC_QUSB2_PHY_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004103c)
#define HWIO_GCC_QUSB2_PHY_BCR_RMSK                                                                  0x1
#define HWIO_GCC_QUSB2_PHY_BCR_IN          \
        in_dword(HWIO_GCC_QUSB2_PHY_BCR_ADDR)
#define HWIO_GCC_QUSB2_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUSB2_PHY_BCR_ADDR, m)
#define HWIO_GCC_QUSB2_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QUSB2_PHY_BCR_ADDR,v)
#define HWIO_GCC_QUSB2_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUSB2_PHY_BCR_ADDR,m,v,HWIO_GCC_QUSB2_PHY_BCR_IN)
#define HWIO_GCC_QUSB2_PHY_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_QUSB2_PHY_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_QUSB2_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_QUSB2_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0004102c)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004102c)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004102c)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN          \
        in_dword(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK                                                             0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_IN          \
        in_dword(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_USB_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_ENABLE_FVAL                                           0x1

/*----------------------------------------------------------------------------
 * MODULE: SECURITY_CONTROL_CORE
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_CORE_REG_BASE                                                            (SECURITY_CONTROL_BASE      + 0x00000000)
#define SECURITY_CONTROL_CORE_REG_BASE_SIZE                                                       0x7000
#define SECURITY_CONTROL_CORE_REG_BASE_USED                                                       0x6400
#define SECURITY_CONTROL_CORE_REG_BASE_PHYS                                                       (SECURITY_CONTROL_BASE_PHYS + 0x00000000)
#define SECURITY_CONTROL_CORE_REG_BASE_OFFS                                                       0x00000000

#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000000 + 0x4 * (n))
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_PHYS(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000000 + 0x4 * (n))
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_OFFS(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000000 + 0x4 * (n))
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_MAXn                                                              71
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n), HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_RMSK)
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_SHFT                                              0x0

#define HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000120)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000120)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000120)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR,m,v,HWIO_QFPROM_RAW_LCM_ROW_LSB_IN)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_LCM_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_LCM_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_LCM_STATE_TRANSITION_BMSK                             0x40000000
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_LCM_STATE_TRANSITION_SHFT                                   0x1e
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_SECURE_PHK_BMSK                                       0x20000000
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_SECURE_PHK_SHFT                                             0x1d
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_RSVD_BMSK                                                     0x1fffffe0
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_RSVD_SHFT                                                            0x5
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_EXTERNAL_BMSK                                                    0x10
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_EXTERNAL_SHFT                                                     0x4
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_INTERNAL_BMSK                                                     0x8
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_INTERNAL_SHFT                                                     0x3
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_FEAT_CONFIG_BMSK                                                  0x4
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_FEAT_CONFIG_SHFT                                                  0x2
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_HW_TEST_BMSK                                                         0x2
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_HW_TEST_SHFT                                                         0x1
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_SOC_PERSO_BMSK                                                       0x1
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_SOC_PERSO_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000124)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000124)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000124)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR,m,v,HWIO_QFPROM_RAW_LCM_ROW_MSB_IN)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_BPH_DISABLE_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_BPH_DISABLE_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_RSVD_BMSK                                                     0x7fffffff
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_RSVD_SHFT                                                            0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000128 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_PHYS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000128 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000128 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                               4
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                            0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                   0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000012c + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_PHYS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000012c + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000012c + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                               4
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_BMSK                                0x80000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_SHFT                                      0x1f
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                            0x7f000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                  0x18
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                              0xffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000150)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000150)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000150)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_BMSK                           0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_SHFT                                 0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_BMSK                               0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_SHFT                                     0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                    0x30000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                          0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_BMSK                                 0x8000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_SHFT                                      0x1b
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_BMSK                                0x4000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_SHFT                                     0x1a
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_ENABLE_FVAL                               0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_DISABLE_FVAL                              0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_BMSK                        0x2000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_SHFT                             0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                           0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                                0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                               0x800000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                   0x17
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_ENABLE_FVAL                             0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_DISABLE_FVAL                            0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                               0x400000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                   0x16
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SPARE_FVAL                              0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                    0x200000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                        0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_ENABLE_FVAL                                  0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_DISABLE_FVAL                                 0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                    0x100000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                        0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_ENABLE_FVAL                                  0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_DISABLE_FVAL                                 0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_BMSK                           0xe0000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_SHFT                              0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE3_BMSK                                          0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE3_SHFT                                             0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_BMSK                               0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_SHFT                                  0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE2_BMSK                                           0x7800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE2_SHFT                                              0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                              0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                                0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                            0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                              0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE1_BMSK                                            0x1c0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE1_SHFT                                              0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_BMSK                                         0x30
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_SHFT                                          0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_ENABLE_FVAL                                   0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_DISABLE_FVAL                                  0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                   0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                   0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE0_BMSK                                              0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE0_SHFT                                              0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_BMSK                            0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_SHFT                            0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_DISABLE_FVAL                    0x1

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000154)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000154)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000154)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE7_BMSK                                       0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE7_SHFT                                             0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                       0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                             0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_BMSK                        0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_SHFT                              0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                         0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                               0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_BMSK                                 0x8000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_SHFT                                      0x1b
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE6_BMSK                                        0x4000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE6_SHFT                                             0x1a
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_BMSK                             0x2000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_SHFT                                  0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_BMSK                                   0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_SHFT                                        0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_ENABLE_FVAL                                  0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_DISABLE_FVAL                                 0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                         0xf00000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                             0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_ENABLE_FVAL                                       0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_DISABLE_FVAL                                      0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_BMSK                                 0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_SHFT                                    0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_DISABLE_MSA_FVAL                         0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_ENABLE_MSA_FVAL                          0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_BMSK                                      0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_SHFT                                         0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_DISABLE_MSA_FVAL                              0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_ENABLE_MSA_FVAL                               0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_BMSK                      0x20000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_SHFT                         0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_BMSK                         0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_SHFT                            0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                           0xe000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                              0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_ENABLE_PATCHING_FVAL              0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_DISABLE_PATCHING_FVAL             0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                                0x1f00
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                   0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_BMSK                                0x80
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_SHFT                                 0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_BMSK                                     0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_SHFT                                      0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BMSK                                  0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_SHFT                                   0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM_FVAL        0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BOOT_FSM_BASED_BRING_UP_FVAL           0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_BMSK                                0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_SHFT                                 0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256_FVAL        0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128_FVAL        0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103_FVAL        0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_BMSK                                       0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_SHFT                                       0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                    0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                    0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_512KB_FVAL         0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_1MB_FVAL           0x1

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000158)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000158)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000158)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_BMSK                                 0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_SHFT                                       0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                       0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                             0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_BMSK                                    0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_SHFT                                          0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_NB_BMSK                                      0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_NB_SHFT                                            0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_CATM_BMSK                                     0x8000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_CATM_SHFT                                          0x1b
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_BMSK                         0x4000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_SHFT                              0x1a
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE2_BMSK                                        0x2000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE2_SHFT                                             0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE3_BMSK                                        0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE3_SHFT                                             0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_BMSK                                         0x800000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_SHFT                                             0x17
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_ENABLE_FVAL                                       0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_DISABLE_FVAL                                      0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_BMSK                                         0x400000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_SHFT                                             0x16
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_ENABLE_FVAL                                       0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_DISABLE_FVAL                                      0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                   0x200000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                       0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_ENABLE_FVAL                 0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_DISABLE_FVAL                0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                          0x100000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                              0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                           0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                              0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_BMSK                      0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_SHFT                         0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_ENABLE_FVAL                   0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_DISABLE_FVAL                  0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_BMSK                      0x20000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_SHFT                         0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_ENABLE_FVAL                   0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_DISABLE_FVAL                  0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_BMSK                      0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_SHFT                         0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_ENABLE_FVAL                   0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_DISABLE_FVAL                  0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_BMSK                       0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_SHFT                          0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_ENABLE_FVAL                   0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_DISABLE_FVAL                  0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                      0x4000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                         0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_ENABLE_FVAL                  0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_DISABLE_FVAL                 0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                      0x2000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                         0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_ENABLE_FVAL                  0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_DISABLE_FVAL                 0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                   0x1000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                      0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_ENABLE_FVAL               0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_DISABLE_FVAL              0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                     0x800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                       0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_ENABLE_FVAL                0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_DISABLE_FVAL               0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_BMSK                          0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_SHFT                            0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_BMSK                          0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_SHFT                            0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_BMSK                          0x100
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_SHFT                            0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_BMSK                           0x80
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_SHFT                            0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_BMSK                          0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_SHFT                           0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_BMSK                          0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_SHFT                           0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                       0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                        0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_ENABLE_FVAL                 0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_DISABLE_FVAL                0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                         0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                         0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_ENABLE_FVAL                  0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_DISABLE_FVAL                 0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_BMSK                                    0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_SHFT                                    0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_ENABLE_FVAL                             0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_DISABLE_FVAL                            0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                     0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                     0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_ENABLE_FVAL                              0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_DISABLE_FVAL                             0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                         0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                         0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_ENABLE_FVAL                                  0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_DISABLE_FVAL                                 0x1

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000015c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000015c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000015c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                       0xfe000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                             0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                      0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                           0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                              0xfff800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                   0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SPARE1_BMSK                                            0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SPARE1_SHFT                                              0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SPARE0_BMSK                                            0x3e0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SPARE0_SHFT                                              0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_BMSK                             0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_SHFT                              0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000160)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000160)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000160)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK             0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                    0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000164)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000164)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000164)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_7_BMSK                                      0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_7_SHFT                                            0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_6_BMSK                                      0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_6_SHFT                                            0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK               0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                     0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK             0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                   0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_BMSK                            0xf000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_SHFT                                 0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_BMSK                              0xf80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_SHFT                                  0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE1_BMSK                                          0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE1_SHFT                                             0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                      0x20000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                         0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_BMSK                            0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_SHFT                               0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK               0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                  0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_BMSK                              0x4000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_SHFT                                 0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_BMSK                              0x3000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_SHFT                                 0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_XO_FVAL                              0x0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_384_MHZ_FVAL                    0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_614_4_MHZ_FVAL                  0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_998_4_MHZ_FVAL                  0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_BMSK                                0x800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_SHFT                                  0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE10_9_BMSK                                         0x600
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE10_9_SHFT                                           0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_BMSK                                         0x180
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_SHFT                                           0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE0_BMSK                                             0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE0_SHFT                                              0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                             0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                              0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                  0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                   0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000168)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000168)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000168)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RSVD0_BMSK                                               0xfffffff0
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RSVD0_SHFT                                                      0x4
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_BMSK                                  0xf
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_SHFT                                  0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000016c)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000016c)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000016c)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RSVD1_BMSK                                               0xfffffffe
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RSVD1_SHFT                                                      0x1
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_BMSK                                        0x1
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_SHFT                                        0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000170)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000170)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000170)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RSVD0_BMSK                                               0xfffffff0
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RSVD0_SHFT                                                      0x4
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_BMSK                                  0xf
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_SHFT                                  0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000174)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000174)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000174)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RSVD0_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RSVD0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000178)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000178)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000178)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RSVD0_BMSK                                                   0xe0000000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RSVD0_SHFT                                                         0x1d
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_MACCHIATO_EN_BMSK                                            0x10000000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_MACCHIATO_EN_SHFT                                                  0x1c
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_FEATURE_ID_BMSK                                               0xff00000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_FEATURE_ID_SHFT                                                    0x14
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_JTAG_ID_BMSK                                                    0xfffff
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_JTAG_ID_SHFT                                                        0x0

#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000017c)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000017c)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000017c)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_PTE_DATA1_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_PTE_DATA1_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000180)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000180)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000180)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_SERIAL_NUM_BMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_SERIAL_NUM_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000184)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000184)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000184)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_PTE_DATA1_BMSK                                               0xffff0000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_PTE_DATA1_SHFT                                                     0x10
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_CHIP_ID_BMSK                                                     0xffff
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_CHIP_ID_SHFT                                                        0x0

#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000188)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000188)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000188)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_PTE_DATA0_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_PTE_DATA0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000018c)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000018c)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000018c)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_PTE_DATA1_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_PTE_DATA1_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000190)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000190)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000190)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_PTE_DATA0_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_PTE_DATA0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000194)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000194)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000194)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_PTE_DATA1_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_PTE_DATA1_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000198)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000198)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000198)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RSVD0_BMSK                                                    0x80000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RSVD0_SHFT                                                          0x1f
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG30_BMSK                                          0x40000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG30_SHFT                                                0x1e
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG30_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG30_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG29_BMSK                                          0x20000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG29_SHFT                                                0x1d
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG29_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG29_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG28_BMSK                                          0x10000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG28_SHFT                                                0x1c
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG28_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG28_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG27_BMSK                                           0x8000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG27_SHFT                                                0x1b
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG27_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG27_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG26_BMSK                                           0x4000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG26_SHFT                                                0x1a
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG26_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG26_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_USER_DATA_KEY_BMSK                                             0x2000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_USER_DATA_KEY_SHFT                                                  0x19
#define HWIO_QFPROM_RAW_RD_PERM_LSB_USER_DATA_KEY_ALLOW_READ_FVAL                                        0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_USER_DATA_KEY_DISABLE_READ_FVAL                                      0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                           0x1000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                                0x18
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IMAGE_ENCR_KEY1_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IMAGE_ENCR_KEY1_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_BOOT_ROM_PATCH_BMSK                                             0x800000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                 0x17
#define HWIO_QFPROM_RAW_RD_PERM_LSB_BOOT_ROM_PATCH_ALLOW_READ_FVAL                                       0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_BOOT_ROM_PATCH_DISABLE_READ_FVAL                                     0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                     0x400000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                         0x16
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_ALLOW_READ_FVAL                               0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_DISABLE_READ_FVAL                             0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SEC_BOOT_BMSK                                               0x200000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SEC_BOOT_SHFT                                                   0x15
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SEC_BOOT_ALLOW_READ_FVAL                                         0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SEC_BOOT_DISABLE_READ_FVAL                                       0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                         0x100000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                             0x14
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_ALLOW_READ_FVAL                                   0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_DISABLE_READ_FVAL                                 0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG19_BMSK                                              0x80000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG19_SHFT                                                 0x13
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG19_ALLOW_READ_FVAL                                       0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG19_DISABLE_READ_FVAL                                     0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG18_BMSK                                              0x40000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG18_SHFT                                                 0x12
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG18_ALLOW_READ_FVAL                                       0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG18_DISABLE_READ_FVAL                                     0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_CONFIG_BMSK                                                  0x20000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_CONFIG_SHFT                                                     0x11
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_CONFIG_ALLOW_READ_FVAL                                           0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_CONFIG_DISABLE_READ_FVAL                                         0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_BMSK                                                       0x10000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_SHFT                                                          0x10
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_ALLOW_READ_FVAL                                                0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_DISABLE_READ_FVAL                                              0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH0_BMSK                                                     0x8000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH0_SHFT                                                        0xf
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH0_ALLOW_READ_FVAL                                             0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH0_DISABLE_READ_FVAL                                           0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                              0x4000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                                 0xe
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_4_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_4_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                              0x2000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                                 0xd
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_3_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_3_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                              0x1000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                                 0xc
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_2_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_2_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                               0x800
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_1_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_1_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_BMSK                                                   0x400
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_SHFT                                                     0xa
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_ALLOW_READ_FVAL                                          0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_DISABLE_READ_FVAL                                        0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_BMSK                                                    0x200
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_SHFT                                                      0x9
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_ALLOW_READ_FVAL                                           0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_DISABLE_READ_FVAL                                         0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEC_EN_BMSK                                                        0x100
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEC_EN_SHFT                                                          0x8
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEC_EN_ALLOW_READ_FVAL                                               0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEC_EN_DISABLE_READ_FVAL                                             0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_BMSK                                                        0x80
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_SHFT                                                         0x7
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_ALLOW_READ_FVAL                                              0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_DISABLE_READ_FVAL                                            0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_BMSK                                                        0x40
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_SHFT                                                         0x6
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_ALLOW_READ_FVAL                                              0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_DISABLE_READ_FVAL                                            0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_BMSK                                                            0x20
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_SHFT                                                             0x5
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_ALLOW_READ_FVAL                                                  0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_DISABLE_READ_FVAL                                                0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MRC_2_0_BMSK                                                        0x10
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MRC_2_0_SHFT                                                         0x4
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MRC_2_0_ALLOW_READ_FVAL                                              0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MRC_2_0_DISABLE_READ_FVAL                                            0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CM_FEAT_CONFIG_BMSK                                                  0x8
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                  0x3
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CM_FEAT_CONFIG_ALLOW_READ_FVAL                                       0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CM_FEAT_CONFIG_DISABLE_READ_FVAL                                     0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                          0x4
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                          0x2
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_ALLOW_READ_FVAL                               0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_DISABLE_READ_FVAL                             0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_LCM_BMSK                                                             0x2
#define HWIO_QFPROM_RAW_RD_PERM_LSB_LCM_SHFT                                                             0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_LCM_ALLOW_READ_FVAL                                                  0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_LCM_DISABLE_READ_FVAL                                                0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                  0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                  0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CRI_CM_PRIVATE_ALLOW_READ_FVAL                                       0x0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CRI_CM_PRIVATE_DISABLE_READ_FVAL                                     0x1

#define HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000019c)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000019c)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000019c)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RSVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RSVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a0)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001a0)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001a0)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_WR_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RSVD0_BMSK                                                    0x80000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RSVD0_SHFT                                                          0x1f
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG30_BMSK                                          0x40000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG30_SHFT                                                0x1e
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG30_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG30_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG29_BMSK                                          0x20000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG29_SHFT                                                0x1d
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG29_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG29_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG28_BMSK                                          0x10000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG28_SHFT                                                0x1c
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG28_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG28_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG27_BMSK                                           0x8000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG27_SHFT                                                0x1b
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG27_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG27_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG26_BMSK                                           0x4000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG26_SHFT                                                0x1a
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG26_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG26_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_USER_DATA_KEY_BMSK                                             0x2000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_USER_DATA_KEY_SHFT                                                  0x19
#define HWIO_QFPROM_RAW_WR_PERM_LSB_USER_DATA_KEY_ALLOW_WRITE_FVAL                                       0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_USER_DATA_KEY_DISABLE_WRITE_FVAL                                     0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                           0x1000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                                0x18
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IMAGE_ENCR_KEY1_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IMAGE_ENCR_KEY1_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                             0x800000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                 0x17
#define HWIO_QFPROM_RAW_WR_PERM_LSB_BOOT_ROM_PATCH_ALLOW_WRITE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_BOOT_ROM_PATCH_DISABLE_WRITE_FVAL                                    0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                     0x400000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                         0x16
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_ALLOW_WRITE_FVAL                              0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_DISABLE_WRITE_FVAL                            0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                               0x200000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                                   0x15
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SEC_BOOT_ALLOW_WRITE_FVAL                                        0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SEC_BOOT_DISABLE_WRITE_FVAL                                      0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                         0x100000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                             0x14
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_ALLOW_WRITE_FVAL                                  0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_DISABLE_WRITE_FVAL                                0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG19_BMSK                                              0x80000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG19_SHFT                                                 0x13
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG19_ALLOW_WRITE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG19_DISABLE_WRITE_FVAL                                    0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG18_BMSK                                              0x40000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG18_SHFT                                                 0x12
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG18_ALLOW_WRITE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG18_DISABLE_WRITE_FVAL                                    0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_CONFIG_BMSK                                                  0x20000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_CONFIG_SHFT                                                     0x11
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_CONFIG_ALLOW_WRITE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_CONFIG_DISABLE_WRITE_FVAL                                        0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_BMSK                                                       0x10000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_SHFT                                                          0x10
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_ALLOW_WRITE_FVAL                                               0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_DISABLE_WRITE_FVAL                                             0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH0_BMSK                                                     0x8000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH0_SHFT                                                        0xf
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH0_ALLOW_WRITE_FVAL                                            0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH0_DISABLE_WRITE_FVAL                                          0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                              0x4000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                                 0xe
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_4_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_4_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                              0x2000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                                 0xd
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_3_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_3_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                              0x1000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                                 0xc
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_2_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_2_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                               0x800
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_1_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_1_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                   0x400
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                     0xa
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_ALLOW_WRITE_FVAL                                         0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_DISABLE_WRITE_FVAL                                       0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_BMSK                                                    0x200
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_SHFT                                                      0x9
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_ALLOW_WRITE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_DISABLE_WRITE_FVAL                                        0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEC_EN_BMSK                                                        0x100
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEC_EN_SHFT                                                          0x8
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEC_EN_ALLOW_WRITE_FVAL                                              0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEC_EN_DISABLE_WRITE_FVAL                                            0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_BMSK                                                        0x80
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_SHFT                                                         0x7
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_ALLOW_WRITE_FVAL                                             0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_DISABLE_WRITE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_BMSK                                                        0x40
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_SHFT                                                         0x6
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_ALLOW_WRITE_FVAL                                             0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_DISABLE_WRITE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_BMSK                                                            0x20
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_SHFT                                                             0x5
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_ALLOW_WRITE_FVAL                                                 0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_DISABLE_WRITE_FVAL                                               0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MRC_2_0_BMSK                                                        0x10
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MRC_2_0_SHFT                                                         0x4
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MRC_2_0_ALLOW_WRITE_FVAL                                             0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MRC_2_0_DISABLE_WRITE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CM_FEAT_CONFIG_BMSK                                                  0x8
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                  0x3
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CM_FEAT_CONFIG_ALLOW_WRITE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CM_FEAT_CONFIG_DISABLE_WRITE_FVAL                                    0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                          0x4
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                          0x2
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_ALLOW_WRITE_FVAL                              0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_DISABLE_WRITE_FVAL                            0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_LCM_BMSK                                                             0x2
#define HWIO_QFPROM_RAW_WR_PERM_LSB_LCM_SHFT                                                             0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_LCM_ALLOW_WRITE_FVAL                                                 0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_LCM_DISABLE_WRITE_FVAL                                               0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                  0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                  0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CRI_CM_PRIVATE_ALLOW_WRITE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CRI_CM_PRIVATE_DISABLE_WRITE_FVAL                                    0x1

#define HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a4)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001a4)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001a4)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_WR_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RSVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RSVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a8)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_PHYS                                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001a8)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001a8)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_LSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION31_FEC_EN_BMSK                                           0x80000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION31_FEC_EN_SHFT                                                 0x1f
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION31_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION31_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION30_FEC_EN_BMSK                                           0x40000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION30_FEC_EN_SHFT                                                 0x1e
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION30_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION30_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION29_FEC_EN_BMSK                                           0x20000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION29_FEC_EN_SHFT                                                 0x1d
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION29_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION29_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION28_FEC_EN_BMSK                                           0x10000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION28_FEC_EN_SHFT                                                 0x1c
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION28_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION28_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION27_FEC_EN_BMSK                                            0x8000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION27_FEC_EN_SHFT                                                 0x1b
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION27_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION27_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION26_FEC_EN_BMSK                                            0x4000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION26_FEC_EN_SHFT                                                 0x1a
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION26_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION26_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION25_FEC_EN_BMSK                                            0x2000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION25_FEC_EN_SHFT                                                 0x19
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION25_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION25_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION24_FEC_EN_BMSK                                            0x1000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION24_FEC_EN_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION24_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION24_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION23_FEC_EN_BMSK                                             0x800000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION23_FEC_EN_SHFT                                                 0x17
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION23_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION23_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION22_FEC_EN_BMSK                                             0x400000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION22_FEC_EN_SHFT                                                 0x16
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION22_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION22_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION21_FEC_EN_BMSK                                             0x200000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION21_FEC_EN_SHFT                                                 0x15
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION21_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION21_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION20_FEC_EN_BMSK                                             0x100000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION20_FEC_EN_SHFT                                                 0x14
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION20_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION20_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION19_FEC_EN_BMSK                                              0x80000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION19_FEC_EN_SHFT                                                 0x13
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION19_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION19_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION18_FEC_EN_BMSK                                              0x40000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION18_FEC_EN_SHFT                                                 0x12
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION18_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION18_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION17_FEC_EN_BMSK                                              0x20000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION17_FEC_EN_SHFT                                                 0x11
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION17_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION17_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION16_FEC_EN_BMSK                                              0x10000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION16_FEC_EN_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION16_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION16_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_BMSK                                               0x8000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_SHFT                                                  0xf
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_BMSK                                               0x4000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_SHFT                                                  0xe
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_BMSK                                               0x2000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_SHFT                                                  0xd
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_BMSK                                               0x1000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_SHFT                                                  0xc
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_BMSK                                                0x800
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_SHFT                                                  0xb
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_BMSK                                                0x400
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_SHFT                                                  0xa
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_BMSK                                                 0x200
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_SHFT                                                   0x9
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_DISABLE_FVAL                                           0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_ENABLE_FVAL                                            0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_BMSK                                                 0x100
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_SHFT                                                   0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_DISABLE_FVAL                                           0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_ENABLE_FVAL                                            0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_BMSK                                                  0x80
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_SHFT                                                   0x7
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_DISABLE_FVAL                                           0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_ENABLE_FVAL                                            0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_BMSK                                                  0x40
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_SHFT                                                   0x6
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_DISABLE_FVAL                                           0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_ENABLE_FVAL                                            0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_BMSK                                                  0x20
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_SHFT                                                   0x5
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_DISABLE_FVAL                                           0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_ENABLE_FVAL                                            0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_BMSK                                                  0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_SHFT                                                   0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_DISABLE_FVAL                                           0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_ENABLE_FVAL                                            0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_BMSK                                                   0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_SHFT                                                   0x3
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_DISABLE_FVAL                                           0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_ENABLE_FVAL                                            0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_BMSK                                                   0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_SHFT                                                   0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_DISABLE_FVAL                                           0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_ENABLE_FVAL                                            0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_BMSK                                                   0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_SHFT                                                   0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_DISABLE_FVAL                                           0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_ENABLE_FVAL                                            0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_BMSK                                                   0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_SHFT                                                   0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_DISABLE_FVAL                                           0x0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_ENABLE_FVAL                                            0x1

#define HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ac)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_PHYS                                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001ac)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001ac)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_MSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RSVD0_BMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RSVD0_SHFT                                                            0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001b0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001b0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                      0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                            0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_BMSK                                  0x40000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_SHFT                                        0x1e
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                                0x20000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                      0x1d
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_ENABLE_FVAL                                0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_DISABLE_FVAL                               0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_BMSK                             0x10000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_SHFT                                   0x1c
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_ENABLE_FVAL                             0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_DISABLE_FVAL                            0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SP_DISABLE_BMSK                                        0x8000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SP_DISABLE_SHFT                                             0x1b
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SP_DISABLE_ENABLE_FVAL                                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SP_DISABLE_DISABLE_FVAL                                      0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_BMSK                                       0x4000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_SHFT                                            0x1a
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_ENABLE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_DISABLE_FVAL                                     0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_BMSK                              0x2000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_SHFT                                   0x19
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE3_BMSK                                            0x1000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE3_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                  0x800000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                      0x17
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_ENABLE_FVAL                0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_DISABLE_FVAL               0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE2_BMSK                                             0x400000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE2_SHFT                                                 0x16
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_BMSK                              0x200000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_SHFT                                  0x15
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_USE_OEM_ID_FVAL                        0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_USE_SERIAL_NUM_FVAL                    0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_BMSK                               0x100000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_SHFT                                   0x14
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_ENABLE_FVAL                             0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_DISABLE_FVAL                            0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_BMSK                             0x80000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_SHFT                                0x13
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD1_BMSK                                               0x60000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD1_SHFT                                                  0x11
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE1_BMSK                                              0x10000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE1_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_BMSK                                      0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_SHFT                                         0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_BMSK                                              0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_SHFT                                                 0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_USE_GPIO_FVAL                                        0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_IGNORE_GPIO_ENABLE_WDOG_FVAL                         0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_BMSK                                     0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SHFT                                        0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_NORMAL_MODE_FVAL                            0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SECURE_MODE_FVAL                            0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_BMSK                                 0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_SHFT                                    0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD0_BMSK                                                 0xc00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD0_SHFT                                                   0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                             0x3e0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                               0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SPI_NAND_FVAL                                      0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_USB_FVAL                                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_PARALLEL_NAND_FVAL                                 0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_RESERVED_FVAL                                      0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_BMSK                                                 0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_SHFT                                                  0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_BMSK                                  0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_SHFT                                  0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB_FVAL        0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_NOT_USE_FORCE_USB_BOOT_PIN_FVAL        0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                     0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                     0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB_FVAL        0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_NOT_USE_FORCE_USB_BOOT_PIN_FVAL          0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_BMSK                                            0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_SHFT                                            0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_TIMEOUT_DISABLED_FVAL                           0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_TIMEOUT_ENABLED_90S_FVAL                        0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                         0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                         0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_DOWNLOADER_ENABLED_FVAL                      0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_DOWNLOADER_DISABLED_FVAL                     0x1

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001b4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001b4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_BMSK                                0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_SHFT                                      0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_ENABLE_FVAL                                0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_DISABLE_FVAL                               0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD0_BMSK                                            0x7fffc000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD0_SHFT                                                   0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ROOT_CERT_TOTAL_NUM_BMSK                                  0x3000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ROOT_CERT_TOTAL_NUM_SHFT                                     0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_BMSK                            0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_SHFT                              0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_BMSK                            0x400
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_SHFT                              0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_BMSK                            0x200
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_SHFT                              0x9
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_BMSK                             0x100
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_SHFT                               0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                     0x80
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                      0x7
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_ENABLE_FVAL                               0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_DISABLE_FVAL                              0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                     0x40
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                      0x6
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_ENABLE_FVAL                               0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_DISABLE_FVAL                              0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_BMSK                                0x20
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_SHFT                                 0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_BMSK                                0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_SHFT                                 0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_BMSK                                 0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_SHFT                                 0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_BMSK                                0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_SHFT                                0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_BMSK                                0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_SHFT                                0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_DISABLE_FVAL                        0x1

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b8)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001b8)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001b8)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_BMSK                                      0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_SHFT                                            0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_EKU_ENFORCEMENT_EN_BMSK                               0x40000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_EKU_ENFORCEMENT_EN_SHFT                                     0x1e
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD1_BMSK                                            0x3fff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD1_SHFT                                                  0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_BMSK                               0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_SHFT                                  0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_NOT_SECURE_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_SECURE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_BMSK                               0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_SHFT                                  0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_NOT_SECURE_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_SECURE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_BMSK                               0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_SHFT                                  0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_NOT_SECURE_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_SECURE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_BMSK                               0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_SHFT                                  0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_NOT_SECURE_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_SECURE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_BMSK                                0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_SHFT                                  0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_NOT_SECURE_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_SECURE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD0_BMSK                                                 0x7ff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001bc)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001bc)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001bc)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_BMSK                                   0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_SHFT                                         0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_BMSK                                            0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_SHFT                                               0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001c0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001c0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_VID_BMSK                                       0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_VID_SHFT                                             0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_PID_BMSK                                           0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_PID_SHFT                                              0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001c4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001c4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RSVD0_BMSK                                            0xffffff00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RSVD0_SHFT                                                   0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                               0xff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                                0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001c8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001c8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_BMSK                                  0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_SHFT                                        0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                       0x30000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                             0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_BMSK                                    0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_SHFT                                         0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_BMSK                                   0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_SHFT                                        0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_ENABLE_FVAL                                  0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_DISABLE_FVAL                                 0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_BMSK                           0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_SHFT                                0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                              0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                                   0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_ENABLE_FVAL                             0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_DISABLE_FVAL                            0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                                  0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                      0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_ENABLE_FVAL                                0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_DISABLE_FVAL                               0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                                  0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                      0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SPARE_FVAL                                 0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                       0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                           0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_ENABLE_FVAL                                     0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_DISABLE_FVAL                                    0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                       0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                           0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_ENABLE_FVAL                                     0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_DISABLE_FVAL                                    0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_BMSK                              0xe0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_SHFT                                 0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE3_BMSK                                             0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE3_SHFT                                                0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_BMSK                                  0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_SHFT                                     0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_ENABLE_FVAL                              0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_DISABLE_FVAL                             0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE2_BMSK                                              0x7800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE2_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                                 0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                                   0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                               0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                                 0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE1_BMSK                                               0x1c0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE1_SHFT                                                 0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_BMSK                                            0x30
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_SHFT                                             0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_ENABLE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_DISABLE_FVAL                                     0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                      0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                      0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_ENABLE_FVAL                               0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_DISABLE_FVAL                              0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE0_BMSK                                                 0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE0_SHFT                                                 0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_BMSK                               0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_SHFT                               0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_DISABLE_FVAL                       0x1

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001cc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001cc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001cc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE7_BMSK                                          0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE7_SHFT                                                0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                          0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                                0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_BMSK                           0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_SHFT                                 0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                            0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                                  0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_BMSK                                    0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_SHFT                                         0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE6_BMSK                                           0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE6_SHFT                                                0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_BMSK                                0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_SHFT                                     0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_ENABLE_FVAL                               0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_DISABLE_FVAL                              0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_BMSK                                      0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_SHFT                                           0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_ENABLE_FVAL                                     0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_DISABLE_FVAL                                    0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                            0xf00000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                                0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE0_ENABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE0_DISABLE_FVAL                                         0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_BMSK                                    0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_SHFT                                       0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_DISABLE_MSA_FVAL                            0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_ENABLE_MSA_FVAL                             0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_BMSK                                         0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_SHFT                                            0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_DISABLE_MSA_FVAL                                 0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_ENABLE_MSA_FVAL                                  0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_BMSK                         0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_SHFT                            0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_BMSK                            0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_SHFT                               0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                              0xe000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                                 0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_ENABLE_PATCHING_FVAL                 0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_DISABLE_PATCHING_FVAL                0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                                   0x1f00
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                      0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_BMSK                                   0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_SHFT                                    0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_BMSK                                        0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_SHFT                                         0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BMSK                                     0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_SHFT                                      0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM_FVAL        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BOOT_FSM_BASED_BRING_UP_FVAL              0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_BMSK                                   0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_SHFT                                    0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256_FVAL        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128_FVAL        0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103_FVAL        0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_BMSK                                          0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_SHFT                                          0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                       0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_512KB_FVAL            0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_1MB_FVAL              0x1

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001d0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001d0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                          0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                                0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_BMSK                                       0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_SHFT                                             0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_NB_BMSK                                         0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_NB_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_CATM_BMSK                                        0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_CATM_SHFT                                             0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_BMSK                            0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_SHFT                                 0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE2_BMSK                                           0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE2_SHFT                                                0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE3_BMSK                                           0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE3_SHFT                                                0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE4_BMSK                                            0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE4_SHFT                                                0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE4_ENABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE4_DISABLE_FVAL                                         0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE5_BMSK                                            0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE5_SHFT                                                0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE5_ENABLE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE5_DISABLE_FVAL                                         0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                      0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                          0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                             0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                                 0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                              0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                                 0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_BMSK                         0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_SHFT                            0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_BMSK                         0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_SHFT                            0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_BMSK                         0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_SHFT                            0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_BMSK                          0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_SHFT                             0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                         0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                            0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                         0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                            0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                      0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                         0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_ENABLE_FVAL                  0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_DISABLE_FVAL                 0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                        0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                          0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_ENABLE_FVAL                   0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_DISABLE_FVAL                  0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_BMSK                             0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_SHFT                               0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_BMSK                             0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_SHFT                               0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_BMSK                             0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_SHFT                               0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_BMSK                              0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_SHFT                               0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_BMSK                             0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_SHFT                              0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_BMSK                             0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_SHFT                              0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                          0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                           0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                            0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                            0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_BMSK                                       0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_SHFT                                       0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_ENABLE_FVAL                                0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_DISABLE_FVAL                               0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                        0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                        0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_ENABLE_FVAL                                 0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_DISABLE_FVAL                                0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                            0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                            0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_ENABLE_FVAL                                     0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_DISABLE_FVAL                                    0x1

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001d4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001d4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                          0xfe000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                                0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                         0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                              0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                                 0xfff800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                      0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SPARE1_BMSK                                               0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SPARE1_SHFT                                                 0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SPARE0_BMSK                                               0x3e0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SPARE0_SHFT                                                 0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_BMSK                                0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_SHFT                                 0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001d8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001d8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK                0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                       0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001dc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001dc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001dc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_7_BMSK                                         0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_7_SHFT                                               0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_6_BMSK                                         0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_6_SHFT                                               0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK                  0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                        0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                      0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_BMSK                               0xf000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_SHFT                                    0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_BMSK                                 0xf80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_SHFT                                     0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE1_BMSK                                             0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE1_SHFT                                                0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                         0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                            0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_BMSK                               0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_SHFT                                  0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK                  0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                     0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_BMSK                                 0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_SHFT                                    0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_BMSK                                 0x3000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_SHFT                                    0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_XO_FVAL                                 0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_384_MHZ_FVAL                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_614_4_MHZ_FVAL                     0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_998_4_MHZ_FVAL                     0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_BMSK                                   0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_SHFT                                     0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE10_9_BMSK                                            0x600
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE10_9_SHFT                                              0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_BMSK                                            0x180
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_SHFT                                              0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE0_BMSK                                                0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE0_SHFT                                                 0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                                0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                                 0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                     0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                      0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e0)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001e0)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001e0)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_XBL0_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_XBL0_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e4)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001e4)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001e4)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_XBL1_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_XBL1_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e8)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001e8)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001e8)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_BMSK                               0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_SHFT                                      0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ec)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001ec)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001ec)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_XBL_SEC_BMSK                                          0xfe000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_XBL_SEC_SHFT                                                0x19
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_AOP_BMSK                                               0x1fe0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_AOP_SHFT                                                    0x11
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_TZ_BMSK                                                  0x1ffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_TZ_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f0)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001f0)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001f0)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_XBL_CONFIG_1_0_BMSK                                   0xc0000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_XBL_CONFIG_1_0_SHFT                                         0x1e
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_BMSK                                  0x3e000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_SHFT                                        0x19
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_BMSK                              0x1000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_SHFT                                   0x18
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_RPMB_KEY_NOT_PROVISIONED_FVAL           0x0
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_RPMB_KEY_PROVISIONED_FVAL               0x1
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_BMSK                                0xffff00
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_SHFT                                     0x8
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_SAFESWITCH_BMSK                                             0xff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_SAFESWITCH_SHFT                                              0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f4)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001f4)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001f4)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_XBL_CONFIG_5_2_BMSK                                   0xf0000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_XBL_CONFIG_5_2_SHFT                                         0x1c
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_BMSK                                        0xffe0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_SHFT                                             0x11
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_BMSK                                        0x1f000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_SHFT                                            0xc
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_HYPERVISOR_BMSK                                            0xfff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_HYPERVISOR_SHFT                                              0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f8)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001f8)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001f8)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MSS_BMSK                                              0xffff0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MSS_SHFT                                                    0x10
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MISC_BMSK                                                 0xffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MISC_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001fc)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001fc)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001fc)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_SIMLOCK_BMSK                                          0x80000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_SIMLOCK_SHFT                                                0x1f
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_TX_BMSK                                               0x7ffffff0
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_TX_SHFT                                                      0x4
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_BMSK                                 0xf
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_SHFT                                 0x0

#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000200 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_PHYS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000200 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000200 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_MAXn                                                             6
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_HASH_DATA0_BMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_HASH_DATA0_SHFT                                                0x0

#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000204 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_PHYS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000204 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000204 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_MAXn                                                             6
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RSVD1_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RSVD1_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_HASH_DATA1_BMSK                                           0xffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_HASH_DATA1_SHFT                                                0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000238)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000238)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000238)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_SVS_BMSK                                    0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_SVS_SHFT                                          0x18
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_NOM_BMSK                                      0xfff000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_NOM_SHFT                                           0xc
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_TUR_BMSK                                         0xfff
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_TUR_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000023c)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000023c)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000023c)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_SPARE_R71_BMSK                                             0xff800000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_SPARE_R71_SHFT                                                   0x17
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_DIS_CPR_BMSK                                            0x400000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_DIS_CPR_SHFT                                                0x16
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR_GLOBAL_RC_BMSK                                           0x380000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR_GLOBAL_RC_SHFT                                               0x13
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_TARG_VOLT_TUR_BMSK                                       0x7e000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_TARG_VOLT_TUR_SHFT                                           0xd
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_SVS_BMSK                                           0x1c00
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_SVS_SHFT                                              0xa
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_NOM_BMSK                                            0x380
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_NOM_SHFT                                              0x7
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_TUR_BMSK                                             0x70
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_TUR_SHFT                                              0x4
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_QUOT_VMIN_SVS_BMSK                                           0xf
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_QUOT_VMIN_SVS_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000240)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000240)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000240)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_SPARE_31_28_BMSK                                           0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_SPARE_31_28_SHFT                                                 0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_SVS_BMSK                                     0xf800000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_SVS_SHFT                                          0x17
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_NOM_BMSK                                      0x7c0000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_NOM_SHFT                                          0x12
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_TUR_BMSK                                       0x3e000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_TUR_SHFT                                           0xd
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_DIS_CPR_BMSK                                              0x1000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_DIS_CPR_SHFT                                                 0xc
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR2_TARG_VOLT_SVS_BMSK                                         0xfc0
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR2_TARG_VOLT_SVS_SHFT                                           0x6
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR2_TARG_VOLT_NOM_BMSK                                          0x3f
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR2_TARG_VOLT_NOM_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000244)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000244)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000244)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_SPARE_31_24_BMSK                                           0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_SPARE_31_24_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR_LOCAL_RC_BMSK                                            0xe00000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR_LOCAL_RC_SHFT                                                0x15
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOMPLUS_BMSK                                  0x1f0000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOMPLUS_SHFT                                      0x10
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_SVS_BMSK                                        0xf800
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_SVS_SHFT                                           0xb
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOM_BMSK                                         0x7c0
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOM_SHFT                                           0x6
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_TUR_BMSK                                          0x3e
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_TUR_SHFT                                           0x1
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_DIS_CPR_BMSK                                                 0x1
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_DIS_CPR_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000248)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000248)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000248)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IDDQ_CX_ACTIVE_BIT_BMSK                                    0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IDDQ_CX_ACTIVE_BIT_SHFT                                          0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IDDQ_APC_ACTIVE_BMSK                                        0x7f80000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IDDQ_APC_ACTIVE_SHFT                                             0x13
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_SVS_BMSK                                          0x7e000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_SVS_SHFT                                              0xd
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_NOMINAL_BMSK                                       0x1f80
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_NOMINAL_SHFT                                          0x7
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_TURBO_BMSK                                           0x7f
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_TURBO_SHFT                                            0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000024c)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000024c)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000024c)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_SPARE_BITS_31_24_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_SPARE_BITS_31_24_SHFT                                            0x18
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M1_BMSK                                                 0xe00000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M1_SHFT                                                     0x15
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M0_BMSK                                                 0x1c0000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M0_SHFT                                                     0x12
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_G_B0_BMSK                                                     0x38000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_G_B0_SHFT                                                         0xf
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CLK_B_BMSK                                                     0x6000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CLK_B_SHFT                                                        0xd
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CAP_B_BMSK                                                     0x1800
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CAP_B_SHFT                                                        0xb
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_SAR_B_BMSK                                                      0x600
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_SAR_B_SHFT                                                        0x9
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IDDQ_MX_ACTIVE_BMSK                                             0x1f8
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IDDQ_MX_ACTIVE_SHFT                                               0x3
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IDDQ_CX_ACTIVE_BIT_BMSK                                           0x7
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IDDQ_CX_ACTIVE_BIT_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000250)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000250)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000250)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_SPARE1_BMSK                                                0xfe000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_SPARE1_SHFT                                                      0x19
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_VREF_B1_BMSK                                                0x1800000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_VREF_B1_SHFT                                                     0x17
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M3_BMSK                                                 0x700000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M3_SHFT                                                     0x14
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M2_BMSK                                                  0xe0000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M2_SHFT                                                     0x11
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M1_BMSK                                                  0x1c000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M1_SHFT                                                      0xe
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M0_BMSK                                                   0x3800
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M0_SHFT                                                      0xb
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_G_B1_BMSK                                                       0x700
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_G_B1_SHFT                                                         0x8
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_VREF_B0_BMSK                                                     0xc0
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_VREF_B0_SHFT                                                      0x6
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B0M3_BMSK                                                     0x38
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B0M3_SHFT                                                      0x3
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_BOM2_BMSK                                                      0x7
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_BOM2_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000254)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000254)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000254)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_SPARE_BITS_BMSK                                            0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_SPARE_BITS_SHFT                                                  0x18
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_SPARE_BMSK                                                   0xc00000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_SPARE_SHFT                                                       0x16
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_GNSS_ADC_CALIB_BMSK                                          0x380000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_GNSS_ADC_CALIB_SHFT                                              0x13
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_MODEM_TXDAC_FUSEFLAG_BMSK                                     0x40000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_MODEM_TXDAC_FUSEFLAG_SHFT                                        0x12
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_SPARE_BMSK                                         0x3fc00
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_SPARE_SHFT                                             0xa
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_RANGE_CORR_BMSK                                      0x200
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_RANGE_CORR_SHFT                                        0x9
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_AVEG_CORR_BMSK                                       0x100
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_AVEG_CORR_SHFT                                         0x8
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_RPOLY_CAL_BMSK                                        0xff
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_RPOLY_CAL_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000258)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000258)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000258)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS1_POINT2_BMSK                                         0xfc000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS1_POINT2_SHFT                                               0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS1_POINT1_BMSK                                          0x3f00000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS1_POINT1_SHFT                                               0x14
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS0_POINT2_BMSK                                            0xfc000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS0_POINT2_SHFT                                                0xe
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS0_POINT1_BMSK                                             0x3f00
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS0_POINT1_SHFT                                                0x8
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS_BASE0_BMSK                                                 0xff
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS_BASE0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000025c)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000025c)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000025c)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_SPARE_BITS_BMSK                                            0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_SPARE_BITS_SHFT                                                  0x18
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS3_POINT2_BMSK                                           0xfc0000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS3_POINT2_SHFT                                               0x12
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS3_POINT1_BMSK                                            0x3f000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS3_POINT1_SHFT                                                0xc
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS2_POINT2_BMSK                                              0xfc0
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS2_POINT2_SHFT                                                0x6
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS2_POINT1_BMSK                                               0x3f
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS2_POINT1_SHFT                                                0x0

#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000260)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000260)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000260)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW5_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_SPARE_23_31_BMSK                                           0xff800000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_SPARE_23_31_SHFT                                                 0x17
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS_CALIB_BMSK                                             0x700000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS_CALIB_SHFT                                                 0x14
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS_BASE1_BMSK                                              0xff000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS_BASE1_SHFT                                                  0xc
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS4_POINT2_BMSK                                              0xfc0
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS4_POINT2_SHFT                                                0x6
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS4_POINT1_BMSK                                               0x3f
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS4_POINT1_SHFT                                                0x0

#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000264)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000264)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000264)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW5_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_SPARE_10_9_BMSK                                                 0x600
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_SPARE_10_9_SHFT                                                   0x9
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR1_TARG_VOLT_SVSPLUS_BMSK                                     0x1f0
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR1_TARG_VOLT_SVSPLUS_SHFT                                       0x4
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_SPARE_0_3_BMSK                                                    0xf
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_SPARE_0_3_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000268)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000268)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000268)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW6_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_SPARE_31_26_BMSK                                           0xfc000000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_SPARE_31_26_SHFT                                                 0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_VREF_BMSK                                               0x3e00000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_VREF_SHFT                                                    0x15
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_LDO_Q_BMSK                                               0x1f0000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_LDO_Q_SHFT                                                   0x10
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_LDO_I_BMSK                                                 0xf800
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_LDO_I_SHFT                                                    0xb

#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000026c)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000026c)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000026c)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW6_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000270)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000270)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000270)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW7_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000274)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000274)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000274)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW7_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000278)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000278)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000278)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW8_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000027c)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000027c)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000027c)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW8_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000280)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000280)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000280)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW9_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000284)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000284)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000284)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW9_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000288)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000288)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000288)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW10_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_SPARE_31_0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_SPARE_31_0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000028c)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000028c)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000028c)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW10_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SPARE_31_0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SPARE_31_0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000290)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000290)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000290)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW11_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SPARE_31_0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SPARE_31_0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000294)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000294)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000294)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW11_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_SPARE_31_0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_SPARE_31_0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000298 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_PHYS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000298 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000298 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_MAXn                                                          11
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_REDUN_DATA_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_REDUN_DATA_SHFT                                              0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000029c + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_PHYS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000029c + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000029c + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_MAXn                                                          11
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_REDUN_DATA_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_REDUN_DATA_SHFT                                              0x0

#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000268 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_PHYS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000268 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000268 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_MAXn                                                            19
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n), HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INI(n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_QC_SPARE_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_QC_SPARE_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000026c + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_PHYS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000026c + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000026c + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_MAXn                                                            19
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n), HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INI(n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RSVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RSVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_QC_SPARE_BMSK                                             0xffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_QC_SPARE_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000308 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_PHYS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000308 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OFFS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000308 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_MAXn                                                   1
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_BMSK                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_SHFT                                       0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000030c + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_PHYS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000030c + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OFFS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000030c + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_MAXn                                                   1
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RSVD1_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RSVD1_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_FEC_VALUE_BMSK                                0x7f000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_FEC_VALUE_SHFT                                      0x18
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_BMSK                                  0xffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_SHFT                                       0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000318)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_PHYS                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000318)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OFFS                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000318)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_BMSK                                    0xffff0000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_SHFT                                          0x10
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_BMSK                                    0xffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_SHFT                                       0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000031c)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_PHYS                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000031c)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OFFS                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000031c)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD1_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD1_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_FEC_VALUE_BMSK                                0x7f000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_FEC_VALUE_SHFT                                      0x18
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_BMSK                                      0xffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000320 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_PHYS(n)                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000320 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OFFS(n)                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000320 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_MAXn                                                         1
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                            0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                            0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                             0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                            0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                             0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000324 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_PHYS(n)                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000324 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OFFS(n)                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000324 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_MAXn                                                         1
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RSVD1_BMSK                                          0x80000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RSVD1_SHFT                                                0x1f
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_BMSK                                      0x7f000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_SHFT                                            0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                            0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                             0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                            0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000330 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_PHYS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000330 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000330 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                               3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                            0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                   0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000334 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_PHYS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000334 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000334 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                               3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_BMSK                                0x80000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_SHFT                                      0x1f
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                            0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                  0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                              0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                   0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000350)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_PHYS                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000350)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OFFS                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000350)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                            0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                   0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000354)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_PHYS                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000354)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OFFS                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000354)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_BMSK                                0x80000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_SHFT                                      0x1f
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                            0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                  0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                                  0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                       0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000358 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PHYS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000358 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000358 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_MAXn                                                           35
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA_BMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA_SHFT                                               0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000035c + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PHYS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000035c + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000035c + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_MAXn                                                           35
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD0_BMSK                                               0xfe0000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD0_SHFT                                                   0x11
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_ADDR_BMSK                                           0x1fffe
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_ADDR_SHFT                                               0x1
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                                 0x1
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000478 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_PHYS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000478 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000478 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_MAXn                                                      1
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_BMSK                                   0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_SHFT                                          0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000047c + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_PHYS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000047c + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000047c + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_MAXn                                                      1
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RSVD1_BMSK                                       0x80000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RSVD1_SHFT                                             0x1f
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_FEC_VALUE_BMSK                                   0x7f000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_FEC_VALUE_SHFT                                         0x18
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_BMSK                                     0xffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_SHFT                                          0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000488)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000488)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000488)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_BMSK                                       0xffff0000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_SHFT                                             0x10
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_BMSK                                       0xffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_SHFT                                          0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000048c)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000048c)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000048c)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD1_BMSK                                       0x80000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD1_SHFT                                             0x1f
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_FEC_VALUE_BMSK                                   0x7f000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_FEC_VALUE_SHFT                                         0x18
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_BMSK                                         0xffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_SHFT                                              0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000490 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_PHYS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000490 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_OFFS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000490 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_MAXn                                                        3
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_BMSK                                 0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_SHFT                                        0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000494 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_PHYS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000494 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_OFFS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000494 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_MAXn                                                        3
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RSVD1_BMSK                                         0x80000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RSVD1_SHFT                                               0x1f
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_FEC_VALUE_BMSK                                     0x7f000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_FEC_VALUE_SHFT                                           0x18
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_BMSK                                   0xffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_SHFT                                        0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000004b0)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_PHYS                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000004b0)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000004b0)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_BMSK                                 0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_SHFT                                        0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000004b4)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_PHYS                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000004b4)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000004b4)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD1_BMSK                                         0x80000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD1_SHFT                                               0x1f
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_FEC_VALUE_BMSK                                     0x7f000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_FEC_VALUE_SHFT                                           0x18
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD0_BMSK                                           0xffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD0_SHFT                                                0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000318 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_PHYS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000318 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000318 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_MAXn                                                      29
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000031c + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_PHYS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000031c + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000031c + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_MAXn                                                      29
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000320 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_PHYS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000320 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000320 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_MAXn                                                      29
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000324 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_PHYS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000324 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000324 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_MAXn                                                      29
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000004f8)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000004f8)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000004f8)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000004fc)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000004fc)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000004fc)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_BLOW_TIMER_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000203c)
#define HWIO_QFPROM_BLOW_TIMER_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000203c)
#define HWIO_QFPROM_BLOW_TIMER_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000203c)
#define HWIO_QFPROM_BLOW_TIMER_RMSK                                                                    0xfff
#define HWIO_QFPROM_BLOW_TIMER_IN          \
        in_dword(HWIO_QFPROM_BLOW_TIMER_ADDR)
#define HWIO_QFPROM_BLOW_TIMER_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, m)
#define HWIO_QFPROM_BLOW_TIMER_OUT(v)      \
        out_dword(HWIO_QFPROM_BLOW_TIMER_ADDR,v)
#define HWIO_QFPROM_BLOW_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BLOW_TIMER_ADDR,m,v,HWIO_QFPROM_BLOW_TIMER_IN)
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_BMSK                                                         0xfff
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_SHFT                                                           0x0

#define HWIO_QFPROM_TEST_CTRL_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002040)
#define HWIO_QFPROM_TEST_CTRL_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002040)
#define HWIO_QFPROM_TEST_CTRL_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002040)
#define HWIO_QFPROM_TEST_CTRL_RMSK                                                                       0xf
#define HWIO_QFPROM_TEST_CTRL_IN          \
        in_dword(HWIO_QFPROM_TEST_CTRL_ADDR)
#define HWIO_QFPROM_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, m)
#define HWIO_QFPROM_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_TEST_CTRL_ADDR,v)
#define HWIO_QFPROM_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_TEST_CTRL_ADDR,m,v,HWIO_QFPROM_TEST_CTRL_IN)
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_BMSK                                                           0x8
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_SHFT                                                           0x3
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_BMSK                                                            0x4
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_SHFT                                                            0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_BMSK                                                            0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_SHFT                                                            0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_BMSK                                                      0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_SHFT                                                      0x0

#define HWIO_QFPROM_ACCEL_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002044)
#define HWIO_QFPROM_ACCEL_PHYS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002044)
#define HWIO_QFPROM_ACCEL_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002044)
#define HWIO_QFPROM_ACCEL_RMSK                                                                         0xfff
#define HWIO_QFPROM_ACCEL_IN          \
        in_dword(HWIO_QFPROM_ACCEL_ADDR)
#define HWIO_QFPROM_ACCEL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, m)
#define HWIO_QFPROM_ACCEL_OUT(v)      \
        out_dword(HWIO_QFPROM_ACCEL_ADDR,v)
#define HWIO_QFPROM_ACCEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_ACCEL_ADDR,m,v,HWIO_QFPROM_ACCEL_IN)
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_BMSK                                                         0x800
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_SHFT                                                           0xb
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_BMSK                                                       0x700
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_SHFT                                                         0x8
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_BMSK                                                             0xff
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_SHFT                                                              0x0

#define HWIO_QFPROM_BLOW_STATUS_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002048)
#define HWIO_QFPROM_BLOW_STATUS_PHYS                                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002048)
#define HWIO_QFPROM_BLOW_STATUS_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002048)
#define HWIO_QFPROM_BLOW_STATUS_RMSK                                                                     0x3
#define HWIO_QFPROM_BLOW_STATUS_IN          \
        in_dword(HWIO_QFPROM_BLOW_STATUS_ADDR)
#define HWIO_QFPROM_BLOW_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, m)
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_BMSK                                                       0x2
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_SHFT                                                       0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_NO_ERROR_FVAL                                              0x0
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_ERROR_FVAL                                                 0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_BMSK                                                         0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_SHFT                                                         0x0

#define HWIO_QFPROM_ROM_ERROR_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000204c)
#define HWIO_QFPROM_ROM_ERROR_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000204c)
#define HWIO_QFPROM_ROM_ERROR_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000204c)
#define HWIO_QFPROM_ROM_ERROR_RMSK                                                                       0x1
#define HWIO_QFPROM_ROM_ERROR_IN          \
        in_dword(HWIO_QFPROM_ROM_ERROR_ADDR)
#define HWIO_QFPROM_ROM_ERROR_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, m)
#define HWIO_QFPROM_ROM_ERROR_ERROR_BMSK                                                                 0x1
#define HWIO_QFPROM_ROM_ERROR_ERROR_SHFT                                                                 0x0
#define HWIO_QFPROM_ROM_ERROR_ERROR_NO_ERROR_FVAL                                                        0x0
#define HWIO_QFPROM_ROM_ERROR_ERROR_ERROR_FVAL                                                           0x1

#define HWIO_QFPROM0_MATCH_STATUS_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002050)
#define HWIO_QFPROM0_MATCH_STATUS_PHYS                                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002050)
#define HWIO_QFPROM0_MATCH_STATUS_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002050)
#define HWIO_QFPROM0_MATCH_STATUS_RMSK                                                            0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_IN          \
        in_dword(HWIO_QFPROM0_MATCH_STATUS_ADDR)
#define HWIO_QFPROM0_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM0_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM0_MATCH_STATUS_FLAG_BMSK                                                       0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_FLAG_SHFT                                                              0x0

#define HWIO_QFPROM1_MATCH_STATUS_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002054)
#define HWIO_QFPROM1_MATCH_STATUS_PHYS                                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002054)
#define HWIO_QFPROM1_MATCH_STATUS_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002054)
#define HWIO_QFPROM1_MATCH_STATUS_RMSK                                                            0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_IN          \
        in_dword(HWIO_QFPROM1_MATCH_STATUS_ADDR)
#define HWIO_QFPROM1_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM1_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM1_MATCH_STATUS_FLAG_BMSK                                                       0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_FLAG_SHFT                                                              0x0

#define HWIO_FEC_ESR_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002058)
#define HWIO_FEC_ESR_PHYS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002058)
#define HWIO_FEC_ESR_OFFS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002058)
#define HWIO_FEC_ESR_RMSK                                                                             0x2fdf
#define HWIO_FEC_ESR_IN          \
        in_dword(HWIO_FEC_ESR_ADDR)
#define HWIO_FEC_ESR_INM(m)      \
        in_dword_masked(HWIO_FEC_ESR_ADDR, m)
#define HWIO_FEC_ESR_OUT(v)      \
        out_dword(HWIO_FEC_ESR_ADDR,v)
#define HWIO_FEC_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_FEC_ESR_ADDR,m,v,HWIO_FEC_ESR_IN)
#define HWIO_FEC_ESR_CORR_SW_ACC_BMSK                                                                 0x2000
#define HWIO_FEC_ESR_CORR_SW_ACC_SHFT                                                                    0xd
#define HWIO_FEC_ESR_CORR_SECURE_CHANNEL_BMSK                                                          0x800
#define HWIO_FEC_ESR_CORR_SECURE_CHANNEL_SHFT                                                            0xb
#define HWIO_FEC_ESR_CORR_BOOT_ROM_BMSK                                                                0x400
#define HWIO_FEC_ESR_CORR_BOOT_ROM_SHFT                                                                  0xa
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_BMSK                                                              0x200
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_SHFT                                                                0x9
#define HWIO_FEC_ESR_CORR_MULT_BMSK                                                                    0x100
#define HWIO_FEC_ESR_CORR_MULT_SHFT                                                                      0x8
#define HWIO_FEC_ESR_CORR_SEEN_BMSK                                                                     0x80
#define HWIO_FEC_ESR_CORR_SEEN_SHFT                                                                      0x7
#define HWIO_FEC_ESR_CORR_SEEN_NO_CORRECTION_FVAL                                                        0x0
#define HWIO_FEC_ESR_CORR_SEEN_CORRECTION_FVAL                                                           0x1
#define HWIO_FEC_ESR_ERR_SW_ACC_BMSK                                                                    0x40
#define HWIO_FEC_ESR_ERR_SW_ACC_SHFT                                                                     0x6
#define HWIO_FEC_ESR_ERR_SECURE_CHANNEL_BMSK                                                            0x10
#define HWIO_FEC_ESR_ERR_SECURE_CHANNEL_SHFT                                                             0x4
#define HWIO_FEC_ESR_ERR_BOOT_ROM_BMSK                                                                   0x8
#define HWIO_FEC_ESR_ERR_BOOT_ROM_SHFT                                                                   0x3
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_BMSK                                                                 0x4
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_SHFT                                                                 0x2
#define HWIO_FEC_ESR_ERR_MULT_BMSK                                                                       0x2
#define HWIO_FEC_ESR_ERR_MULT_SHFT                                                                       0x1
#define HWIO_FEC_ESR_ERR_SEEN_BMSK                                                                       0x1
#define HWIO_FEC_ESR_ERR_SEEN_SHFT                                                                       0x0
#define HWIO_FEC_ESR_ERR_SEEN_NO_ERROR_FVAL                                                              0x0
#define HWIO_FEC_ESR_ERR_SEEN_ERROR_FVAL                                                                 0x1

#define HWIO_FEC_EAR_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000205c)
#define HWIO_FEC_EAR_PHYS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000205c)
#define HWIO_FEC_EAR_OFFS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000205c)
#define HWIO_FEC_EAR_RMSK                                                                         0xffffffff
#define HWIO_FEC_EAR_IN          \
        in_dword(HWIO_FEC_EAR_ADDR)
#define HWIO_FEC_EAR_INM(m)      \
        in_dword_masked(HWIO_FEC_EAR_ADDR, m)
#define HWIO_FEC_EAR_CORR_ADDR_BMSK                                                               0xffff0000
#define HWIO_FEC_EAR_CORR_ADDR_SHFT                                                                     0x10
#define HWIO_FEC_EAR_ERR_ADDR_BMSK                                                                    0xffff
#define HWIO_FEC_EAR_ERR_ADDR_SHFT                                                                       0x0

#define HWIO_QFPROM_BIST_CTRL_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002060)
#define HWIO_QFPROM_BIST_CTRL_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002060)
#define HWIO_QFPROM_BIST_CTRL_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002060)
#define HWIO_QFPROM_BIST_CTRL_RMSK                                                                      0xff
#define HWIO_QFPROM_BIST_CTRL_IN          \
        in_dword(HWIO_QFPROM_BIST_CTRL_ADDR)
#define HWIO_QFPROM_BIST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, m)
#define HWIO_QFPROM_BIST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_BIST_CTRL_ADDR,v)
#define HWIO_QFPROM_BIST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BIST_CTRL_ADDR,m,v,HWIO_QFPROM_BIST_CTRL_IN)
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_BMSK                                                          0xfc
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_SHFT                                                           0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_BMSK                                                            0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_SHFT                                                            0x1
#define HWIO_QFPROM_BIST_CTRL_START_BMSK                                                                 0x1
#define HWIO_QFPROM_BIST_CTRL_START_SHFT                                                                 0x0

#define HWIO_QFPROM_BIST_ERROR0_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002064)
#define HWIO_QFPROM_BIST_ERROR0_PHYS                                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002064)
#define HWIO_QFPROM_BIST_ERROR0_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002064)
#define HWIO_QFPROM_BIST_ERROR0_RMSK                                                              0xffffffff
#define HWIO_QFPROM_BIST_ERROR0_IN          \
        in_dword(HWIO_QFPROM_BIST_ERROR0_ADDR)
#define HWIO_QFPROM_BIST_ERROR0_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR0_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR0_ERROR_BMSK                                                        0xffffffff
#define HWIO_QFPROM_BIST_ERROR0_ERROR_SHFT                                                               0x0
#define HWIO_QFPROM_BIST_ERROR0_ERROR_NO_ERROR_FVAL                                                      0x0
#define HWIO_QFPROM_BIST_ERROR0_ERROR_ERROR_FVAL                                                         0x1

#define HWIO_QFPROM_BIST_ERROR1_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002068)
#define HWIO_QFPROM_BIST_ERROR1_PHYS                                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002068)
#define HWIO_QFPROM_BIST_ERROR1_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002068)
#define HWIO_QFPROM_BIST_ERROR1_RMSK                                                              0xffffffff
#define HWIO_QFPROM_BIST_ERROR1_IN          \
        in_dword(HWIO_QFPROM_BIST_ERROR1_ADDR)
#define HWIO_QFPROM_BIST_ERROR1_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR1_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR1_ERROR_BMSK                                                        0xffffffff
#define HWIO_QFPROM_BIST_ERROR1_ERROR_SHFT                                                               0x0
#define HWIO_QFPROM_BIST_ERROR1_ERROR_NO_ERROR_FVAL                                                      0x0
#define HWIO_QFPROM_BIST_ERROR1_ERROR_ERROR_FVAL                                                         0x1

#define HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000206c + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_PHYS(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000206c + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_OFFS(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000206c + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_RMSK                                                          0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_MAXn                                                                   7
#define HWIO_QFPROM_HASH_SIGNATUREn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), HWIO_QFPROM_HASH_SIGNATUREn_RMSK)
#define HWIO_QFPROM_HASH_SIGNATUREn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), mask)
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_BMSK                                               0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_SHFT                                                      0x0

#define HWIO_HW_KEY_STATUS_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000208c)
#define HWIO_HW_KEY_STATUS_PHYS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000208c)
#define HWIO_HW_KEY_STATUS_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000208c)
#define HWIO_HW_KEY_STATUS_RMSK                                                                        0x7ff
#define HWIO_HW_KEY_STATUS_IN          \
        in_dword(HWIO_HW_KEY_STATUS_ADDR)
#define HWIO_HW_KEY_STATUS_INM(m)      \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, m)
#define HWIO_HW_KEY_STATUS_MSA_SECURE_BMSK                                                             0x400
#define HWIO_HW_KEY_STATUS_MSA_SECURE_SHFT                                                               0xa
#define HWIO_HW_KEY_STATUS_MSA_SECURE_MSA_NOT_SECURE_FVAL                                                0x0
#define HWIO_HW_KEY_STATUS_MSA_SECURE_MSA_SECURE_FVAL                                                    0x1
#define HWIO_HW_KEY_STATUS_APPS_SECURE_BMSK                                                            0x200
#define HWIO_HW_KEY_STATUS_APPS_SECURE_SHFT                                                              0x9
#define HWIO_HW_KEY_STATUS_APPS_SECURE_APPS_NOT_SECURE_FVAL                                              0x0
#define HWIO_HW_KEY_STATUS_APPS_SECURE_APPS_SECURE_FVAL                                                  0x1
#define HWIO_HW_KEY_STATUS_KDF_AND_HW_KEY_SHIFT_DONE_BMSK                                              0x100
#define HWIO_HW_KEY_STATUS_KDF_AND_HW_KEY_SHIFT_DONE_SHFT                                                0x8
#define HWIO_HW_KEY_STATUS_KDF_AND_HW_KEY_SHIFT_DONE_KDF_AND_HW_KEY_SHIFT_IN_PROGRESS_FVAL               0x0
#define HWIO_HW_KEY_STATUS_KDF_AND_HW_KEY_SHIFT_DONE_KDF_AND_HW_KEY_SHIFT_HAS_COMPLETED_FVAL             0x1
#define HWIO_HW_KEY_STATUS_HW_KEY_SHIFT_DONE_BMSK                                                       0x80
#define HWIO_HW_KEY_STATUS_HW_KEY_SHIFT_DONE_SHFT                                                        0x7
#define HWIO_HW_KEY_STATUS_HW_KEY_SHIFT_DONE_HW_KEY_SHIFT_IN_PROGRESS_FVAL                               0x0
#define HWIO_HW_KEY_STATUS_HW_KEY_SHIFT_DONE_HW_KEY_SHIFT_HAS_COMPLETED_FVAL                             0x1
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_BMSK                                                         0x40
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_SHFT                                                          0x6
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_FUSE_SENSE_IN_PROGRESS_FVAL                                   0x0
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_FUSE_SENSE_HAS_COMPLETED_FVAL                                 0x1
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_BMSK                                                        0x20
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_SHFT                                                         0x5
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_CRI_CM_BOOT_IN_PROGRESS_FVAL                                 0x0
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_CRI_CM_BOOT_HAS_COMPLETED_FVAL                               0x1
#define HWIO_HW_KEY_STATUS_KDF_DONE_BMSK                                                                0x10
#define HWIO_HW_KEY_STATUS_KDF_DONE_SHFT                                                                 0x4
#define HWIO_HW_KEY_STATUS_KDF_DONE_KDF_OPERATION_IN_PROGRESS_FVAL                                       0x0
#define HWIO_HW_KEY_STATUS_KDF_DONE_KDF_OPERATION_HAS_COMPLETED_FVAL                                     0x1
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_BMSK                                                         0x8
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_SHFT                                                         0x3
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_NOT_BLOCKED_FVAL                                             0x0
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_BLOCKED_FVAL                                                 0x1
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_BMSK                                                        0x4
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_SHFT                                                        0x2
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_NOT_BLOCKED_FVAL                                            0x0
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_BLOCKED_FVAL                                                0x1
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_BMSK                                             0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_SHFT                                             0x1
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_NOT_BLOWN_FVAL                                   0x0
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_BLOWN_FVAL                                       0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_BMSK                                             0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_SHFT                                             0x0
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_NOT_BLOWN_FVAL                                   0x0
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_BLOWN_FVAL                                       0x1

#define HWIO_RESET_JDR_STATUS_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002090)
#define HWIO_RESET_JDR_STATUS_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002090)
#define HWIO_RESET_JDR_STATUS_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002090)
#define HWIO_RESET_JDR_STATUS_RMSK                                                                       0x3
#define HWIO_RESET_JDR_STATUS_IN          \
        in_dword(HWIO_RESET_JDR_STATUS_ADDR)
#define HWIO_RESET_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, m)
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_BMSK                                                           0x2
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_SHFT                                                           0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_BMSK                                                  0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_SHFT                                                  0x0

#define HWIO_ATPG_JDR_STATUS_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002094)
#define HWIO_ATPG_JDR_STATUS_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002094)
#define HWIO_ATPG_JDR_STATUS_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002094)
#define HWIO_ATPG_JDR_STATUS_RMSK                                                                        0x1
#define HWIO_ATPG_JDR_STATUS_IN          \
        in_dword(HWIO_ATPG_JDR_STATUS_ADDR)
#define HWIO_ATPG_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_ATPG_JDR_STATUS_ADDR, m)
#define HWIO_ATPG_JDR_STATUS_FUSE_SENSE_ATPG_CTL_BMSK                                                    0x1
#define HWIO_ATPG_JDR_STATUS_FUSE_SENSE_ATPG_CTL_SHFT                                                    0x0

#define HWIO_FEAT_PROV_OUTn_ADDR(n)                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002098 + 0x4 * (n))
#define HWIO_FEAT_PROV_OUTn_PHYS(n)                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002098 + 0x4 * (n))
#define HWIO_FEAT_PROV_OUTn_OFFS(n)                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002098 + 0x4 * (n))
#define HWIO_FEAT_PROV_OUTn_RMSK                                                                  0xffffffff
#define HWIO_FEAT_PROV_OUTn_MAXn                                                                           3
#define HWIO_FEAT_PROV_OUTn_INI(n)        \
        in_dword_masked(HWIO_FEAT_PROV_OUTn_ADDR(n), HWIO_FEAT_PROV_OUTn_RMSK)
#define HWIO_FEAT_PROV_OUTn_INMI(n,mask)    \
        in_dword_masked(HWIO_FEAT_PROV_OUTn_ADDR(n), mask)
#define HWIO_FEAT_PROV_OUTn_FEAT_PROV_OUT_VALUE_BMSK                                              0xffffffff
#define HWIO_FEAT_PROV_OUTn_FEAT_PROV_OUT_VALUE_SHFT                                                     0x0

#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000020a8 + 0x4 * (n))
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_PHYS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000020a8 + 0x4 * (n))
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000020a8 + 0x4 * (n))
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_RMSK                                                    0xffffffff
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_MAXn                                                             3
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_INI(n)        \
        in_dword_masked(HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n), HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_RMSK)
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_INMI(n,mask)    \
        in_dword_masked(HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n), mask)
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_SEC_CTRL_MISC_CONFIG_STATUS_VALUE_BMSK                  0xffffffff
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_SEC_CTRL_MISC_CONFIG_STATUS_VALUE_SHFT                         0x0

#define HWIO_DEBUG_FUSE_STATUS_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000020f0)
#define HWIO_DEBUG_FUSE_STATUS_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000020f0)
#define HWIO_DEBUG_FUSE_STATUS_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000020f0)
#define HWIO_DEBUG_FUSE_STATUS_RMSK                                                               0xffffffff
#define HWIO_DEBUG_FUSE_STATUS_IN          \
        in_dword(HWIO_DEBUG_FUSE_STATUS_ADDR)
#define HWIO_DEBUG_FUSE_STATUS_INM(m)      \
        in_dword_masked(HWIO_DEBUG_FUSE_STATUS_ADDR, m)
#define HWIO_DEBUG_FUSE_STATUS_RSVD0_BMSK                                                         0xffe00000
#define HWIO_DEBUG_FUSE_STATUS_RSVD0_SHFT                                                               0x15
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC2_DEBUG_BMSK                                              0x100000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC2_DEBUG_SHFT                                                  0x14
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC1_DEBUG_BMSK                                               0x80000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC1_DEBUG_SHFT                                                  0x13
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC_DEBUG_BMSK                                                0x40000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC_DEBUG_SHFT                                                   0x12
#define HWIO_DEBUG_FUSE_STATUS_APPS_NIDEN_BMSK                                                       0x20000
#define HWIO_DEBUG_FUSE_STATUS_APPS_NIDEN_SHFT                                                          0x11
#define HWIO_DEBUG_FUSE_STATUS_APPS_DBGEN_BMSK                                                       0x10000
#define HWIO_DEBUG_FUSE_STATUS_APPS_DBGEN_SHFT                                                          0x10
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_QSEE_SPNIDEN_BMSK                                              0x8000
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_QSEE_SPNIDEN_SHFT                                                 0xf
#define HWIO_DEBUG_FUSE_STATUS_SHARED_QSEE_SPNIDEN_BMSK                                               0x4000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_QSEE_SPNIDEN_SHFT                                                  0xe
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_MSS_NIDEN_BMSK                                                 0x2000
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_MSS_NIDEN_SHFT                                                    0xd
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MSS_NIDEN_BMSK                                                  0x1000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MSS_NIDEN_SHFT                                                     0xc
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_CP_NIDEN_BMSK                                                   0x800
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_CP_NIDEN_SHFT                                                     0xb
#define HWIO_DEBUG_FUSE_STATUS_SHARED_CP_NIDEN_BMSK                                                    0x400
#define HWIO_DEBUG_FUSE_STATUS_SHARED_CP_NIDEN_SHFT                                                      0xa
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_NS_NIDEN_BMSK                                                   0x200
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_NS_NIDEN_SHFT                                                     0x9
#define HWIO_DEBUG_FUSE_STATUS_SHARED_NS_NIDEN_BMSK                                                    0x100
#define HWIO_DEBUG_FUSE_STATUS_SHARED_NS_NIDEN_SHFT                                                      0x8
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_QSEE_SPIDEN_BMSK                                                 0x80
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_QSEE_SPIDEN_SHFT                                                  0x7
#define HWIO_DEBUG_FUSE_STATUS_SHARED_QSEE_SPIDEN_BMSK                                                  0x40
#define HWIO_DEBUG_FUSE_STATUS_SHARED_QSEE_SPIDEN_SHFT                                                   0x6
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_MSS_DBGEN_BMSK                                                   0x20
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_MSS_DBGEN_SHFT                                                    0x5
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MSS_DBGEN_BMSK                                                    0x10
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MSS_DBGEN_SHFT                                                     0x4
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_CP_DBGEN_BMSK                                                     0x8
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_CP_DBGEN_SHFT                                                     0x3
#define HWIO_DEBUG_FUSE_STATUS_SHARED_CP_DBGEN_BMSK                                                      0x4
#define HWIO_DEBUG_FUSE_STATUS_SHARED_CP_DBGEN_SHFT                                                      0x2
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_NS_DBGEN_BMSK                                                     0x2
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_NS_DBGEN_SHFT                                                     0x1
#define HWIO_DEBUG_FUSE_STATUS_SHARED_NS_DBGEN_BMSK                                                      0x1
#define HWIO_DEBUG_FUSE_STATUS_SHARED_NS_DBGEN_SHFT                                                      0x0

#define HWIO_HW_ATTESTATION_CTRL0_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002100)
#define HWIO_HW_ATTESTATION_CTRL0_PHYS                                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002100)
#define HWIO_HW_ATTESTATION_CTRL0_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002100)
#define HWIO_HW_ATTESTATION_CTRL0_RMSK                                                            0x1fffffff
#define HWIO_HW_ATTESTATION_CTRL0_IN          \
        in_dword(HWIO_HW_ATTESTATION_CTRL0_ADDR)
#define HWIO_HW_ATTESTATION_CTRL0_INM(m)      \
        in_dword_masked(HWIO_HW_ATTESTATION_CTRL0_ADDR, m)
#define HWIO_HW_ATTESTATION_CTRL0_OUT(v)      \
        out_dword(HWIO_HW_ATTESTATION_CTRL0_ADDR,v)
#define HWIO_HW_ATTESTATION_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HW_ATTESTATION_CTRL0_ADDR,m,v,HWIO_HW_ATTESTATION_CTRL0_IN)
#define HWIO_HW_ATTESTATION_CTRL0_REGION_BMSK                                                     0x1f800000
#define HWIO_HW_ATTESTATION_CTRL0_REGION_SHFT                                                           0x17
#define HWIO_HW_ATTESTATION_CTRL0_CONTEXT_STRING_BMSK                                               0x7fff80
#define HWIO_HW_ATTESTATION_CTRL0_CONTEXT_STRING_SHFT                                                    0x7
#define HWIO_HW_ATTESTATION_CTRL0_KEY_SELECT_BMSK                                                       0x78
#define HWIO_HW_ATTESTATION_CTRL0_KEY_SELECT_SHFT                                                        0x3
#define HWIO_HW_ATTESTATION_CTRL0_KEY_SELECT_PKDK_FVAL                                                   0x0
#define HWIO_HW_ATTESTATION_CTRL0_KEY_SELECT_SKDK_FVAL                                                   0x1
#define HWIO_HW_ATTESTATION_CTRL0_KEY_SELECT_RTL_TEST_KEY_FVAL                                           0x2
#define HWIO_HW_ATTESTATION_CTRL0_KEY_SELECT_RTL_COMMERCIAL_KEY_FVAL                                     0x3
#define HWIO_HW_ATTESTATION_CTRL0_OPERATION_BMSK                                                         0x7
#define HWIO_HW_ATTESTATION_CTRL0_OPERATION_SHFT                                                         0x0
#define HWIO_HW_ATTESTATION_CTRL0_OPERATION_DEFAULT_FVAL                                                 0x0
#define HWIO_HW_ATTESTATION_CTRL0_OPERATION_KEY_GEN_FVAL                                                 0x1
#define HWIO_HW_ATTESTATION_CTRL0_OPERATION_START_FVAL                                                   0x2
#define HWIO_HW_ATTESTATION_CTRL0_OPERATION_UPDATE_FVAL                                                  0x3
#define HWIO_HW_ATTESTATION_CTRL0_OPERATION_FINAL_FVAL                                                   0x4

#define HWIO_HW_ATTESTATION_CTRL1_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002104)
#define HWIO_HW_ATTESTATION_CTRL1_PHYS                                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002104)
#define HWIO_HW_ATTESTATION_CTRL1_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002104)
#define HWIO_HW_ATTESTATION_CTRL1_RMSK                                                            0xffffffff
#define HWIO_HW_ATTESTATION_CTRL1_IN          \
        in_dword(HWIO_HW_ATTESTATION_CTRL1_ADDR)
#define HWIO_HW_ATTESTATION_CTRL1_INM(m)      \
        in_dword_masked(HWIO_HW_ATTESTATION_CTRL1_ADDR, m)
#define HWIO_HW_ATTESTATION_CTRL1_OUT(v)      \
        out_dword(HWIO_HW_ATTESTATION_CTRL1_ADDR,v)
#define HWIO_HW_ATTESTATION_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HW_ATTESTATION_CTRL1_ADDR,m,v,HWIO_HW_ATTESTATION_CTRL1_IN)
#define HWIO_HW_ATTESTATION_CTRL1_NONCE_BMSK                                                      0xffffffff
#define HWIO_HW_ATTESTATION_CTRL1_NONCE_SHFT                                                             0x0

#define HWIO_HW_ATTESTATION_CMD_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002108)
#define HWIO_HW_ATTESTATION_CMD_PHYS                                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002108)
#define HWIO_HW_ATTESTATION_CMD_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002108)
#define HWIO_HW_ATTESTATION_CMD_RMSK                                                                     0x1
#define HWIO_HW_ATTESTATION_CMD_OUT(v)      \
        out_dword(HWIO_HW_ATTESTATION_CMD_ADDR,v)
#define HWIO_HW_ATTESTATION_CMD_OPERATION_COMMAND_BMSK                                                   0x1
#define HWIO_HW_ATTESTATION_CMD_OPERATION_COMMAND_SHFT                                                   0x0

#define HWIO_HW_ATTESTATION_STATUS_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000210c)
#define HWIO_HW_ATTESTATION_STATUS_PHYS                                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000210c)
#define HWIO_HW_ATTESTATION_STATUS_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000210c)
#define HWIO_HW_ATTESTATION_STATUS_RMSK                                                           0xffffffff
#define HWIO_HW_ATTESTATION_STATUS_IN          \
        in_dword(HWIO_HW_ATTESTATION_STATUS_ADDR)
#define HWIO_HW_ATTESTATION_STATUS_INM(m)      \
        in_dword_masked(HWIO_HW_ATTESTATION_STATUS_ADDR, m)
#define HWIO_HW_ATTESTATION_STATUS_STATUS_BMSK                                                    0xffffffff
#define HWIO_HW_ATTESTATION_STATUS_STATUS_SHFT                                                           0x0
#define HWIO_HW_ATTESTATION_STATUS_STATUS_HW_ATTEST_DERIVED_KEY_READY_FVAL                               0x0
#define HWIO_HW_ATTESTATION_STATUS_STATUS_HW_ATTEST_MAC_VALUE_READY_FVAL                                 0x1

#define HWIO_HW_ATTESTATION_ERROR_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002110)
#define HWIO_HW_ATTESTATION_ERROR_PHYS                                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002110)
#define HWIO_HW_ATTESTATION_ERROR_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002110)
#define HWIO_HW_ATTESTATION_ERROR_RMSK                                                            0xffffffff
#define HWIO_HW_ATTESTATION_ERROR_IN          \
        in_dword(HWIO_HW_ATTESTATION_ERROR_ADDR)
#define HWIO_HW_ATTESTATION_ERROR_INM(m)      \
        in_dword_masked(HWIO_HW_ATTESTATION_ERROR_ADDR, m)
#define HWIO_HW_ATTESTATION_ERROR_ERROR_BMSK                                                      0xffffffff
#define HWIO_HW_ATTESTATION_ERROR_ERROR_SHFT                                                             0x0
#define HWIO_HW_ATTESTATION_ERROR_ERROR_REGION_OUTSIDE_VALID_RANGE_FVAL                                  0x0

#define HWIO_HW_ATTESTATION_RESULTn_ADDR(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002120 + 0x4 * (n))
#define HWIO_HW_ATTESTATION_RESULTn_PHYS(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002120 + 0x4 * (n))
#define HWIO_HW_ATTESTATION_RESULTn_OFFS(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002120 + 0x4 * (n))
#define HWIO_HW_ATTESTATION_RESULTn_RMSK                                                          0xffffffff
#define HWIO_HW_ATTESTATION_RESULTn_MAXn                                                                   7
#define HWIO_HW_ATTESTATION_RESULTn_INI(n)        \
        in_dword_masked(HWIO_HW_ATTESTATION_RESULTn_ADDR(n), HWIO_HW_ATTESTATION_RESULTn_RMSK)
#define HWIO_HW_ATTESTATION_RESULTn_INMI(n,mask)    \
        in_dword_masked(HWIO_HW_ATTESTATION_RESULTn_ADDR(n), mask)
#define HWIO_HW_ATTESTATION_RESULTn_RESULT_BMSK                                                   0xffffffff
#define HWIO_HW_ATTESTATION_RESULTn_RESULT_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004000 + 0x4 * (n))
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_PHYS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004000 + 0x4 * (n))
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004000 + 0x4 * (n))
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_MAXn                                                             71
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n), HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_RMSK)
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_SHFT                                             0x0

#define HWIO_QFPROM_CORR_LCM_ROW_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004120)
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004120)
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004120)
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_LCM_ROW_LSB_ADDR)
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_LCM_ROW_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_LCM_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_LCM_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_LCM_STATE_TRANSITION_BMSK                            0x40000000
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_LCM_STATE_TRANSITION_SHFT                                  0x1e
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_SECURE_PHK_BMSK                                      0x20000000
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_SECURE_PHK_SHFT                                            0x1d
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_RSVD_BMSK                                                    0x1fffffe0
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_RSVD_SHFT                                                           0x5
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_EXTERNAL_BMSK                                                   0x10
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_EXTERNAL_SHFT                                                    0x4
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_INTERNAL_BMSK                                                    0x8
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_INTERNAL_SHFT                                                    0x3
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_FEAT_CONFIG_BMSK                                                 0x4
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_FEAT_CONFIG_SHFT                                                 0x2
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_HW_TEST_BMSK                                                        0x2
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_HW_TEST_SHFT                                                        0x1
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_SOC_PERSO_BMSK                                                      0x1
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_SOC_PERSO_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_LCM_ROW_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004124)
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004124)
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004124)
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_LCM_ROW_MSB_ADDR)
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_LCM_ROW_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_BPH_DISABLE_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_BPH_DISABLE_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_RSVD_BMSK                                                    0x7fffffff
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_RSVD_SHFT                                                           0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004128 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_PHYS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004128 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004128 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                              4
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                           0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                  0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000412c + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_PHYS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000412c + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000412c + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                       0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                              4
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                             0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004150)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004150)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004150)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_BMSK                          0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_SHFT                                0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_BMSK                              0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_SHFT                                    0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                   0x30000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                         0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_BMSK                                0x8000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_SHFT                                     0x1b
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_BMSK                               0x4000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_SHFT                                    0x1a
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_ENABLE_FVAL                              0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_DISABLE_FVAL                             0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_BMSK                       0x2000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_SHFT                            0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                          0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                               0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                              0x800000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                  0x17
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                              0x400000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                  0x16
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SPARE_FVAL                             0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                   0x200000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                       0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_ENABLE_FVAL                                 0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_DISABLE_FVAL                                0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                   0x100000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                       0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_ENABLE_FVAL                                 0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_DISABLE_FVAL                                0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_BMSK                          0xe0000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_SHFT                             0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE3_BMSK                                         0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE3_SHFT                                            0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_BMSK                              0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_SHFT                                 0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE2_BMSK                                          0x7800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE2_SHFT                                             0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                             0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                               0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                           0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                             0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE1_BMSK                                           0x1c0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE1_SHFT                                             0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_BMSK                                        0x30
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_SHFT                                         0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_ENABLE_FVAL                                  0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_DISABLE_FVAL                                 0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                  0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                  0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE0_BMSK                                             0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE0_SHFT                                             0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_BMSK                           0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_SHFT                           0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_DISABLE_FVAL                   0x1

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004154)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004154)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004154)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE7_BMSK                                      0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE7_SHFT                                            0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                      0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                            0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_BMSK                       0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_SHFT                             0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                        0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                              0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_BMSK                                0x8000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_SHFT                                     0x1b
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE6_BMSK                                       0x4000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE6_SHFT                                            0x1a
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_BMSK                            0x2000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_SHFT                                 0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_BMSK                                  0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_SHFT                                       0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_ENABLE_FVAL                                 0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_DISABLE_FVAL                                0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                        0xf00000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                            0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_ENABLE_FVAL                                      0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_DISABLE_FVAL                                     0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_BMSK                                0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_SHFT                                   0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_DISABLE_MSA_FVAL                        0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_ENABLE_MSA_FVAL                         0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_BMSK                                     0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_SHFT                                        0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_DISABLE_MSA_FVAL                             0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_ENABLE_MSA_FVAL                              0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_BMSK                     0x20000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_SHFT                        0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_BMSK                        0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_SHFT                           0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                          0xe000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                             0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_ENABLE_PATCHING_FVAL             0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_DISABLE_PATCHING_FVAL            0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                               0x1f00
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                  0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_BMSK                               0x80
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_SHFT                                0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_BMSK                                    0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_SHFT                                     0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BMSK                                 0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_SHFT                                  0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM_FVAL        0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BOOT_FSM_BASED_BRING_UP_FVAL          0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_BMSK                               0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_SHFT                                0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256_FVAL        0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128_FVAL        0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103_FVAL        0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_BMSK                                      0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_SHFT                                      0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                   0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                   0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_512KB_FVAL        0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_1MB_FVAL          0x1

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004158)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004158)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004158)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_BMSK                                0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_SHFT                                      0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                      0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                            0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_BMSK                                   0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_SHFT                                         0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_NB_BMSK                                     0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_NB_SHFT                                           0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_CATM_BMSK                                    0x8000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_CATM_SHFT                                         0x1b
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_BMSK                        0x4000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_SHFT                             0x1a
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE2_BMSK                                       0x2000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE2_SHFT                                            0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE3_BMSK                                       0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE3_SHFT                                            0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_BMSK                                        0x800000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_SHFT                                            0x17
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_ENABLE_FVAL                                      0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_DISABLE_FVAL                                     0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_BMSK                                        0x400000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_SHFT                                            0x16
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_ENABLE_FVAL                                      0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_DISABLE_FVAL                                     0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                  0x200000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                      0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_ENABLE_FVAL                0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_DISABLE_FVAL               0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                         0x100000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                             0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                          0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                             0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_BMSK                     0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_SHFT                        0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_ENABLE_FVAL                  0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_DISABLE_FVAL                 0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_BMSK                     0x20000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_SHFT                        0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_ENABLE_FVAL                  0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_DISABLE_FVAL                 0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_BMSK                     0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_SHFT                        0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_ENABLE_FVAL                  0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_DISABLE_FVAL                 0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_BMSK                      0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_SHFT                         0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_ENABLE_FVAL                  0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_DISABLE_FVAL                 0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                     0x4000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                        0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_ENABLE_FVAL                 0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_DISABLE_FVAL                0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                     0x2000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                        0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_ENABLE_FVAL                 0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_DISABLE_FVAL                0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                  0x1000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                     0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_ENABLE_FVAL              0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_DISABLE_FVAL             0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                    0x800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                      0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_ENABLE_FVAL               0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_DISABLE_FVAL              0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_BMSK                         0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_SHFT                           0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_BMSK                         0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_SHFT                           0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_BMSK                         0x100
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_SHFT                           0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_BMSK                          0x80
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_SHFT                           0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_BMSK                         0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_SHFT                          0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_ENABLE_FVAL                   0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_DISABLE_FVAL                  0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_BMSK                         0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_SHFT                          0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_ENABLE_FVAL                   0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_DISABLE_FVAL                  0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                      0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                       0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_ENABLE_FVAL                0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_DISABLE_FVAL               0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                        0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                        0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_ENABLE_FVAL                 0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_DISABLE_FVAL                0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_BMSK                                   0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_SHFT                                   0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                    0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                    0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_ENABLE_FVAL                             0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_DISABLE_FVAL                            0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                        0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                        0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_ENABLE_FVAL                                 0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_DISABLE_FVAL                                0x1

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000415c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000415c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000415c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                      0xfe000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                            0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                     0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                          0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                             0xfff800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                  0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SPARE1_BMSK                                           0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SPARE1_SHFT                                             0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SPARE0_BMSK                                           0x3e0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SPARE0_SHFT                                             0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_BMSK                            0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_SHFT                             0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004160)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004160)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004160)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK            0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                   0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004164)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004164)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004164)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_7_BMSK                                     0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_7_SHFT                                           0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_6_BMSK                                     0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_6_SHFT                                           0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK              0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                    0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK            0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                  0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_BMSK                           0xf000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_SHFT                                0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_BMSK                             0xf80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_SHFT                                 0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE1_BMSK                                         0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE1_SHFT                                            0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                     0x20000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                        0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_BMSK                           0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_SHFT                              0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK              0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                 0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_BMSK                             0x4000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_SHFT                                0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_BMSK                             0x3000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_SHFT                                0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_XO_FVAL                             0x0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_384_MHZ_FVAL                   0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_614_4_MHZ_FVAL                 0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_998_4_MHZ_FVAL                 0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_BMSK                               0x800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_SHFT                                 0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE0_BMSK                                           0x600
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE0_SHFT                                             0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_BMSK                                        0x180
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_SHFT                                          0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_0_BMSK                                           0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_0_SHFT                                            0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                 0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                  0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004168)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_PHYS                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004168)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004168)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RSVD0_BMSK                                              0xfffffff0
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RSVD0_SHFT                                                     0x4
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_BMSK                                 0xf
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_SHFT                                 0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000416c)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_PHYS                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000416c)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000416c)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RSVD1_BMSK                                              0xfffffffe
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RSVD1_SHFT                                                     0x1
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_BMSK                                       0x1
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_SHFT                                       0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004170)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_PHYS                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004170)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004170)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RSVD0_BMSK                                              0xfffffff0
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RSVD0_SHFT                                                     0x4
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_BMSK                                 0xf
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_SHFT                                 0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004174)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_PHYS                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004174)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004174)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RSVD0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RSVD0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004178)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004178)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004178)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RSVD0_BMSK                                                  0xe0000000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RSVD0_SHFT                                                        0x1d
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_MACCHIATO_EN_BMSK                                           0x10000000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_MACCHIATO_EN_SHFT                                                 0x1c
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_FEATURE_ID_BMSK                                              0xff00000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_FEATURE_ID_SHFT                                                   0x14
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_JTAG_ID_BMSK                                                   0xfffff
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_JTAG_ID_SHFT                                                       0x0

#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000417c)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000417c)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000417c)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_PTE_DATA1_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_PTE_DATA1_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004180)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004180)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004180)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_SERIAL_NUM_BMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_SERIAL_NUM_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004184)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004184)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004184)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_PTE_DATA1_BMSK                                              0xffff0000
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_PTE_DATA1_SHFT                                                    0x10
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_CHIP_ID_BMSK                                                    0xffff
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_CHIP_ID_SHFT                                                       0x0

#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004188)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004188)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004188)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_PTE_DATA0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_PTE_DATA0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000418c)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000418c)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000418c)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_PTE_DATA1_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_PTE_DATA1_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004190)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004190)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004190)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_PTE_DATA0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_PTE_DATA0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004194)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004194)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004194)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_PTE_DATA1_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_PTE_DATA1_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004198)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004198)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004198)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RSVD0_BMSK                                                   0x80000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RSVD0_SHFT                                                         0x1f
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG30_BMSK                                         0x40000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG30_SHFT                                               0x1e
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG30_ALLOW_READ_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG30_DISABLE_READ_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG29_BMSK                                         0x20000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG29_SHFT                                               0x1d
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG29_ALLOW_READ_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG29_DISABLE_READ_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG28_BMSK                                         0x10000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG28_SHFT                                               0x1c
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG28_ALLOW_READ_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG28_DISABLE_READ_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG27_BMSK                                          0x8000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG27_SHFT                                               0x1b
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG27_ALLOW_READ_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG27_DISABLE_READ_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG26_BMSK                                          0x4000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG26_SHFT                                               0x1a
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG26_ALLOW_READ_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG26_DISABLE_READ_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_USER_DATA_KEY_BMSK                                            0x2000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_USER_DATA_KEY_SHFT                                                 0x19
#define HWIO_QFPROM_CORR_RD_PERM_LSB_USER_DATA_KEY_ALLOW_READ_FVAL                                       0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_USER_DATA_KEY_DISABLE_READ_FVAL                                     0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                          0x1000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                               0x18
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IMAGE_ENCR_KEY1_ALLOW_READ_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IMAGE_ENCR_KEY1_DISABLE_READ_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_BOOT_ROM_PATCH_BMSK                                            0x800000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                0x17
#define HWIO_QFPROM_CORR_RD_PERM_LSB_BOOT_ROM_PATCH_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_BOOT_ROM_PATCH_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                    0x400000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                        0x16
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_ALLOW_READ_FVAL                              0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_DISABLE_READ_FVAL                            0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SEC_BOOT_BMSK                                              0x200000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SEC_BOOT_SHFT                                                  0x15
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SEC_BOOT_ALLOW_READ_FVAL                                        0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SEC_BOOT_DISABLE_READ_FVAL                                      0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                        0x100000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                            0x14
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_ALLOW_READ_FVAL                                  0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_DISABLE_READ_FVAL                                0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG19_BMSK                                             0x80000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG19_SHFT                                                0x13
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG19_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG19_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG18_BMSK                                             0x40000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG18_SHFT                                                0x12
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG18_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG18_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_CONFIG_BMSK                                                 0x20000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_CONFIG_SHFT                                                    0x11
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_CONFIG_ALLOW_READ_FVAL                                          0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_CONFIG_DISABLE_READ_FVAL                                        0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_BMSK                                                      0x10000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_SHFT                                                         0x10
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_ALLOW_READ_FVAL                                               0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_DISABLE_READ_FVAL                                             0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH0_BMSK                                                    0x8000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH0_SHFT                                                       0xf
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH0_ALLOW_READ_FVAL                                            0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH0_DISABLE_READ_FVAL                                          0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                             0x4000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                                0xe
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_4_ALLOW_READ_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_4_DISABLE_READ_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                             0x2000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                                0xd
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_3_ALLOW_READ_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_3_DISABLE_READ_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                             0x1000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                                0xc
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_2_ALLOW_READ_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_2_DISABLE_READ_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                              0x800
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                                0xb
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_1_ALLOW_READ_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_1_DISABLE_READ_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_BMSK                                                  0x400
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_SHFT                                                    0xa
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_ALLOW_READ_FVAL                                         0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_DISABLE_READ_FVAL                                       0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_BMSK                                                   0x200
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_SHFT                                                     0x9
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_ALLOW_READ_FVAL                                          0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_DISABLE_READ_FVAL                                        0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEC_EN_BMSK                                                       0x100
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEC_EN_SHFT                                                         0x8
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEC_EN_ALLOW_READ_FVAL                                              0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEC_EN_DISABLE_READ_FVAL                                            0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_BMSK                                                       0x80
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_SHFT                                                        0x7
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_ALLOW_READ_FVAL                                             0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_DISABLE_READ_FVAL                                           0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_BMSK                                                       0x40
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_SHFT                                                        0x6
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_ALLOW_READ_FVAL                                             0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_DISABLE_READ_FVAL                                           0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_BMSK                                                           0x20
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_SHFT                                                            0x5
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_ALLOW_READ_FVAL                                                 0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_DISABLE_READ_FVAL                                               0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MRC_2_0_BMSK                                                       0x10
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MRC_2_0_SHFT                                                        0x4
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MRC_2_0_ALLOW_READ_FVAL                                             0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MRC_2_0_DISABLE_READ_FVAL                                           0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CM_FEAT_CONFIG_BMSK                                                 0x8
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                 0x3
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CM_FEAT_CONFIG_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CM_FEAT_CONFIG_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                         0x4
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                         0x2
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_ALLOW_READ_FVAL                              0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_DISABLE_READ_FVAL                            0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_LCM_BMSK                                                            0x2
#define HWIO_QFPROM_CORR_RD_PERM_LSB_LCM_SHFT                                                            0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_LCM_ALLOW_READ_FVAL                                                 0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_LCM_DISABLE_READ_FVAL                                               0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                 0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                 0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CRI_CM_PRIVATE_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CRI_CM_PRIVATE_DISABLE_READ_FVAL                                    0x1

#define HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000419c)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000419c)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000419c)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RSVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RSVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a0)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041a0)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041a0)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RSVD0_BMSK                                                   0x80000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RSVD0_SHFT                                                         0x1f
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG30_BMSK                                         0x40000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG30_SHFT                                               0x1e
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG30_ALLOW_WRITE_FVAL                                    0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG30_DISABLE_WRITE_FVAL                                  0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG29_BMSK                                         0x20000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG29_SHFT                                               0x1d
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG29_ALLOW_WRITE_FVAL                                    0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG29_DISABLE_WRITE_FVAL                                  0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG28_BMSK                                         0x10000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG28_SHFT                                               0x1c
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG28_ALLOW_WRITE_FVAL                                    0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG28_DISABLE_WRITE_FVAL                                  0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG27_BMSK                                          0x8000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG27_SHFT                                               0x1b
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG27_ALLOW_WRITE_FVAL                                    0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG27_DISABLE_WRITE_FVAL                                  0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG26_BMSK                                          0x4000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG26_SHFT                                               0x1a
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG26_ALLOW_WRITE_FVAL                                    0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG26_DISABLE_WRITE_FVAL                                  0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_USER_DATA_KEY_BMSK                                            0x2000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_USER_DATA_KEY_SHFT                                                 0x19
#define HWIO_QFPROM_CORR_WR_PERM_LSB_USER_DATA_KEY_ALLOW_WRITE_FVAL                                      0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_USER_DATA_KEY_DISABLE_WRITE_FVAL                                    0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                          0x1000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                               0x18
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IMAGE_ENCR_KEY1_ALLOW_WRITE_FVAL                                    0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IMAGE_ENCR_KEY1_DISABLE_WRITE_FVAL                                  0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                            0x800000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                0x17
#define HWIO_QFPROM_CORR_WR_PERM_LSB_BOOT_ROM_PATCH_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_BOOT_ROM_PATCH_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                    0x400000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                        0x16
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_ALLOW_WRITE_FVAL                             0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_DISABLE_WRITE_FVAL                           0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                              0x200000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                                  0x15
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SEC_BOOT_ALLOW_WRITE_FVAL                                       0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SEC_BOOT_DISABLE_WRITE_FVAL                                     0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                        0x100000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                            0x14
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_ALLOW_WRITE_FVAL                                 0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_DISABLE_WRITE_FVAL                               0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG19_BMSK                                             0x80000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG19_SHFT                                                0x13
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG19_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG19_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG18_BMSK                                             0x40000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG18_SHFT                                                0x12
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG18_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG18_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_CONFIG_BMSK                                                 0x20000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_CONFIG_SHFT                                                    0x11
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_CONFIG_ALLOW_WRITE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_CONFIG_DISABLE_WRITE_FVAL                                       0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_BMSK                                                      0x10000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_SHFT                                                         0x10
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_ALLOW_WRITE_FVAL                                              0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_DISABLE_WRITE_FVAL                                            0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH0_BMSK                                                    0x8000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH0_SHFT                                                       0xf
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH0_ALLOW_WRITE_FVAL                                           0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH0_DISABLE_WRITE_FVAL                                         0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                             0x4000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                                0xe
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_4_ALLOW_WRITE_FVAL                                    0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_4_DISABLE_WRITE_FVAL                                  0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                             0x2000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                                0xd
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_3_ALLOW_WRITE_FVAL                                    0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_3_DISABLE_WRITE_FVAL                                  0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                             0x1000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                                0xc
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_2_ALLOW_WRITE_FVAL                                    0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_2_DISABLE_WRITE_FVAL                                  0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                              0x800
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                                0xb
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_1_ALLOW_WRITE_FVAL                                    0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_1_DISABLE_WRITE_FVAL                                  0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_BMSK                                                   0x400
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_SHFT                                                     0xa
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_ALLOW_WRITE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_DISABLE_WRITE_FVAL                                       0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                  0x200
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                    0x9
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_ALLOW_WRITE_FVAL                                        0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_DISABLE_WRITE_FVAL                                      0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEC_EN_BMSK                                                       0x100
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEC_EN_SHFT                                                         0x8
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEC_EN_ALLOW_WRITE_FVAL                                             0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEC_EN_DISABLE_WRITE_FVAL                                           0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_BMSK                                                       0x80
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_SHFT                                                        0x7
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_ALLOW_WRITE_FVAL                                            0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_DISABLE_WRITE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_BMSK                                                       0x40
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_SHFT                                                        0x6
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_ALLOW_WRITE_FVAL                                            0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_DISABLE_WRITE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_BMSK                                                           0x20
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_SHFT                                                            0x5
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_ALLOW_WRITE_FVAL                                                0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_DISABLE_WRITE_FVAL                                              0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MRC_2_0_BMSK                                                       0x10
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MRC_2_0_SHFT                                                        0x4
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MRC_2_0_ALLOW_WRITE_FVAL                                            0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MRC_2_0_DISABLE_WRITE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CM_FEAT_CONFIG_BMSK                                                 0x8
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                 0x3
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CM_FEAT_CONFIG_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CM_FEAT_CONFIG_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                         0x4
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                         0x2
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_ALLOW_WRITE_FVAL                             0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_DISABLE_WRITE_FVAL                           0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_LCM_BMSK                                                            0x2
#define HWIO_QFPROM_CORR_WR_PERM_LSB_LCM_SHFT                                                            0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_LCM_ALLOW_WRITE_FVAL                                                0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_LCM_DISABLE_WRITE_FVAL                                              0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                 0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                 0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CRI_CM_PRIVATE_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CRI_CM_PRIVATE_DISABLE_WRITE_FVAL                                   0x1

#define HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a4)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041a4)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041a4)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RSVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RSVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a8)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041a8)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041a8)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION31_FEC_EN_BMSK                                          0x80000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION31_FEC_EN_SHFT                                                0x1f
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION31_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION31_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION30_FEC_EN_BMSK                                          0x40000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION30_FEC_EN_SHFT                                                0x1e
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION30_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION30_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION29_FEC_EN_BMSK                                          0x20000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION29_FEC_EN_SHFT                                                0x1d
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION29_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION29_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION28_FEC_EN_BMSK                                          0x10000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION28_FEC_EN_SHFT                                                0x1c
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION28_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION28_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION27_FEC_EN_BMSK                                           0x8000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION27_FEC_EN_SHFT                                                0x1b
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION27_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION27_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION26_FEC_EN_BMSK                                           0x4000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION26_FEC_EN_SHFT                                                0x1a
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION26_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION26_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION25_FEC_EN_BMSK                                           0x2000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION25_FEC_EN_SHFT                                                0x19
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION25_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION25_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION24_FEC_EN_BMSK                                           0x1000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION24_FEC_EN_SHFT                                                0x18
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION24_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION24_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION23_FEC_EN_BMSK                                            0x800000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION23_FEC_EN_SHFT                                                0x17
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION23_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION23_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION22_FEC_EN_BMSK                                            0x400000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION22_FEC_EN_SHFT                                                0x16
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION22_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION22_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION21_FEC_EN_BMSK                                            0x200000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION21_FEC_EN_SHFT                                                0x15
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION21_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION21_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION20_FEC_EN_BMSK                                            0x100000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION20_FEC_EN_SHFT                                                0x14
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION20_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION20_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION19_FEC_EN_BMSK                                             0x80000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION19_FEC_EN_SHFT                                                0x13
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION19_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION19_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION18_FEC_EN_BMSK                                             0x40000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION18_FEC_EN_SHFT                                                0x12
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION18_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION18_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION17_FEC_EN_BMSK                                             0x20000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION17_FEC_EN_SHFT                                                0x11
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION17_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION17_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION16_FEC_EN_BMSK                                             0x10000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION16_FEC_EN_SHFT                                                0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION16_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION16_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_BMSK                                              0x8000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_SHFT                                                 0xf
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_BMSK                                              0x4000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_SHFT                                                 0xe
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_BMSK                                              0x2000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_SHFT                                                 0xd
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_BMSK                                              0x1000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_SHFT                                                 0xc
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_BMSK                                               0x800
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_SHFT                                                 0xb
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_BMSK                                               0x400
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_SHFT                                                 0xa
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_DISABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_ENABLE_FVAL                                          0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_BMSK                                                0x200
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_SHFT                                                  0x9
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_BMSK                                                0x100
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_SHFT                                                  0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_BMSK                                                 0x80
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_SHFT                                                  0x7
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_BMSK                                                 0x40
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_SHFT                                                  0x6
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_BMSK                                                 0x20
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_SHFT                                                  0x5
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_BMSK                                                 0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_SHFT                                                  0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_BMSK                                                  0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_SHFT                                                  0x3
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_BMSK                                                  0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_SHFT                                                  0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_BMSK                                                  0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_SHFT                                                  0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_ENABLE_FVAL                                           0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_BMSK                                                  0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_SHFT                                                  0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_DISABLE_FVAL                                          0x0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_ENABLE_FVAL                                           0x1

#define HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ac)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041ac)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041ac)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RSVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RSVD0_SHFT                                                           0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041b0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041b0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                     0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                           0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_BMSK                                 0x40000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_SHFT                                       0x1e
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                               0x20000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                     0x1d
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_ENABLE_FVAL                               0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_DISABLE_FVAL                              0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_BMSK                            0x10000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_SHFT                                  0x1c
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SP_DISABLE_BMSK                                       0x8000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SP_DISABLE_SHFT                                            0x1b
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SP_DISABLE_ENABLE_FVAL                                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SP_DISABLE_DISABLE_FVAL                                     0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_BMSK                                      0x4000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_SHFT                                           0x1a
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_ENABLE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_DISABLE_FVAL                                    0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_BMSK                             0x2000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_SHFT                                  0x19
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE3_BMSK                                           0x1000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE3_SHFT                                                0x18
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                 0x800000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                     0x17
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_ENABLE_FVAL               0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_DISABLE_FVAL              0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE2_BMSK                                            0x400000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE2_SHFT                                                0x16
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_BMSK                             0x200000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_SHFT                                 0x15
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_USE_OEM_ID_FVAL                       0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_USE_SERIAL_NUM_FVAL                   0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_BMSK                              0x100000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_SHFT                                  0x14
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_BMSK                            0x80000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_SHFT                               0x13
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD1_BMSK                                              0x60000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD1_SHFT                                                 0x11
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE1_BMSK                                             0x10000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE1_SHFT                                                0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_BMSK                                     0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_SHFT                                        0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_BMSK                                             0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_SHFT                                                0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_USE_GPIO_FVAL                                       0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_IGNORE_GPIO_ENABLE_WDOG_FVAL                        0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_BMSK                                    0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SHFT                                       0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_NORMAL_MODE_FVAL                           0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SECURE_MODE_FVAL                           0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_BMSK                                0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_SHFT                                   0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD0_BMSK                                                0xc00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD0_SHFT                                                  0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                            0x3e0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                              0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SPI_NAND_FVAL                                     0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_USB_FVAL                                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_PARALLEL_NAND_FVAL                                0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_RESERVED_FVAL                                     0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_BMSK                                                0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_SHFT                                                 0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB_FVAL        0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_NOT_USE_FORCE_USB_BOOT_PIN_FVAL        0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                    0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                    0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB_FVAL        0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_NOT_USE_FORCE_USB_BOOT_PIN_FVAL         0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_BMSK                                           0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_SHFT                                           0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_TIMEOUT_DISABLED_FVAL                          0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_TIMEOUT_ENABLED_90S_FVAL                       0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                        0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                        0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_DOWNLOADER_ENABLED_FVAL                     0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_DOWNLOADER_DISABLED_FVAL                    0x1

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041b4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041b4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_BMSK                               0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_SHFT                                     0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_ENABLE_FVAL                               0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_DISABLE_FVAL                              0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD0_BMSK                                           0x7fffc000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD0_SHFT                                                  0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ROOT_CERT_TOTAL_NUM_BMSK                                 0x3000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ROOT_CERT_TOTAL_NUM_SHFT                                    0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_BMSK                           0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_SHFT                             0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_BMSK                           0x400
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_SHFT                             0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_BMSK                           0x200
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_SHFT                             0x9
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_BMSK                            0x100
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_SHFT                              0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                    0x80
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                     0x7
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_ENABLE_FVAL                              0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_DISABLE_FVAL                             0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                    0x40
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                     0x6
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_ENABLE_FVAL                              0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_DISABLE_FVAL                             0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_BMSK                               0x20
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_SHFT                                0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_BMSK                               0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_SHFT                                0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_BMSK                                0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_SHFT                                0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_BMSK                                0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_SHFT                                0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_BMSK                               0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_SHFT                               0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_BMSK                               0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_SHFT                               0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_DISABLE_FVAL                       0x1

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b8)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041b8)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041b8)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_BMSK                                     0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_SHFT                                           0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_EKU_ENFORCEMENT_EN_BMSK                              0x40000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_EKU_ENFORCEMENT_EN_SHFT                                    0x1e
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD1_BMSK                                           0x3fff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD1_SHFT                                                 0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_BMSK                              0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_SHFT                                 0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_NOT_SECURE_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_SECURE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_BMSK                              0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_SHFT                                 0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_NOT_SECURE_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_SECURE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_BMSK                              0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_SHFT                                 0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_NOT_SECURE_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_SECURE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_BMSK                              0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_SHFT                                 0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_NOT_SECURE_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_SECURE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_BMSK                               0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_SHFT                                 0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_NOT_SECURE_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_SECURE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD0_BMSK                                                0x7ff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD0_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041bc)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041bc)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041bc)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_BMSK                                  0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_SHFT                                        0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_BMSK                                           0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_SHFT                                              0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041c0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041c0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_VID_BMSK                                      0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_VID_SHFT                                            0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_PID_BMSK                                          0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_PID_SHFT                                             0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041c4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041c4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RSVD0_BMSK                                           0xffffff00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RSVD0_SHFT                                                  0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                              0xff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                               0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041c8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041c8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_BMSK                             0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_SHFT                                   0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_BMSK                                 0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_SHFT                                       0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                      0x30000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                            0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_BMSK                                   0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_SHFT                                        0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_BMSK                                  0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_SHFT                                       0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_ENABLE_FVAL                                 0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_DISABLE_FVAL                                0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_BMSK                          0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_SHFT                               0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                             0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                                  0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                                 0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                     0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                                 0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                     0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SPARE_FVAL                                0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                      0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                          0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_ENABLE_FVAL                                    0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_DISABLE_FVAL                                   0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                      0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                          0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_ENABLE_FVAL                                    0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_DISABLE_FVAL                                   0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_BMSK                             0xe0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_SHFT                                0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE3_BMSK                                            0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE3_SHFT                                               0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_BMSK                                 0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_SHFT                                    0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_ENABLE_FVAL                             0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_DISABLE_FVAL                            0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE2_BMSK                                             0x7800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE2_SHFT                                                0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                                0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                                  0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                              0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                                0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE1_BMSK                                              0x1c0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE1_SHFT                                                0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_BMSK                                           0x30
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_SHFT                                            0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_ENABLE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_DISABLE_FVAL                                    0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                     0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                     0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_ENABLE_FVAL                              0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_DISABLE_FVAL                             0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE0_BMSK                                                0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE0_SHFT                                                0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_BMSK                              0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_SHFT                              0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_DISABLE_FVAL                      0x1

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041cc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041cc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041cc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE7_BMSK                                         0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE7_SHFT                                               0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                         0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                               0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_BMSK                          0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_SHFT                                0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                           0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                                 0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_BMSK                                   0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_SHFT                                        0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE6_BMSK                                          0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE6_SHFT                                               0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_BMSK                               0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_SHFT                                    0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_ENABLE_FVAL                              0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_DISABLE_FVAL                             0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_BMSK                                     0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_SHFT                                          0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_ENABLE_FVAL                                    0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_DISABLE_FVAL                                   0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                           0xf00000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                               0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE0_ENABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE0_DISABLE_FVAL                                        0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_BMSK                                   0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_SHFT                                      0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_DISABLE_MSA_FVAL                           0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_ENABLE_MSA_FVAL                            0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_BMSK                                        0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_SHFT                                           0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_DISABLE_MSA_FVAL                                0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_ENABLE_MSA_FVAL                                 0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_BMSK                        0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_SHFT                           0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_BMSK                           0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_SHFT                              0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                             0xe000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                                0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_ENABLE_PATCHING_FVAL                0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_DISABLE_PATCHING_FVAL               0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                                  0x1f00
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                     0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_BMSK                                  0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_SHFT                                   0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_BMSK                                       0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_SHFT                                        0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BMSK                                    0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_SHFT                                     0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM_FVAL        0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BOOT_FSM_BASED_BRING_UP_FVAL             0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_BMSK                                  0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_SHFT                                   0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256_FVAL        0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128_FVAL        0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103_FVAL        0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_BMSK                                         0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_SHFT                                         0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                      0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_512KB_FVAL           0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_1MB_FVAL             0x1

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041d0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041d0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_BMSK                                   0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_SHFT                                         0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                         0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                               0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_BMSK                                      0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_SHFT                                            0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_NB_BMSK                                        0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_NB_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_CATM_BMSK                                       0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_CATM_SHFT                                            0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_BMSK                           0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_SHFT                                0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE2_BMSK                                          0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE2_SHFT                                               0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE3_BMSK                                          0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE3_SHFT                                               0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE4_BMSK                                           0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE4_SHFT                                               0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE4_ENABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE4_DISABLE_FVAL                                        0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE5_BMSK                                           0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE5_SHFT                                               0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE5_ENABLE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE5_DISABLE_FVAL                                        0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                     0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                         0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_ENABLE_FVAL                   0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_DISABLE_FVAL                  0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                            0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                                0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                             0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                                0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_BMSK                        0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_SHFT                           0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_BMSK                        0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_SHFT                           0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_BMSK                        0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_SHFT                           0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_BMSK                         0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_SHFT                            0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                        0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                           0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                        0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                           0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                     0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                        0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_ENABLE_FVAL                 0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_DISABLE_FVAL                0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                       0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                         0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_ENABLE_FVAL                  0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_DISABLE_FVAL                 0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_BMSK                            0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_SHFT                              0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_BMSK                            0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_SHFT                              0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_BMSK                            0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_SHFT                              0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_BMSK                             0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_SHFT                              0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_BMSK                            0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_SHFT                             0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                         0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                          0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_ENABLE_FVAL                   0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_DISABLE_FVAL                  0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                           0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                           0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_BMSK                                      0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_SHFT                                      0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_ENABLE_FVAL                               0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_DISABLE_FVAL                              0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                       0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                       0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_ENABLE_FVAL                                0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_DISABLE_FVAL                               0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                           0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                           0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_ENABLE_FVAL                                    0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_DISABLE_FVAL                                   0x1

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041d4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041d4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                         0xfe000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                               0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                        0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                             0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                                0xfff800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                     0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SPARE1_BMSK                                              0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SPARE1_SHFT                                                0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SPARE0_BMSK                                              0x3e0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SPARE0_SHFT                                                0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_BMSK                               0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_SHFT                                0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041d8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041d8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK               0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                      0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041dc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041dc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041dc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_7_BMSK                                        0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_7_SHFT                                              0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_6_BMSK                                        0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_6_SHFT                                              0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK                 0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                       0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK               0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                     0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_BMSK                              0xf000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_SHFT                                   0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_BMSK                                0xf80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_SHFT                                    0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE1_BMSK                                            0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE1_SHFT                                               0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                        0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                           0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_BMSK                              0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_SHFT                                 0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK                 0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                    0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_BMSK                                0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_SHFT                                   0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_BMSK                                0x3000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_SHFT                                   0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_XO_FVAL                                0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_384_MHZ_FVAL                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_614_4_MHZ_FVAL                    0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_998_4_MHZ_FVAL                    0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_BMSK                                  0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_SHFT                                    0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE0_BMSK                                              0x600
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE0_SHFT                                                0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_BMSK                                           0x180
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_SHFT                                             0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_0_BMSK                                              0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_0_SHFT                                               0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                               0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                                0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                    0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                     0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e0)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041e0)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041e0)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_XBL0_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_XBL0_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e4)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041e4)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041e4)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_XBL1_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_XBL1_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e8)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041e8)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041e8)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_BMSK                              0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_SHFT                                     0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ec)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041ec)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041ec)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_XBL_SEC_BMSK                                         0xfe000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_XBL_SEC_SHFT                                               0x19
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_AOP_BMSK                                              0x1fe0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_AOP_SHFT                                                   0x11
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_TZ_BMSK                                                 0x1ffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_TZ_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f0)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041f0)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041f0)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_XBL_CONFIG_1_0_BMSK                                  0xc0000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_XBL_CONFIG_1_0_SHFT                                        0x1e
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_BMSK                                 0x3e000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_SHFT                                       0x19
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_BMSK                             0x1000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_SHFT                                  0x18
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_RPMB_KEY_NOT_PROVISIONED_FVAL          0x0
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_RPMB_KEY_PROVISIONED_FVAL              0x1
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_BMSK                               0xffff00
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_SHFT                                    0x8
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_SAFESWITCH_BMSK                                            0xff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_SAFESWITCH_SHFT                                             0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f4)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041f4)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041f4)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_XBL_CONFIG_5_2_BMSK                                  0xf0000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_XBL_CONFIG_5_2_SHFT                                        0x1c
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_BMSK                                       0xffe0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_SHFT                                            0x11
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_BMSK                                       0x1f000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_SHFT                                           0xc
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_HYPERVISOR_BMSK                                           0xfff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_HYPERVISOR_SHFT                                             0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f8)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041f8)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041f8)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MSS_BMSK                                             0xffff0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MSS_SHFT                                                   0x10
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MISC_BMSK                                                0xffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MISC_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041fc)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041fc)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041fc)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_SIMLOCK_BMSK                                         0x80000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_SIMLOCK_SHFT                                               0x1f
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_TX_BMSK                                              0x7ffffff0
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_TX_SHFT                                                     0x4
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_BMSK                                0xf
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_SHFT                                0x0

#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004200 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_PHYS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004200 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004200 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_MAXn                                                            6
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_HASH_DATA0_BMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_HASH_DATA0_SHFT                                               0x0

#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004204 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_PHYS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004204 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004204 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_MAXn                                                            6
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RSVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RSVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_HASH_DATA1_BMSK                                          0xffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_HASH_DATA1_SHFT                                               0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004238)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004238)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004238)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_SVS_BMSK                                   0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_SVS_SHFT                                         0x18
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_NOM_BMSK                                     0xfff000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_NOM_SHFT                                          0xc
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_TUR_BMSK                                        0xfff
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_TUR_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000423c)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000423c)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000423c)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_SPARE_BMSK                                                0xff800000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_SPARE_SHFT                                                      0x17
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_DIS_CPR_BMSK                                           0x400000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_DIS_CPR_SHFT                                               0x16
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR_GLOBAL_RC_BMSK                                          0x380000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR_GLOBAL_RC_SHFT                                              0x13
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_TARG_VOLT_TUR_BMSK                                      0x7e000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_TARG_VOLT_TUR_SHFT                                          0xd
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_SVS_BMSK                                          0x1c00
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_SVS_SHFT                                             0xa
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_NOM_BMSK                                           0x380
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_NOM_SHFT                                             0x7
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_TUR_BMSK                                            0x70
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_TUR_SHFT                                             0x4
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_QUOT_VMIN_SVS_1_BMSK                                        0xf
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_QUOT_VMIN_SVS_1_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004240)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004240)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004240)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_SPARE_31_28_BMSK                                          0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_SPARE_31_28_SHFT                                                0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_SVS_BMSK                                    0xf800000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_SVS_SHFT                                         0x17
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_NOM_BMSK                                     0x7c0000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_NOM_SHFT                                         0x12
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_TUR_BMSK                                      0x3e000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_TUR_SHFT                                          0xd
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_DIS_CPR_BMSK                                             0x1000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_DIS_CPR_SHFT                                                0xc
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR2_TARG_VOLT_SVS_BMSK                                        0xfc0
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR2_TARG_VOLT_SVS_SHFT                                          0x6
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR2_TARG_VOLT_NOM_BMSK                                         0x3f
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR2_TARG_VOLT_NOM_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004244)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004244)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004244)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_SPARE_BITS_BMSK                                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_SPARE_BITS_SHFT                                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR_LOCAL_RC_BMSK                                           0xe00000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR_LOCAL_RC_SHFT                                               0x15
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOMPLUS_BMSK                                 0x1f0000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOMPLUS_SHFT                                     0x10
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_SVS_BMSK                                       0xf800
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_SVS_SHFT                                          0xb
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOM_BMSK                                        0x7c0
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOM_SHFT                                          0x6
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_TUR_BMSK                                         0x3e
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_TUR_SHFT                                          0x1
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_DIS_CPR_BMSK                                                0x1
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_DIS_CPR_SHFT                                                0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004248)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004248)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004248)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IDDQ_CX_ACTIVE_BIT_BMSK                                   0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IDDQ_CX_ACTIVE_BIT_SHFT                                         0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IDDQ_APC_ACTIVE_BMSK                                       0x7f80000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IDDQ_APC_ACTIVE_SHFT                                            0x13
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_SVS_BMSK                                         0x7e000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_SVS_SHFT                                             0xd
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_NOMINAL_BMSK                                      0x1f80
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_NOMINAL_SHFT                                         0x7
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_TURBO_BMSK                                          0x7f
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_TURBO_SHFT                                           0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000424c)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000424c)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000424c)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_SPARE_BITS_BMSK                                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_SPARE_BITS_SHFT                                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M1_BMSK                                                0xe00000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M1_SHFT                                                    0x15
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M0_BMSK                                                0x1c0000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M0_SHFT                                                    0x12
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_G_B0_BMSK                                                    0x38000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_G_B0_SHFT                                                        0xf
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CLK_B_BMSK                                                    0x6000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CLK_B_SHFT                                                       0xd
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CAP_B_BMSK                                                    0x1800
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CAP_B_SHFT                                                       0xb
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_SAR_B_BMSK                                                     0x600
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_SAR_B_SHFT                                                       0x9
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IDDQ_MX_ACTIVE_BMSK                                            0x1f8
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IDDQ_MX_ACTIVE_SHFT                                              0x3
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IDDQ_CX_ACTIVE_BIT_BMSK                                          0x7
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IDDQ_CX_ACTIVE_BIT_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004250)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004250)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004250)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_SPARE1_BMSK                                               0xfe000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_SPARE1_SHFT                                                     0x19
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_VREF_B1_BMSK                                               0x1800000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_VREF_B1_SHFT                                                    0x17
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M3_BMSK                                                0x700000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M3_SHFT                                                    0x14
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M2_BMSK                                                 0xe0000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M2_SHFT                                                    0x11
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M1_BMSK                                                 0x1c000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M1_SHFT                                                     0xe
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M0_BMSK                                                  0x3800
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M0_SHFT                                                     0xb
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_G_B1_BMSK                                                      0x700
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_G_B1_SHFT                                                        0x8
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_VREF_B0_BMSK                                                    0xc0
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_VREF_B0_SHFT                                                     0x6
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B0M3_BMSK                                                    0x38
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B0M3_SHFT                                                     0x3
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_BOM2_BMSK                                                     0x7
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_BOM2_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004254)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004254)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004254)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_SPARE_BITS_BMSK                                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_SPARE_BITS_SHFT                                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_SPARE_BMSK                                                  0xc00000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_SPARE_SHFT                                                      0x16
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_GNSS_ADC_CALIB_BMSK                                         0x380000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_GNSS_ADC_CALIB_SHFT                                             0x13
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_MODEM_TXDAC_FUSEFLAG_BMSK                                    0x40000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_MODEM_TXDAC_FUSEFLAG_SHFT                                       0x12
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_SPARE_BMSK                                        0x3fc00
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_SPARE_SHFT                                            0xa
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_RANGE_CORR_BMSK                                     0x200
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_RANGE_CORR_SHFT                                       0x9
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_AVEG_CORR_BMSK                                      0x100
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_AVEG_CORR_SHFT                                        0x8
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_RPOLY_CAL_BMSK                                       0xff
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_RPOLY_CAL_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004258)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004258)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004258)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS1_POINT2_BMSK                                        0xfc000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS1_POINT2_SHFT                                              0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS1_POINT1_BMSK                                         0x3f00000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS1_POINT1_SHFT                                              0x14
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS0_POINT2_BMSK                                           0xfc000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS0_POINT2_SHFT                                               0xe
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS0_POINT1_BMSK                                            0x3f00
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS0_POINT1_SHFT                                               0x8
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS_BASE_BMSK                                                 0xff
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS_BASE_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000425c)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000425c)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000425c)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_SPARE_BITS_BMSK                                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_SPARE_BITS_SHFT                                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS3_POINT2_BMSK                                          0xfc0000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS3_POINT2_SHFT                                              0x12
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS3_POINT1_BMSK                                           0x3f000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS3_POINT1_SHFT                                               0xc
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS2_POINT2_BMSK                                             0xfc0
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS2_POINT2_SHFT                                               0x6
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS2_POINT1_BMSK                                              0x3f
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS2_POINT1_SHFT                                               0x0

#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004260)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004260)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004260)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_SPARE_23_31_BMSK                                          0xff800000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_SPARE_23_31_SHFT                                                0x17
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS_CALIB_BMSK                                            0x700000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS_CALIB_SHFT                                                0x14
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS_BASE1_BMSK                                             0xff000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS_BASE1_SHFT                                                 0xc
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS4_POINT2_BMSK                                             0xfc0
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS4_POINT2_SHFT                                               0x6
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS4_POINT1_BMSK                                              0x3f
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS4_POINT1_SHFT                                               0x0

#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004264)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004264)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004264)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_BITS_BMSK                                           0xfff80000
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_BITS_SHFT                                                 0x13
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_10_9_BMSK                                                0x600
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_10_9_SHFT                                                  0x9
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR1_TARG_VOLT_SVSPLUS_BMSK                                    0x1f0
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR1_TARG_VOLT_SVSPLUS_SHFT                                      0x4
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_0_3_BMSK                                                   0xf
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_0_3_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004268)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004268)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004268)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_SPARE0_BMSK                                               0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_SPARE0_SHFT                                                     0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_SPARE_BMSK                                                0x7f000000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_SPARE_SHFT                                                      0x18

#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000426c)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000426c)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000426c)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004270)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004270)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004270)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004274)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004274)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004274)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004278)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004278)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004278)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000427c)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000427c)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000427c)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004280)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004280)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004280)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004284)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004284)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004284)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004288)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004288)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004288)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_SPARE0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000428c)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000428c)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000428c)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SPARE0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004290)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004290)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004290)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SPARE0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004294)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004294)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004294)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_SPARE0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004298 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_PHYS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004298 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004298 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_MAXn                                                         11
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_REDUN_DATA_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_REDUN_DATA_SHFT                                             0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000429c + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_PHYS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000429c + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000429c + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_MAXn                                                         11
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_REDUN_DATA_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_REDUN_DATA_SHFT                                             0x0

#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004268 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_PHYS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004268 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004268 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_MAXn                                                           19
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n), HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_QC_SPARE_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_QC_SPARE_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000426c + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_PHYS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000426c + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000426c + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_RMSK                                                     0xffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_MAXn                                                           19
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n), HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_QC_SPARE_BMSK                                            0xffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_QC_SPARE_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004308 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_PHYS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004308 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OFFS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004308 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_MAXn                                                  1
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_BMSK                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_SHFT                                      0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000430c + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_PHYS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000430c + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OFFS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000430c + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK                                           0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_MAXn                                                  1
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_BMSK                                 0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_SHFT                                      0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004318)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_PHYS                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004318)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004318)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_BMSK                                   0xffff0000
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_SHFT                                         0x10
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_BMSK                                   0xffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_SHFT                                      0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000431c)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_PHYS                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000431c)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000431c)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK                                           0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_BMSK                                     0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004320 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_PHYS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004320 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_OFFS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004320 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_MAXn                                                        1
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                     0xff000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                           0x18
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                           0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                            0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                           0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                            0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004324 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_PHYS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004324 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_OFFS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004324 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RMSK                                                 0xffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_MAXn                                                        1
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                           0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                            0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                           0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004330 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_PHYS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004330 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004330 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                              3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                           0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                  0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004334 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_PHYS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004334 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004334 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                       0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                              3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                             0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                  0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004350)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_PHYS                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004350)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OFFS                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004350)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                           0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                  0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004354)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_PHYS                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004354)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OFFS                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004354)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                       0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                                 0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                      0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004358 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PHYS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004358 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004358 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_MAXn                                                          35
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA_BMSK                                       0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA_SHFT                                              0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000435c + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PHYS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000435c + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000435c + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK                                                    0xffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_MAXn                                                          35
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RSVD0_BMSK                                              0xfe0000
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RSVD0_SHFT                                                  0x11
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_ADDR_BMSK                                          0x1fffe
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_ADDR_SHFT                                              0x1
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                                0x1
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                                0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004478 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_PHYS(n)                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004478 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_OFFS(n)                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004478 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_MAXn                                                     1
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_BMSK                                  0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_SHFT                                         0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000447c + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_PHYS(n)                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000447c + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_OFFS(n)                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000447c + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK                                              0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_MAXn                                                     1
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_BMSK                                    0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_SHFT                                         0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004488)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_PHYS                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004488)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004488)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_BMSK                                      0xffff0000
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_SHFT                                            0x10
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_BMSK                                      0xffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_SHFT                                         0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000448c)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_PHYS                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000448c)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000448c)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK                                              0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_BMSK                                        0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_SHFT                                             0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004490 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_PHYS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004490 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004490 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_MAXn                                                       3
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_BMSK                                0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_SHFT                                       0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004494 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_PHYS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004494 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004494 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_RMSK                                                0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_MAXn                                                       3
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_BMSK                                  0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_SHFT                                       0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000044b0)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000044b0)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000044b0)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_ADDR)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_BMSK                                0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_SHFT                                       0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000044b4)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000044b4)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000044b4)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_RMSK                                                0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_ADDR)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_RSVD0_BMSK                                          0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_RSVD0_SHFT                                               0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004318 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_PHYS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004318 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004318 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_MAXn                                                     29
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000431c + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_PHYS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000431c + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000431c + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_MAXn                                                     29
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004320 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_PHYS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004320 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004320 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_MAXn                                                     29
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004324 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_PHYS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004324 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004324 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_MAXn                                                     29
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000044f8)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000044f8)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000044f8)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000044fc)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000044fc)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000044fc)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_SEC_CTRL_HW_VERSION_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006000)
#define HWIO_SEC_CTRL_HW_VERSION_PHYS                                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006000)
#define HWIO_SEC_CTRL_HW_VERSION_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006000)
#define HWIO_SEC_CTRL_HW_VERSION_RMSK                                                             0xffffffff
#define HWIO_SEC_CTRL_HW_VERSION_IN          \
        in_dword(HWIO_SEC_CTRL_HW_VERSION_ADDR)
#define HWIO_SEC_CTRL_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, m)
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_BMSK                                                       0xf0000000
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_SHFT                                                             0x1c
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_BMSK                                                        0xfff0000
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_SHFT                                                             0x10
#define HWIO_SEC_CTRL_HW_VERSION_STEP_BMSK                                                            0xffff
#define HWIO_SEC_CTRL_HW_VERSION_STEP_SHFT                                                               0x0

#define HWIO_FEATURE_CONFIG0_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006004)
#define HWIO_FEATURE_CONFIG0_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006004)
#define HWIO_FEATURE_CONFIG0_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006004)
#define HWIO_FEATURE_CONFIG0_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG0_IN          \
        in_dword(HWIO_FEATURE_CONFIG0_ADDR)
#define HWIO_FEATURE_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, m)
#define HWIO_FEATURE_CONFIG0_RESOLUTION_LIMITER_BMSK                                              0x80000000
#define HWIO_FEATURE_CONFIG0_RESOLUTION_LIMITER_SHFT                                                    0x1f
#define HWIO_FEATURE_CONFIG0_CE_BAM_DISABLE_BMSK                                                  0x40000000
#define HWIO_FEATURE_CONFIG0_CE_BAM_DISABLE_SHFT                                                        0x1e
#define HWIO_FEATURE_CONFIG0_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                                       0x30000000
#define HWIO_FEATURE_CONFIG0_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                                             0x1c
#define HWIO_FEATURE_CONFIG0_NIDNT_DISABLE_BMSK                                                    0x8000000
#define HWIO_FEATURE_CONFIG0_NIDNT_DISABLE_SHFT                                                         0x1b
#define HWIO_FEATURE_CONFIG0_QC_UDK_DISABLE_BMSK                                                   0x4000000
#define HWIO_FEATURE_CONFIG0_QC_UDK_DISABLE_SHFT                                                        0x1a
#define HWIO_FEATURE_CONFIG0_QC_UDK_DISABLE_ENABLE_FVAL                                                  0x0
#define HWIO_FEATURE_CONFIG0_QC_UDK_DISABLE_DISABLE_FVAL                                                 0x1
#define HWIO_FEATURE_CONFIG0_SECURE_CHANNEL_DISABLE_BMSK                                           0x2000000
#define HWIO_FEATURE_CONFIG0_SECURE_CHANNEL_DISABLE_SHFT                                                0x19
#define HWIO_FEATURE_CONFIG0_SECURE_CHANNEL_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_FEATURE_CONFIG0_SECURE_CHANNEL_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_BMSK                                              0x1000000
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_SHFT                                                   0x18
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_ENABLE_FVAL                                             0x0
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_DISABLE_FVAL                                            0x1
#define HWIO_FEATURE_CONFIG0_PKA_3PIP_DISABLE_BMSK                                                  0x800000
#define HWIO_FEATURE_CONFIG0_PKA_3PIP_DISABLE_SHFT                                                      0x17
#define HWIO_FEATURE_CONFIG0_APPS_ACG_DISABLE_BMSK                                                  0x400000
#define HWIO_FEATURE_CONFIG0_APPS_ACG_DISABLE_SHFT                                                      0x16
#define HWIO_FEATURE_CONFIG0_APPS_ACG_DISABLE_SPARE_FVAL                                                 0x0
#define HWIO_FEATURE_CONFIG0_NAV_DISABLE_BMSK                                                       0x200000
#define HWIO_FEATURE_CONFIG0_NAV_DISABLE_SHFT                                                           0x15
#define HWIO_FEATURE_CONFIG0_NAV_DISABLE_ENABLE_FVAL                                                     0x0
#define HWIO_FEATURE_CONFIG0_NAV_DISABLE_DISABLE_FVAL                                                    0x1
#define HWIO_FEATURE_CONFIG0_GSM_DISABLE_BMSK                                                       0x100000
#define HWIO_FEATURE_CONFIG0_GSM_DISABLE_SHFT                                                           0x14
#define HWIO_FEATURE_CONFIG0_GSM_DISABLE_ENABLE_FVAL                                                     0x0
#define HWIO_FEATURE_CONFIG0_GSM_DISABLE_DISABLE_FVAL                                                    0x1
#define HWIO_FEATURE_CONFIG0_MODEM_MDSP_FW_DISABLE_BMSK                                              0xe0000
#define HWIO_FEATURE_CONFIG0_MODEM_MDSP_FW_DISABLE_SHFT                                                 0x11
#define HWIO_FEATURE_CONFIG0_MODEM_MDSP_FW_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_FEATURE_CONFIG0_MODEM_MDSP_FW_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_FEATURE_CONFIG0_SPARE3_BMSK                                                             0x10000
#define HWIO_FEATURE_CONFIG0_SPARE3_SHFT                                                                0x10
#define HWIO_FEATURE_CONFIG0_MODEM_UIM1_DISABLE_BMSK                                                  0x8000
#define HWIO_FEATURE_CONFIG0_MODEM_UIM1_DISABLE_SHFT                                                     0xf
#define HWIO_FEATURE_CONFIG0_MODEM_UIM1_DISABLE_ENABLE_FVAL                                              0x0
#define HWIO_FEATURE_CONFIG0_MODEM_UIM1_DISABLE_DISABLE_FVAL                                             0x1
#define HWIO_FEATURE_CONFIG0_SPARE2_BMSK                                                              0x7800
#define HWIO_FEATURE_CONFIG0_SPARE2_SHFT                                                                 0xb
#define HWIO_FEATURE_CONFIG0_MODEM_GLOBAL_DISABLE_BMSK                                                 0x400
#define HWIO_FEATURE_CONFIG0_MODEM_GLOBAL_DISABLE_SHFT                                                   0xa
#define HWIO_FEATURE_CONFIG0_MODEM_GLOBAL_DISABLE_ENABLE_FVAL                                            0x0
#define HWIO_FEATURE_CONFIG0_MODEM_GLOBAL_DISABLE_DISABLE_FVAL                                           0x1
#define HWIO_FEATURE_CONFIG0_MODEM_TCM_BOOT_DISABLE_BMSK                                               0x200
#define HWIO_FEATURE_CONFIG0_MODEM_TCM_BOOT_DISABLE_SHFT                                                 0x9
#define HWIO_FEATURE_CONFIG0_MODEM_TCM_BOOT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_FEATURE_CONFIG0_MODEM_TCM_BOOT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_FEATURE_CONFIG0_SPARE1_BMSK                                                               0x1c0
#define HWIO_FEATURE_CONFIG0_SPARE1_SHFT                                                                 0x6
#define HWIO_FEATURE_CONFIG0_MSMC_SPARE_BMSK                                                            0x30
#define HWIO_FEATURE_CONFIG0_MSMC_SPARE_SHFT                                                             0x4
#define HWIO_FEATURE_CONFIG0_MSMC_SPARE_ENABLE_FVAL                                                      0x0
#define HWIO_FEATURE_CONFIG0_MSMC_SPARE_DISABLE_FVAL                                                     0x1
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_DISABLE_BMSK                                                      0x8
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_DISABLE_SHFT                                                      0x3
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_DISABLE_ENABLE_FVAL                                               0x0
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_DISABLE_DISABLE_FVAL                                              0x1
#define HWIO_FEATURE_CONFIG0_SPARE0_BMSK                                                                 0x4
#define HWIO_FEATURE_CONFIG0_SPARE0_SHFT                                                                 0x2
#define HWIO_FEATURE_CONFIG0_MODEM_NB_IOT_GSM_DISABLE_BMSK                                               0x3
#define HWIO_FEATURE_CONFIG0_MODEM_NB_IOT_GSM_DISABLE_SHFT                                               0x0
#define HWIO_FEATURE_CONFIG0_MODEM_NB_IOT_GSM_DISABLE_ENABLE_FVAL                                        0x0
#define HWIO_FEATURE_CONFIG0_MODEM_NB_IOT_GSM_DISABLE_DISABLE_FVAL                                       0x1

#define HWIO_FEATURE_CONFIG1_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006008)
#define HWIO_FEATURE_CONFIG1_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006008)
#define HWIO_FEATURE_CONFIG1_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006008)
#define HWIO_FEATURE_CONFIG1_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG1_IN          \
        in_dword(HWIO_FEATURE_CONFIG1_ADDR)
#define HWIO_FEATURE_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, m)
#define HWIO_FEATURE_CONFIG1_SPARE7_BMSK                                                          0x80000000
#define HWIO_FEATURE_CONFIG1_SPARE7_SHFT                                                                0x1f
#define HWIO_FEATURE_CONFIG1_CM_FEAT_CONFIG_DISABLE_BMSK                                          0x40000000
#define HWIO_FEATURE_CONFIG1_CM_FEAT_CONFIG_DISABLE_SHFT                                                0x1e
#define HWIO_FEATURE_CONFIG1_FUSE_SMT_PERM_ENABLE2_BMSK                                           0x20000000
#define HWIO_FEATURE_CONFIG1_FUSE_SMT_PERM_ENABLE2_SHFT                                                 0x1d
#define HWIO_FEATURE_CONFIG1_FUSE_SMT_PERM_ENABLE_BMSK                                            0x10000000
#define HWIO_FEATURE_CONFIG1_FUSE_SMT_PERM_ENABLE_SHFT                                                  0x1c
#define HWIO_FEATURE_CONFIG1_SYSBARDISABLE_BMSK                                                    0x8000000
#define HWIO_FEATURE_CONFIG1_SYSBARDISABLE_SHFT                                                         0x1b
#define HWIO_FEATURE_CONFIG1_SPARE6_BMSK                                                           0x4000000
#define HWIO_FEATURE_CONFIG1_SPARE6_SHFT                                                                0x1a
#define HWIO_FEATURE_CONFIG1_DDR_FREQ_LIMIT_EN_BMSK                                                0x2000000
#define HWIO_FEATURE_CONFIG1_DDR_FREQ_LIMIT_EN_SHFT                                                     0x19
#define HWIO_FEATURE_CONFIG1_DDR_FREQ_LIMIT_EN_ENABLE_FVAL                                               0x0
#define HWIO_FEATURE_CONFIG1_DDR_FREQ_LIMIT_EN_DISABLE_FVAL                                              0x1
#define HWIO_FEATURE_CONFIG1_VFE_DISABLE_BMSK                                                      0x1000000
#define HWIO_FEATURE_CONFIG1_VFE_DISABLE_SHFT                                                           0x18
#define HWIO_FEATURE_CONFIG1_VFE_DISABLE_ENABLE_FVAL                                                     0x0
#define HWIO_FEATURE_CONFIG1_VFE_DISABLE_DISABLE_FVAL                                                    0x1
#define HWIO_FEATURE_CONFIG1_SPARE0_BMSK                                                            0xf00000
#define HWIO_FEATURE_CONFIG1_SPARE0_SHFT                                                                0x14
#define HWIO_FEATURE_CONFIG1_SPARE0_ENABLE_FVAL                                                          0x0
#define HWIO_FEATURE_CONFIG1_SPARE0_DISABLE_FVAL                                                         0x1
#define HWIO_FEATURE_CONFIG1_DEHR_MSA_ENABLE_BMSK                                                    0x80000
#define HWIO_FEATURE_CONFIG1_DEHR_MSA_ENABLE_SHFT                                                       0x13
#define HWIO_FEATURE_CONFIG1_DEHR_MSA_ENABLE_DISABLE_MSA_FVAL                                            0x0
#define HWIO_FEATURE_CONFIG1_DEHR_MSA_ENABLE_ENABLE_MSA_FVAL                                             0x1
#define HWIO_FEATURE_CONFIG1_MSA_ENABLE_BMSK                                                         0x40000
#define HWIO_FEATURE_CONFIG1_MSA_ENABLE_SHFT                                                            0x12
#define HWIO_FEATURE_CONFIG1_MSA_ENABLE_DISABLE_MSA_FVAL                                                 0x0
#define HWIO_FEATURE_CONFIG1_MSA_ENABLE_ENABLE_MSA_FVAL                                                  0x1
#define HWIO_FEATURE_CONFIG1_ENABLE_DEVICE_IN_TEST_MODE_BMSK                                         0x20000
#define HWIO_FEATURE_CONFIG1_ENABLE_DEVICE_IN_TEST_MODE_SHFT                                            0x11
#define HWIO_FEATURE_CONFIG1_QTI_ROOT_SIG_FORMAT_SEL_BMSK                                            0x10000
#define HWIO_FEATURE_CONFIG1_QTI_ROOT_SIG_FORMAT_SEL_SHFT                                               0x10
#define HWIO_FEATURE_CONFIG1_BOOT_ROM_PATCH_DISABLE_BMSK                                              0xe000
#define HWIO_FEATURE_CONFIG1_BOOT_ROM_PATCH_DISABLE_SHFT                                                 0xd
#define HWIO_FEATURE_CONFIG1_BOOT_ROM_PATCH_DISABLE_ENABLE_PATCHING_FVAL                                 0x0
#define HWIO_FEATURE_CONFIG1_BOOT_ROM_PATCH_DISABLE_DISABLE_PATCHING_FVAL                                0x1
#define HWIO_FEATURE_CONFIG1_STACKED_MEMORY_ID_BMSK                                                   0x1f00
#define HWIO_FEATURE_CONFIG1_STACKED_MEMORY_ID_SHFT                                                      0x8
#define HWIO_FEATURE_CONFIG1_LTE_ABOVE_CATNB1_EN_BMSK                                                   0x80
#define HWIO_FEATURE_CONFIG1_LTE_ABOVE_CATNB1_EN_SHFT                                                    0x7
#define HWIO_FEATURE_CONFIG1_LTE_NB_DISABLE_BMSK                                                        0x40
#define HWIO_FEATURE_CONFIG1_LTE_NB_DISABLE_SHFT                                                         0x6
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_CFG_BMSK                                                     0x20
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_CFG_SHFT                                                      0x5
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_CFG_DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM_FVAL            0x0
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_CFG_BOOT_FSM_BASED_BRING_UP_FVAL                              0x1
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_DELAY_BMSK                                                   0x18
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_DELAY_SHFT                                                    0x3
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_DELAY_GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256_FVAL          0x0
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_DELAY_GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128_FVAL            0x2
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_DELAY_GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103_FVAL            0x3
#define HWIO_FEATURE_CONFIG1_APPS_CLOCKCFG_BMSK                                                          0x6
#define HWIO_FEATURE_CONFIG1_APPS_CLOCKCFG_SHFT                                                          0x1
#define HWIO_FEATURE_CONFIG1_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                                       0x1
#define HWIO_FEATURE_CONFIG1_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                                       0x0
#define HWIO_FEATURE_CONFIG1_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_512KB_FVAL                            0x0
#define HWIO_FEATURE_CONFIG1_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_1MB_FVAL                              0x1

#define HWIO_FEATURE_CONFIG2_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000600c)
#define HWIO_FEATURE_CONFIG2_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000600c)
#define HWIO_FEATURE_CONFIG2_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000600c)
#define HWIO_FEATURE_CONFIG2_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG2_IN          \
        in_dword(HWIO_FEATURE_CONFIG2_ADDR)
#define HWIO_FEATURE_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, m)
#define HWIO_FEATURE_CONFIG2_QWES_DISABLE_BMSK                                                    0x80000000
#define HWIO_FEATURE_CONFIG2_QWES_DISABLE_SHFT                                                          0x1f
#define HWIO_FEATURE_CONFIG2_SPARE1_BMSK                                                          0x40000000
#define HWIO_FEATURE_CONFIG2_SPARE1_SHFT                                                                0x1e
#define HWIO_FEATURE_CONFIG2_QWES_GPRS_BMSK                                                       0x20000000
#define HWIO_FEATURE_CONFIG2_QWES_GPRS_SHFT                                                             0x1d
#define HWIO_FEATURE_CONFIG2_QWES_NB_BMSK                                                         0x10000000
#define HWIO_FEATURE_CONFIG2_QWES_NB_SHFT                                                               0x1c
#define HWIO_FEATURE_CONFIG2_QWES_CATM_BMSK                                                        0x8000000
#define HWIO_FEATURE_CONFIG2_QWES_CATM_SHFT                                                             0x1b
#define HWIO_FEATURE_CONFIG2_FUSE_DEBUGBUS_DISABLE_BMSK                                            0x4000000
#define HWIO_FEATURE_CONFIG2_FUSE_DEBUGBUS_DISABLE_SHFT                                                 0x1a
#define HWIO_FEATURE_CONFIG2_FUSE_DEBUGBUS_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_FEATURE_CONFIG2_FUSE_DEBUGBUS_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_FEATURE_CONFIG2_SPARE2_BMSK                                                           0x2000000
#define HWIO_FEATURE_CONFIG2_SPARE2_SHFT                                                                0x19
#define HWIO_FEATURE_CONFIG2_SPARE3_BMSK                                                           0x1000000
#define HWIO_FEATURE_CONFIG2_SPARE3_SHFT                                                                0x18
#define HWIO_FEATURE_CONFIG2_SPARE4_BMSK                                                            0x800000
#define HWIO_FEATURE_CONFIG2_SPARE4_SHFT                                                                0x17
#define HWIO_FEATURE_CONFIG2_SPARE4_ENABLE_FVAL                                                          0x0
#define HWIO_FEATURE_CONFIG2_SPARE4_DISABLE_FVAL                                                         0x1
#define HWIO_FEATURE_CONFIG2_SPARE5_BMSK                                                            0x400000
#define HWIO_FEATURE_CONFIG2_SPARE5_SHFT                                                                0x16
#define HWIO_FEATURE_CONFIG2_SPARE5_ENABLE_FVAL                                                          0x0
#define HWIO_FEATURE_CONFIG2_SPARE5_DISABLE_FVAL                                                         0x1
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                                      0x200000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                                          0x15
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MISC_DEBUG_DISABLE_ENABLE_FVAL                                    0x0
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MISC_DEBUG_DISABLE_DISABLE_FVAL                                   0x1
#define HWIO_FEATURE_CONFIG2_QC_APPS_NIDEN_DISABLE_BMSK                                             0x100000
#define HWIO_FEATURE_CONFIG2_QC_APPS_NIDEN_DISABLE_SHFT                                                 0x14
#define HWIO_FEATURE_CONFIG2_QC_APPS_NIDEN_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_FEATURE_CONFIG2_QC_APPS_NIDEN_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_FEATURE_CONFIG2_QC_APPS_DBGEN_DISABLE_BMSK                                              0x80000
#define HWIO_FEATURE_CONFIG2_QC_APPS_DBGEN_DISABLE_SHFT                                                 0x13
#define HWIO_FEATURE_CONFIG2_QC_APPS_DBGEN_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_FEATURE_CONFIG2_QC_APPS_DBGEN_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_NIDEN_DISABLE_BMSK                                         0x40000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_NIDEN_DISABLE_SHFT                                            0x12
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_NIDEN_DISABLE_ENABLE_FVAL                                      0x0
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_NIDEN_DISABLE_DISABLE_FVAL                                     0x1
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_DBGEN_DISABLE_BMSK                                         0x20000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_DBGEN_DISABLE_SHFT                                            0x11
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_DBGEN_DISABLE_ENABLE_FVAL                                      0x0
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_DBGEN_DISABLE_DISABLE_FVAL                                     0x1
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_NIDEN_DISABLE_BMSK                                         0x10000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_NIDEN_DISABLE_SHFT                                            0x10
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_NIDEN_DISABLE_ENABLE_FVAL                                      0x0
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_NIDEN_DISABLE_DISABLE_FVAL                                     0x1
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_DBGEN_DISABLE_BMSK                                          0x8000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_DBGEN_DISABLE_SHFT                                             0xf
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_DBGEN_DISABLE_ENABLE_FVAL                                      0x0
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_DBGEN_DISABLE_DISABLE_FVAL                                     0x1
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                                         0x4000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                                            0xe
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_NIDEN_DISABLE_ENABLE_FVAL                                     0x0
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_NIDEN_DISABLE_DISABLE_FVAL                                    0x1
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                                         0x2000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                                            0xd
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_DBGEN_DISABLE_ENABLE_FVAL                                     0x0
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_DBGEN_DISABLE_DISABLE_FVAL                                    0x1
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                                      0x1000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                                         0xc
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPNIDEN_DISABLE_ENABLE_FVAL                                  0x0
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPNIDEN_DISABLE_DISABLE_FVAL                                 0x1
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                                        0x800
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                                          0xb
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPIDEN_DISABLE_ENABLE_FVAL                                   0x0
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPIDEN_DISABLE_DISABLE_FVAL                                  0x1
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_NIDEN_DISABLE_BMSK                                             0x400
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_NIDEN_DISABLE_SHFT                                               0xa
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_NIDEN_DISABLE_ENABLE_FVAL                                        0x0
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_NIDEN_DISABLE_DISABLE_FVAL                                       0x1
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_DBGEN_DISABLE_BMSK                                             0x200
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_DBGEN_DISABLE_SHFT                                               0x9
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_DBGEN_DISABLE_ENABLE_FVAL                                        0x0
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_DBGEN_DISABLE_DISABLE_FVAL                                       0x1
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_NIDEN_DISABLE_BMSK                                             0x100
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_NIDEN_DISABLE_SHFT                                               0x8
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_NIDEN_DISABLE_ENABLE_FVAL                                        0x0
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_NIDEN_DISABLE_DISABLE_FVAL                                       0x1
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_DBGEN_DISABLE_BMSK                                              0x80
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_DBGEN_DISABLE_SHFT                                               0x7
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_DBGEN_DISABLE_ENABLE_FVAL                                        0x0
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_DBGEN_DISABLE_DISABLE_FVAL                                       0x1
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_NIDEN_DISABLE_BMSK                                             0x40
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_NIDEN_DISABLE_SHFT                                              0x6
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_NIDEN_DISABLE_ENABLE_FVAL                                       0x0
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_NIDEN_DISABLE_DISABLE_FVAL                                      0x1
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_DBGEN_DISABLE_BMSK                                             0x20
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_DBGEN_DISABLE_SHFT                                              0x5
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_DBGEN_DISABLE_ENABLE_FVAL                                       0x0
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_DBGEN_DISABLE_DISABLE_FVAL                                      0x1
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                                          0x10
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                                           0x4
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPNIDEN_DISABLE_ENABLE_FVAL                                    0x0
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPNIDEN_DISABLE_DISABLE_FVAL                                   0x1
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                                            0x8
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                                            0x3
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPIDEN_DISABLE_ENABLE_FVAL                                     0x0
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPIDEN_DISABLE_DISABLE_FVAL                                    0x1
#define HWIO_FEATURE_CONFIG2_QDI_SPMI_DISABLE_BMSK                                                       0x4
#define HWIO_FEATURE_CONFIG2_QDI_SPMI_DISABLE_SHFT                                                       0x2
#define HWIO_FEATURE_CONFIG2_QDI_SPMI_DISABLE_ENABLE_FVAL                                                0x0
#define HWIO_FEATURE_CONFIG2_QDI_SPMI_DISABLE_DISABLE_FVAL                                               0x1
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_BMSK                                                        0x2
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_SHFT                                                        0x1
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_ENABLE_FVAL                                                 0x0
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_DISABLE_FVAL                                                0x1
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_BMSK                                                            0x1
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_SHFT                                                            0x0
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_ENABLE_FVAL                                                     0x0
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_DISABLE_FVAL                                                    0x1

#define HWIO_FEATURE_CONFIG3_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006010)
#define HWIO_FEATURE_CONFIG3_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006010)
#define HWIO_FEATURE_CONFIG3_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006010)
#define HWIO_FEATURE_CONFIG3_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG3_IN          \
        in_dword(HWIO_FEATURE_CONFIG3_ADDR)
#define HWIO_FEATURE_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, m)
#define HWIO_FEATURE_CONFIG3_SEC_TAP_ACCESS_DISABLE_BMSK                                          0xfe000000
#define HWIO_FEATURE_CONFIG3_SEC_TAP_ACCESS_DISABLE_SHFT                                                0x19
#define HWIO_FEATURE_CONFIG3_TAP_CJI_CORE_SEL_DISABLE_BMSK                                         0x1000000
#define HWIO_FEATURE_CONFIG3_TAP_CJI_CORE_SEL_DISABLE_SHFT                                              0x18
#define HWIO_FEATURE_CONFIG3_TAP_INSTR_DISABLE_BMSK                                                 0xfff800
#define HWIO_FEATURE_CONFIG3_TAP_INSTR_DISABLE_SHFT                                                      0xb
#define HWIO_FEATURE_CONFIG3_SPARE1_BMSK                                                               0x400
#define HWIO_FEATURE_CONFIG3_SPARE1_SHFT                                                                 0xa
#define HWIO_FEATURE_CONFIG3_SPARE0_BMSK                                                               0x3e0
#define HWIO_FEATURE_CONFIG3_SPARE0_SHFT                                                                 0x5
#define HWIO_FEATURE_CONFIG3_APPS_PBL_PATCH_VERSION_BMSK                                                0x1f
#define HWIO_FEATURE_CONFIG3_APPS_PBL_PATCH_VERSION_SHFT                                                 0x0

#define HWIO_FEATURE_CONFIG4_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006014)
#define HWIO_FEATURE_CONFIG4_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006014)
#define HWIO_FEATURE_CONFIG4_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006014)
#define HWIO_FEATURE_CONFIG4_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG4_IN          \
        in_dword(HWIO_FEATURE_CONFIG4_ADDR)
#define HWIO_FEATURE_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, m)
#define HWIO_FEATURE_CONFIG4_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK                                0xffffffff
#define HWIO_FEATURE_CONFIG4_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                                       0x0

#define HWIO_FEATURE_CONFIG5_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006018)
#define HWIO_FEATURE_CONFIG5_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006018)
#define HWIO_FEATURE_CONFIG5_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006018)
#define HWIO_FEATURE_CONFIG5_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG5_IN          \
        in_dword(HWIO_FEATURE_CONFIG5_ADDR)
#define HWIO_FEATURE_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, m)
#define HWIO_FEATURE_CONFIG5_SPARE_7_BMSK                                                         0x80000000
#define HWIO_FEATURE_CONFIG5_SPARE_7_SHFT                                                               0x1f
#define HWIO_FEATURE_CONFIG5_SPARE_30_BMSK                                                        0x40000000
#define HWIO_FEATURE_CONFIG5_SPARE_30_SHFT                                                              0x1e
#define HWIO_FEATURE_CONFIG5_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK                                  0x20000000
#define HWIO_FEATURE_CONFIG5_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                                        0x1d
#define HWIO_FEATURE_CONFIG5_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                                0x10000000
#define HWIO_FEATURE_CONFIG5_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                                      0x1c
#define HWIO_FEATURE_CONFIG5_MODEM_PBL_PLL_CTRL_BMSK                                               0xf000000
#define HWIO_FEATURE_CONFIG5_MODEM_PBL_PLL_CTRL_SHFT                                                    0x18
#define HWIO_FEATURE_CONFIG5_APPS_PBL_PLL_CTRL_BMSK                                                 0xf80000
#define HWIO_FEATURE_CONFIG5_APPS_PBL_PLL_CTRL_SHFT                                                     0x13
#define HWIO_FEATURE_CONFIG5_SPARE_3_BMSK                                                            0x40000
#define HWIO_FEATURE_CONFIG5_SPARE_3_SHFT                                                               0x12
#define HWIO_FEATURE_CONFIG5_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                                         0x20000
#define HWIO_FEATURE_CONFIG5_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                                            0x11
#define HWIO_FEATURE_CONFIG5_XBL_SEC_AUTH_DISABLE_BMSK                                               0x10000
#define HWIO_FEATURE_CONFIG5_XBL_SEC_AUTH_DISABLE_SHFT                                                  0x10
#define HWIO_FEATURE_CONFIG5_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK                                  0x8000
#define HWIO_FEATURE_CONFIG5_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                                     0xf
#define HWIO_FEATURE_CONFIG5_APPS_AARCH64_ENABLE_BMSK                                                 0x4000
#define HWIO_FEATURE_CONFIG5_APPS_AARCH64_ENABLE_SHFT                                                    0xe
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_BMSK                                                 0x3000
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_SHFT                                                    0xc
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_XO_FVAL                                                 0x0
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_ENUM_384_MHZ_FVAL                                       0x1
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_ENUM_614_4_MHZ_FVAL                                     0x2
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_ENUM_998_4_MHZ_FVAL                                     0x3
#define HWIO_FEATURE_CONFIG5_APPS_BOOT_FROM_ROM_BMSK                                                   0x800
#define HWIO_FEATURE_CONFIG5_APPS_BOOT_FROM_ROM_SHFT                                                     0xb
#define HWIO_FEATURE_CONFIG5_SPARE0_BMSK                                                               0x600
#define HWIO_FEATURE_CONFIG5_SPARE0_SHFT                                                                 0x9
#define HWIO_FEATURE_CONFIG5_SPARE_8_7_BMSK                                                            0x180
#define HWIO_FEATURE_CONFIG5_SPARE_8_7_SHFT                                                              0x7
#define HWIO_FEATURE_CONFIG5_SPARE_6_BMSK                                                               0x40
#define HWIO_FEATURE_CONFIG5_SPARE_6_SHFT                                                                0x6
#define HWIO_FEATURE_CONFIG5_SPARE_5_BMSK                                                               0x20
#define HWIO_FEATURE_CONFIG5_SPARE_5_SHFT                                                                0x5
#define HWIO_FEATURE_CONFIG5_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                                     0x1f
#define HWIO_FEATURE_CONFIG5_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                                      0x0

#define HWIO_FEATURE_CONFIG6_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000601c)
#define HWIO_FEATURE_CONFIG6_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000601c)
#define HWIO_FEATURE_CONFIG6_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000601c)
#define HWIO_FEATURE_CONFIG6_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG6_IN          \
        in_dword(HWIO_FEATURE_CONFIG6_ADDR)
#define HWIO_FEATURE_CONFIG6_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG6_ADDR, m)
#define HWIO_FEATURE_CONFIG6_TAP_GEN_SPARE_INSTR_DISABLE_13_0_BMSK                                0xfffc0000
#define HWIO_FEATURE_CONFIG6_TAP_GEN_SPARE_INSTR_DISABLE_13_0_SHFT                                      0x12
#define HWIO_FEATURE_CONFIG6_TAP_INSTR_DISABLE_BMSK                                                  0x3ffff
#define HWIO_FEATURE_CONFIG6_TAP_INSTR_DISABLE_SHFT                                                      0x0

#define HWIO_FEATURE_CONFIG7_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006020)
#define HWIO_FEATURE_CONFIG7_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006020)
#define HWIO_FEATURE_CONFIG7_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006020)
#define HWIO_FEATURE_CONFIG7_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG7_IN          \
        in_dword(HWIO_FEATURE_CONFIG7_ADDR)
#define HWIO_FEATURE_CONFIG7_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG7_ADDR, m)
#define HWIO_FEATURE_CONFIG7_SEC_TAP_ACCESS_DISABLE_BMSK                                          0xfffc0000
#define HWIO_FEATURE_CONFIG7_SEC_TAP_ACCESS_DISABLE_SHFT                                                0x12
#define HWIO_FEATURE_CONFIG7_TAP_GEN_SPARE_INSTR_DISABLE_31_14_BMSK                                  0x3ffff
#define HWIO_FEATURE_CONFIG7_TAP_GEN_SPARE_INSTR_DISABLE_31_14_SHFT                                      0x0

#define HWIO_FEATURE_CONFIG8_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006024)
#define HWIO_FEATURE_CONFIG8_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006024)
#define HWIO_FEATURE_CONFIG8_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006024)
#define HWIO_FEATURE_CONFIG8_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG8_IN          \
        in_dword(HWIO_FEATURE_CONFIG8_ADDR)
#define HWIO_FEATURE_CONFIG8_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG8_ADDR, m)
#define HWIO_FEATURE_CONFIG8_SPARE0_BMSK                                                          0xfe000000
#define HWIO_FEATURE_CONFIG8_SPARE0_SHFT                                                                0x19
#define HWIO_FEATURE_CONFIG8_APPS_PBL_PATCH_VERSION_BMSK                                           0x1fc0000
#define HWIO_FEATURE_CONFIG8_APPS_PBL_PATCH_VERSION_SHFT                                                0x12
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_BMSK                                                0x30000
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_SHFT                                                   0x10
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_ENUM_600_MHZ_FVAL                                       0x0
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_ENUM_300_MHZ_FVAL                                       0x1
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_CXO_FVAL                                                0x2
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_NA_FVAL                                                 0x3
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_BOOT_BMSK                                                      0x8000
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_BOOT_SHFT                                                         0xf
#define HWIO_FEATURE_CONFIG8_LEGACY_MBNV6_OVERRIDE_BMSK                                               0x4000
#define HWIO_FEATURE_CONFIG8_LEGACY_MBNV6_OVERRIDE_SHFT                                                  0xe
#define HWIO_FEATURE_CONFIG8_APPS_BOOT_FROM_ROM_BMSK                                                  0x2000
#define HWIO_FEATURE_CONFIG8_APPS_BOOT_FROM_ROM_SHFT                                                     0xd
#define HWIO_FEATURE_CONFIG8_RSVD1_BMSK                                                               0x1000
#define HWIO_FEATURE_CONFIG8_RSVD1_SHFT                                                                  0xc
#define HWIO_FEATURE_CONFIG8_MODEM_BOOT_FROM_ROM_BMSK                                                  0x800
#define HWIO_FEATURE_CONFIG8_MODEM_BOOT_FROM_ROM_SHFT                                                    0xb
#define HWIO_FEATURE_CONFIG8_RSVD0_BMSK                                                                0x400
#define HWIO_FEATURE_CONFIG8_RSVD0_SHFT                                                                  0xa
#define HWIO_FEATURE_CONFIG8_FORCE_MSA_AUTH_EN_BMSK                                                    0x200
#define HWIO_FEATURE_CONFIG8_FORCE_MSA_AUTH_EN_SHFT                                                      0x9
#define HWIO_FEATURE_CONFIG8_FORCE_MSA_AUTH_EN_MODEM_IMAGE_NOT_AUTHENTICATED_FVAL                        0x0
#define HWIO_FEATURE_CONFIG8_FORCE_MSA_AUTH_EN_FORCE_MODEM_IMAGE_AUTHENTICATION_FVAL                     0x1
#define HWIO_FEATURE_CONFIG8_ARM_CE_DISABLE_USAGE_BMSK                                                 0x100
#define HWIO_FEATURE_CONFIG8_ARM_CE_DISABLE_USAGE_SHFT                                                   0x8
#define HWIO_FEATURE_CONFIG8_BOOT_ROM_CFG_BMSK                                                          0xff
#define HWIO_FEATURE_CONFIG8_BOOT_ROM_CFG_SHFT                                                           0x0

#define HWIO_FEATURE_CONFIG9_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006028)
#define HWIO_FEATURE_CONFIG9_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006028)
#define HWIO_FEATURE_CONFIG9_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006028)
#define HWIO_FEATURE_CONFIG9_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG9_IN          \
        in_dword(HWIO_FEATURE_CONFIG9_ADDR)
#define HWIO_FEATURE_CONFIG9_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG9_ADDR, m)
#define HWIO_FEATURE_CONFIG9_APPS_BOOT_TRIGGER_DISABLE_BMSK                                       0x80000000
#define HWIO_FEATURE_CONFIG9_APPS_BOOT_TRIGGER_DISABLE_SHFT                                             0x1f
#define HWIO_FEATURE_CONFIG9_APPS_BOOT_TRIGGER_DISABLE_ENABLE_FVAL                                       0x0
#define HWIO_FEATURE_CONFIG9_APPS_BOOT_TRIGGER_DISABLE_DISABLE_FVAL                                      0x1
#define HWIO_FEATURE_CONFIG9_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                                      0x40000000
#define HWIO_FEATURE_CONFIG9_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                                            0x1e
#define HWIO_FEATURE_CONFIG9_PBL_QSEE_BOOT_FLOW_DISABLE_ENABLE_FVAL                                      0x0
#define HWIO_FEATURE_CONFIG9_PBL_QSEE_BOOT_FLOW_DISABLE_DISABLE_FVAL                                     0x1
#define HWIO_FEATURE_CONFIG9_XBL_SEC_AUTH_DISABLE_BMSK                                            0x20000000
#define HWIO_FEATURE_CONFIG9_XBL_SEC_AUTH_DISABLE_SHFT                                                  0x1d
#define HWIO_FEATURE_CONFIG9_XBL_SEC_AUTH_DISABLE_ENABLE_FVAL                                            0x0
#define HWIO_FEATURE_CONFIG9_XBL_SEC_AUTH_DISABLE_DISABLE_FVAL                                           0x1
#define HWIO_FEATURE_CONFIG9_MSM_PKG_TYPE_BMSK                                                    0x10000000
#define HWIO_FEATURE_CONFIG9_MSM_PKG_TYPE_SHFT                                                          0x1c
#define HWIO_FEATURE_CONFIG9_USB_PHY_TUNING_BMSK                                                   0xf000000
#define HWIO_FEATURE_CONFIG9_USB_PHY_TUNING_SHFT                                                        0x18
#define HWIO_FEATURE_CONFIG9_REF_CLK_SEL_BMSK                                                       0x800000
#define HWIO_FEATURE_CONFIG9_REF_CLK_SEL_SHFT                                                           0x17
#define HWIO_FEATURE_CONFIG9_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK                                0x400000
#define HWIO_FEATURE_CONFIG9_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                                    0x16
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_BMSK                                                        0x3c0000
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_SHFT                                                            0x12
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_TSMC_FVAL                                                        0x0
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_GLOBAL_FOUNDRIES_FVAL                                            0x1
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_SAMSUNG_FVAL                                                     0x2
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_IBM_FVAL                                                         0x3
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_UMC_FVAL                                                         0x4
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_SMIC_FVAL                                                        0x5
#define HWIO_FEATURE_CONFIG9_PLL_CFG_BMSK                                                            0x3fff0
#define HWIO_FEATURE_CONFIG9_PLL_CFG_SHFT                                                                0x4
#define HWIO_FEATURE_CONFIG9_APPS_PBL_PLL_CTRL_BMSK                                                      0xf
#define HWIO_FEATURE_CONFIG9_APPS_PBL_PLL_CTRL_SHFT                                                      0x0

#define HWIO_FEATURE_CONFIG10_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000602c)
#define HWIO_FEATURE_CONFIG10_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000602c)
#define HWIO_FEATURE_CONFIG10_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000602c)
#define HWIO_FEATURE_CONFIG10_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG10_IN          \
        in_dword(HWIO_FEATURE_CONFIG10_ADDR)
#define HWIO_FEATURE_CONFIG10_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG10_ADDR, m)
#define HWIO_FEATURE_CONFIG10_MODEM_FEATURE_DISABLE_SOFT1_BMSK                                    0xffffffff
#define HWIO_FEATURE_CONFIG10_MODEM_FEATURE_DISABLE_SOFT1_SHFT                                           0x0

#define HWIO_FEATURE_CONFIG11_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006030)
#define HWIO_FEATURE_CONFIG11_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006030)
#define HWIO_FEATURE_CONFIG11_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006030)
#define HWIO_FEATURE_CONFIG11_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG11_IN          \
        in_dword(HWIO_FEATURE_CONFIG11_ADDR)
#define HWIO_FEATURE_CONFIG11_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG11_ADDR, m)
#define HWIO_FEATURE_CONFIG11_MODEM_FEATURE_DISABLE_SOFT3_BMSK                                    0xff000000
#define HWIO_FEATURE_CONFIG11_MODEM_FEATURE_DISABLE_SOFT3_SHFT                                          0x18
#define HWIO_FEATURE_CONFIG11_MODEM_FEATURE_DISABLE_SOFT2_BMSK                                      0xffffff
#define HWIO_FEATURE_CONFIG11_MODEM_FEATURE_DISABLE_SOFT2_SHFT                                           0x0

#define HWIO_FEATURE_CONFIG12_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006034)
#define HWIO_FEATURE_CONFIG12_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006034)
#define HWIO_FEATURE_CONFIG12_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006034)
#define HWIO_FEATURE_CONFIG12_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG12_IN          \
        in_dword(HWIO_FEATURE_CONFIG12_ADDR)
#define HWIO_FEATURE_CONFIG12_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG12_ADDR, m)
#define HWIO_FEATURE_CONFIG12_RSVD1_BMSK                                                          0xffff0000
#define HWIO_FEATURE_CONFIG12_RSVD1_SHFT                                                                0x10
#define HWIO_FEATURE_CONFIG12_MODEM_FEATURE_DISABLE_SOFT3_BMSK                                        0xffff
#define HWIO_FEATURE_CONFIG12_MODEM_FEATURE_DISABLE_SOFT3_SHFT                                           0x0

#define HWIO_FEATURE_CONFIG13_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006038)
#define HWIO_FEATURE_CONFIG13_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006038)
#define HWIO_FEATURE_CONFIG13_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006038)
#define HWIO_FEATURE_CONFIG13_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG13_IN          \
        in_dword(HWIO_FEATURE_CONFIG13_ADDR)
#define HWIO_FEATURE_CONFIG13_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG13_ADDR, m)
#define HWIO_FEATURE_CONFIG13_RSVD1_BMSK                                                          0xffffffff
#define HWIO_FEATURE_CONFIG13_RSVD1_SHFT                                                                 0x0

#define HWIO_OEM_CONFIG0_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006040)
#define HWIO_OEM_CONFIG0_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006040)
#define HWIO_OEM_CONFIG0_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006040)
#define HWIO_OEM_CONFIG0_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG0_IN          \
        in_dword(HWIO_OEM_CONFIG0_ADDR)
#define HWIO_OEM_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, m)
#define HWIO_OEM_CONFIG0_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                                         0x80000000
#define HWIO_OEM_CONFIG0_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                                               0x1f
#define HWIO_OEM_CONFIG0_SHARED_QSEE_SPNIDEN_DISABLE_ENABLE_FVAL                                         0x0
#define HWIO_OEM_CONFIG0_SHARED_QSEE_SPNIDEN_DISABLE_DISABLE_FVAL                                        0x1
#define HWIO_OEM_CONFIG0_NAND_XFER_PARAM_BMSK                                                     0x40000000
#define HWIO_OEM_CONFIG0_NAND_XFER_PARAM_SHFT                                                           0x1e
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_BMSK                                                   0x20000000
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_SHFT                                                         0x1d
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_ENABLE_FVAL                                                   0x0
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_DISABLE_FVAL                                                  0x1
#define HWIO_OEM_CONFIG0_DEBUG_POLICY_DISABLE_BMSK                                                0x10000000
#define HWIO_OEM_CONFIG0_DEBUG_POLICY_DISABLE_SHFT                                                      0x1c
#define HWIO_OEM_CONFIG0_DEBUG_POLICY_DISABLE_ENABLE_FVAL                                                0x0
#define HWIO_OEM_CONFIG0_DEBUG_POLICY_DISABLE_DISABLE_FVAL                                               0x1
#define HWIO_OEM_CONFIG0_SP_DISABLE_BMSK                                                           0x8000000
#define HWIO_OEM_CONFIG0_SP_DISABLE_SHFT                                                                0x1b
#define HWIO_OEM_CONFIG0_SP_DISABLE_ENABLE_FVAL                                                          0x0
#define HWIO_OEM_CONFIG0_SP_DISABLE_DISABLE_FVAL                                                         0x1
#define HWIO_OEM_CONFIG0_UDK_DISABLE_BMSK                                                          0x4000000
#define HWIO_OEM_CONFIG0_UDK_DISABLE_SHFT                                                               0x1a
#define HWIO_OEM_CONFIG0_UDK_DISABLE_ENABLE_FVAL                                                         0x0
#define HWIO_OEM_CONFIG0_UDK_DISABLE_DISABLE_FVAL                                                        0x1
#define HWIO_OEM_CONFIG0_DEBUG_DISABLE_IN_ROM_BMSK                                                 0x2000000
#define HWIO_OEM_CONFIG0_DEBUG_DISABLE_IN_ROM_SHFT                                                      0x19
#define HWIO_OEM_CONFIG0_SPARE3_BMSK                                                               0x1000000
#define HWIO_OEM_CONFIG0_SPARE3_SHFT                                                                    0x18
#define HWIO_OEM_CONFIG0_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                                     0x800000
#define HWIO_OEM_CONFIG0_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                                         0x17
#define HWIO_OEM_CONFIG0_APPS_HASH_INTEGRITY_CHECK_DISABLE_ENABLE_FVAL                                   0x0
#define HWIO_OEM_CONFIG0_APPS_HASH_INTEGRITY_CHECK_DISABLE_DISABLE_FVAL                                  0x1
#define HWIO_OEM_CONFIG0_SPARE2_BMSK                                                                0x400000
#define HWIO_OEM_CONFIG0_SPARE2_SHFT                                                                    0x16
#define HWIO_OEM_CONFIG0_SW_ROT_USE_SERIAL_NUM_BMSK                                                 0x200000
#define HWIO_OEM_CONFIG0_SW_ROT_USE_SERIAL_NUM_SHFT                                                     0x15
#define HWIO_OEM_CONFIG0_SW_ROT_USE_SERIAL_NUM_USE_OEM_ID_FVAL                                           0x0
#define HWIO_OEM_CONFIG0_SW_ROT_USE_SERIAL_NUM_USE_SERIAL_NUM_FVAL                                       0x1
#define HWIO_OEM_CONFIG0_DISABLE_ROT_TRANSFER_BMSK                                                  0x100000
#define HWIO_OEM_CONFIG0_DISABLE_ROT_TRANSFER_SHFT                                                      0x14
#define HWIO_OEM_CONFIG0_DISABLE_ROT_TRANSFER_ENABLE_FVAL                                                0x0
#define HWIO_OEM_CONFIG0_DISABLE_ROT_TRANSFER_DISABLE_FVAL                                               0x1
#define HWIO_OEM_CONFIG0_IMAGE_ENCRYPTION_ENABLE_BMSK                                                0x80000
#define HWIO_OEM_CONFIG0_IMAGE_ENCRYPTION_ENABLE_SHFT                                                   0x13
#define HWIO_OEM_CONFIG0_RSVD1_BMSK                                                                  0x60000
#define HWIO_OEM_CONFIG0_RSVD1_SHFT                                                                     0x11
#define HWIO_OEM_CONFIG0_SPARE1_BMSK                                                                 0x10000
#define HWIO_OEM_CONFIG0_SPARE1_SHFT                                                                    0x10
#define HWIO_OEM_CONFIG0_PBL_LOG_DISABLE_BMSK                                                         0x8000
#define HWIO_OEM_CONFIG0_PBL_LOG_DISABLE_SHFT                                                            0xf
#define HWIO_OEM_CONFIG0_WDOG_EN_BMSK                                                                 0x4000
#define HWIO_OEM_CONFIG0_WDOG_EN_SHFT                                                                    0xe
#define HWIO_OEM_CONFIG0_WDOG_EN_USE_GPIO_FVAL                                                           0x0
#define HWIO_OEM_CONFIG0_WDOG_EN_IGNORE_GPIO_ENABLE_WDOG_FVAL                                            0x1
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_BMSK                                                        0x2000
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_SHFT                                                           0xd
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_NORMAL_MODE_FVAL                                               0x0
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_SECURE_MODE_FVAL                                               0x1
#define HWIO_OEM_CONFIG0_SW_FUSE_PROG_DISABLE_BMSK                                                    0x1000
#define HWIO_OEM_CONFIG0_SW_FUSE_PROG_DISABLE_SHFT                                                       0xc
#define HWIO_OEM_CONFIG0_RSVD0_BMSK                                                                    0xc00
#define HWIO_OEM_CONFIG0_RSVD0_SHFT                                                                      0xa
#define HWIO_OEM_CONFIG0_FAST_BOOT_BMSK                                                                0x3e0
#define HWIO_OEM_CONFIG0_FAST_BOOT_SHFT                                                                  0x5
#define HWIO_OEM_CONFIG0_FAST_BOOT_SPI_NAND_FVAL                                                         0x0
#define HWIO_OEM_CONFIG0_FAST_BOOT_USB_FVAL                                                              0x1
#define HWIO_OEM_CONFIG0_FAST_BOOT_PARALLEL_NAND_FVAL                                                    0x2
#define HWIO_OEM_CONFIG0_FAST_BOOT_RESERVED_FVAL                                                         0x3
#define HWIO_OEM_CONFIG0_SPARE0_BMSK                                                                    0x10
#define HWIO_OEM_CONFIG0_SPARE0_SHFT                                                                     0x4
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_BMSK                                                     0x8
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_SHFT                                                     0x3
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB_FVAL        0x0
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_NOT_USE_FORCE_USB_BOOT_PIN_FVAL                          0x1
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_BMSK                                                        0x4
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_SHFT                                                        0x2
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB_FVAL         0x0
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_NOT_USE_FORCE_USB_BOOT_PIN_FVAL                             0x1
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_BMSK                                                               0x2
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_SHFT                                                               0x1
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_TIMEOUT_DISABLED_FVAL                                              0x0
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_TIMEOUT_ENABLED_90S_FVAL                                           0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_BMSK                                                            0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_SHFT                                                            0x0
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_DOWNLOADER_ENABLED_FVAL                                         0x0
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_DOWNLOADER_DISABLED_FVAL                                        0x1

#define HWIO_OEM_CONFIG1_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006044)
#define HWIO_OEM_CONFIG1_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006044)
#define HWIO_OEM_CONFIG1_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006044)
#define HWIO_OEM_CONFIG1_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG1_IN          \
        in_dword(HWIO_OEM_CONFIG1_ADDR)
#define HWIO_OEM_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, m)
#define HWIO_OEM_CONFIG1_LLCC_DSRW_DISABLE_BMSK                                                   0x80000000
#define HWIO_OEM_CONFIG1_LLCC_DSRW_DISABLE_SHFT                                                         0x1f
#define HWIO_OEM_CONFIG1_LLCC_DSRW_DISABLE_ENABLE_FVAL                                                   0x0
#define HWIO_OEM_CONFIG1_LLCC_DSRW_DISABLE_DISABLE_FVAL                                                  0x1
#define HWIO_OEM_CONFIG1_RSVD0_BMSK                                                               0x7fffc000
#define HWIO_OEM_CONFIG1_RSVD0_SHFT                                                                      0xe
#define HWIO_OEM_CONFIG1_ROOT_CERT_TOTAL_NUM_BMSK                                                     0x3000
#define HWIO_OEM_CONFIG1_ROOT_CERT_TOTAL_NUM_SHFT                                                        0xc
#define HWIO_OEM_CONFIG1_SHARED_QSEE_SPIDEN_DISABLE_BMSK                                               0x800
#define HWIO_OEM_CONFIG1_SHARED_QSEE_SPIDEN_DISABLE_SHFT                                                 0xb
#define HWIO_OEM_CONFIG1_SHARED_QSEE_SPIDEN_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_OEM_CONFIG1_SHARED_QSEE_SPIDEN_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_OEM_CONFIG1_SHARED_MISC2_DEBUG_DISABLE_BMSK                                               0x400
#define HWIO_OEM_CONFIG1_SHARED_MISC2_DEBUG_DISABLE_SHFT                                                 0xa
#define HWIO_OEM_CONFIG1_SHARED_MISC2_DEBUG_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_OEM_CONFIG1_SHARED_MISC2_DEBUG_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_OEM_CONFIG1_SHARED_MISC1_DEBUG_DISABLE_BMSK                                               0x200
#define HWIO_OEM_CONFIG1_SHARED_MISC1_DEBUG_DISABLE_SHFT                                                 0x9
#define HWIO_OEM_CONFIG1_SHARED_MISC1_DEBUG_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_OEM_CONFIG1_SHARED_MISC1_DEBUG_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_OEM_CONFIG1_SHARED_MISC_DEBUG_DISABLE_BMSK                                                0x100
#define HWIO_OEM_CONFIG1_SHARED_MISC_DEBUG_DISABLE_SHFT                                                  0x8
#define HWIO_OEM_CONFIG1_SHARED_MISC_DEBUG_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_OEM_CONFIG1_SHARED_MISC_DEBUG_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_BMSK                                                        0x80
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_SHFT                                                         0x7
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_ENABLE_FVAL                                                  0x0
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_DISABLE_FVAL                                                 0x1
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_BMSK                                                        0x40
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_SHFT                                                         0x6
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_ENABLE_FVAL                                                  0x0
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_DISABLE_FVAL                                                 0x1
#define HWIO_OEM_CONFIG1_SHARED_NS_NIDEN_DISABLE_BMSK                                                   0x20
#define HWIO_OEM_CONFIG1_SHARED_NS_NIDEN_DISABLE_SHFT                                                    0x5
#define HWIO_OEM_CONFIG1_SHARED_NS_NIDEN_DISABLE_ENABLE_FVAL                                             0x0
#define HWIO_OEM_CONFIG1_SHARED_NS_NIDEN_DISABLE_DISABLE_FVAL                                            0x1
#define HWIO_OEM_CONFIG1_SHARED_NS_DBGEN_DISABLE_BMSK                                                   0x10
#define HWIO_OEM_CONFIG1_SHARED_NS_DBGEN_DISABLE_SHFT                                                    0x4
#define HWIO_OEM_CONFIG1_SHARED_NS_DBGEN_DISABLE_ENABLE_FVAL                                             0x0
#define HWIO_OEM_CONFIG1_SHARED_NS_DBGEN_DISABLE_DISABLE_FVAL                                            0x1
#define HWIO_OEM_CONFIG1_SHARED_CP_NIDEN_DISABLE_BMSK                                                    0x8
#define HWIO_OEM_CONFIG1_SHARED_CP_NIDEN_DISABLE_SHFT                                                    0x3
#define HWIO_OEM_CONFIG1_SHARED_CP_NIDEN_DISABLE_ENABLE_FVAL                                             0x0
#define HWIO_OEM_CONFIG1_SHARED_CP_NIDEN_DISABLE_DISABLE_FVAL                                            0x1
#define HWIO_OEM_CONFIG1_SHARED_CP_DBGEN_DISABLE_BMSK                                                    0x4
#define HWIO_OEM_CONFIG1_SHARED_CP_DBGEN_DISABLE_SHFT                                                    0x2
#define HWIO_OEM_CONFIG1_SHARED_CP_DBGEN_DISABLE_ENABLE_FVAL                                             0x0
#define HWIO_OEM_CONFIG1_SHARED_CP_DBGEN_DISABLE_DISABLE_FVAL                                            0x1
#define HWIO_OEM_CONFIG1_SHARED_MSS_NIDEN_DISABLE_BMSK                                                   0x2
#define HWIO_OEM_CONFIG1_SHARED_MSS_NIDEN_DISABLE_SHFT                                                   0x1
#define HWIO_OEM_CONFIG1_SHARED_MSS_NIDEN_DISABLE_ENABLE_FVAL                                            0x0
#define HWIO_OEM_CONFIG1_SHARED_MSS_NIDEN_DISABLE_DISABLE_FVAL                                           0x1
#define HWIO_OEM_CONFIG1_SHARED_MSS_DBGEN_DISABLE_BMSK                                                   0x1
#define HWIO_OEM_CONFIG1_SHARED_MSS_DBGEN_DISABLE_SHFT                                                   0x0
#define HWIO_OEM_CONFIG1_SHARED_MSS_DBGEN_DISABLE_ENABLE_FVAL                                            0x0
#define HWIO_OEM_CONFIG1_SHARED_MSS_DBGEN_DISABLE_DISABLE_FVAL                                           0x1

#define HWIO_OEM_CONFIG2_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006048)
#define HWIO_OEM_CONFIG2_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006048)
#define HWIO_OEM_CONFIG2_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006048)
#define HWIO_OEM_CONFIG2_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG2_IN          \
        in_dword(HWIO_OEM_CONFIG2_ADDR)
#define HWIO_OEM_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, m)
#define HWIO_OEM_CONFIG2_DISABLE_RSA_BMSK                                                         0x80000000
#define HWIO_OEM_CONFIG2_DISABLE_RSA_SHFT                                                               0x1f
#define HWIO_OEM_CONFIG2_EKU_ENFORCEMENT_EN_BMSK                                                  0x40000000
#define HWIO_OEM_CONFIG2_EKU_ENFORCEMENT_EN_SHFT                                                        0x1e
#define HWIO_OEM_CONFIG2_RSVD1_BMSK                                                               0x3fff0000
#define HWIO_OEM_CONFIG2_RSVD1_SHFT                                                                     0x10
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG30_SECURE_BMSK                                                  0x8000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG30_SECURE_SHFT                                                     0xf
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG30_SECURE_NOT_SECURE_FVAL                                          0x0
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG30_SECURE_SECURE_FVAL                                              0x1
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG29_SECURE_BMSK                                                  0x4000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG29_SECURE_SHFT                                                     0xe
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG29_SECURE_NOT_SECURE_FVAL                                          0x0
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG29_SECURE_SECURE_FVAL                                              0x1
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG28_SECURE_BMSK                                                  0x2000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG28_SECURE_SHFT                                                     0xd
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG28_SECURE_NOT_SECURE_FVAL                                          0x0
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG28_SECURE_SECURE_FVAL                                              0x1
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG27_SECURE_BMSK                                                  0x1000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG27_SECURE_SHFT                                                     0xc
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG27_SECURE_NOT_SECURE_FVAL                                          0x0
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG27_SECURE_SECURE_FVAL                                              0x1
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG26_SECURE_BMSK                                                   0x800
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG26_SECURE_SHFT                                                     0xb
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG26_SECURE_NOT_SECURE_FVAL                                          0x0
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG26_SECURE_SECURE_FVAL                                              0x1
#define HWIO_OEM_CONFIG2_RSVD2_BMSK                                                                    0x7ff
#define HWIO_OEM_CONFIG2_RSVD2_SHFT                                                                      0x0

#define HWIO_OEM_CONFIG3_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000604c)
#define HWIO_OEM_CONFIG3_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000604c)
#define HWIO_OEM_CONFIG3_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000604c)
#define HWIO_OEM_CONFIG3_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG3_IN          \
        in_dword(HWIO_OEM_CONFIG3_ADDR)
#define HWIO_OEM_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, m)
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_BMSK                                                      0xffff0000
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_SHFT                                                            0x10
#define HWIO_OEM_CONFIG3_OEM_HW_ID_BMSK                                                               0xffff
#define HWIO_OEM_CONFIG3_OEM_HW_ID_SHFT                                                                  0x0

#define HWIO_OEM_CONFIG4_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006050)
#define HWIO_OEM_CONFIG4_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006050)
#define HWIO_OEM_CONFIG4_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006050)
#define HWIO_OEM_CONFIG4_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG4_IN          \
        in_dword(HWIO_OEM_CONFIG4_ADDR)
#define HWIO_OEM_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG4_ADDR, m)
#define HWIO_OEM_CONFIG4_PERIPH_VID_BMSK                                                          0xffff0000
#define HWIO_OEM_CONFIG4_PERIPH_VID_SHFT                                                                0x10
#define HWIO_OEM_CONFIG4_PERIPH_PID_BMSK                                                              0xffff
#define HWIO_OEM_CONFIG4_PERIPH_PID_SHFT                                                                 0x0

#define HWIO_OEM_CONFIG5_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006054)
#define HWIO_OEM_CONFIG5_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006054)
#define HWIO_OEM_CONFIG5_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006054)
#define HWIO_OEM_CONFIG5_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG5_IN          \
        in_dword(HWIO_OEM_CONFIG5_ADDR)
#define HWIO_OEM_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG5_ADDR, m)
#define HWIO_OEM_CONFIG5_RSVD0_BMSK                                                               0xffffff00
#define HWIO_OEM_CONFIG5_RSVD0_SHFT                                                                      0x8
#define HWIO_OEM_CONFIG5_ANTI_ROLLBACK_FEATURE_EN_BMSK                                                  0xff
#define HWIO_OEM_CONFIG5_ANTI_ROLLBACK_FEATURE_EN_SHFT                                                   0x0

#define HWIO_BOOT_CONFIG_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006070)
#define HWIO_BOOT_CONFIG_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006070)
#define HWIO_BOOT_CONFIG_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006070)
#define HWIO_BOOT_CONFIG_RMSK                                                                          0x1ff
#define HWIO_BOOT_CONFIG_IN          \
        in_dword(HWIO_BOOT_CONFIG_ADDR)
#define HWIO_BOOT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, m)
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_BMSK                                                      0x180
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_SHFT                                                        0x7
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_ENUM_600_MHZ_FVAL                                           0x0
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_ENUM_300_MHZ_FVAL                                           0x1
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_CXO_FVAL                                                    0x2
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_NA_FVAL                                                     0x3
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_BMSK                                                        0x40
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_SHFT                                                         0x6
#define HWIO_BOOT_CONFIG_FAST_BOOT_BMSK                                                                 0x3e
#define HWIO_BOOT_CONFIG_FAST_BOOT_SHFT                                                                  0x1
#define HWIO_BOOT_CONFIG_FAST_BOOT_SPI_NAND_FVAL                                                         0x0
#define HWIO_BOOT_CONFIG_FAST_BOOT_USB_FVAL                                                              0x1
#define HWIO_BOOT_CONFIG_FAST_BOOT_PARALLEL_NANE_FVAL                                                    0x2
#define HWIO_BOOT_CONFIG_FAST_BOOT_RESERVED_FVAL                                                         0x3
#define HWIO_BOOT_CONFIG_WDOG_EN_BMSK                                                                    0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_SHFT                                                                    0x0
#define HWIO_BOOT_CONFIG_WDOG_EN_GPIO_CONTROLLED_FVAL                                                    0x0
#define HWIO_BOOT_CONFIG_WDOG_EN_ENABLE_WDOG_FVAL                                                        0x1

#define HWIO_SECURE_BOOTn_ADDR(n)                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006078 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_PHYS(n)                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006078 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_OFFS(n)                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006078 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_RMSK                                                                         0x1ff
#define HWIO_SECURE_BOOTn_MAXn                                                                            14
#define HWIO_SECURE_BOOTn_INI(n)        \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), HWIO_SECURE_BOOTn_RMSK)
#define HWIO_SECURE_BOOTn_INMI(n,mask)    \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), mask)
#define HWIO_SECURE_BOOTn_FUSE_SRC_BMSK                                                                0x100
#define HWIO_SECURE_BOOTn_FUSE_SRC_SHFT                                                                  0x8
#define HWIO_SECURE_BOOTn_FUSE_SRC_QUALCOMM_FVAL                                                         0x0
#define HWIO_SECURE_BOOTn_FUSE_SRC_OEM_FVAL                                                              0x1
#define HWIO_SECURE_BOOTn_RSVD_7_BMSK                                                                   0x80
#define HWIO_SECURE_BOOTn_RSVD_7_SHFT                                                                    0x7
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_BMSK                                                           0x40
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_SHFT                                                            0x6
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_USE_OEM_ID_FVAL                                                 0x0
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_USE_SERIAL_NUM_FVAL                                             0x1
#define HWIO_SECURE_BOOTn_AUTH_EN_BMSK                                                                  0x20
#define HWIO_SECURE_BOOTn_AUTH_EN_SHFT                                                                   0x5
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_BMSK                                                          0x10
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_SHFT                                                           0x4
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_SHA_256_HASH_OF_ROOT_CERTIFICATE_IS_IN_ROM_FVAL                0x0
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_SHA_256_HASH_OF_ROOT_CERTIFICATE_IS_IN_PK_HASH_FVAL            0x1
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_BMSK                                                         0xf
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_SHFT                                                         0x0

#define HWIO_QSEE_INV_OVERRIDE_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c0)
#define HWIO_QSEE_INV_OVERRIDE_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060c0)
#define HWIO_QSEE_INV_OVERRIDE_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060c0)
#define HWIO_QSEE_INV_OVERRIDE_RMSK                                                               0xffffffff
#define HWIO_QSEE_INV_OVERRIDE_IN          \
        in_dword(HWIO_QSEE_INV_OVERRIDE_ADDR)
#define HWIO_QSEE_INV_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_QSEE_INV_OVERRIDE_ADDR, m)
#define HWIO_QSEE_INV_OVERRIDE_OUT(v)      \
        out_dword(HWIO_QSEE_INV_OVERRIDE_ADDR,v)
#define HWIO_QSEE_INV_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QSEE_INV_OVERRIDE_ADDR,m,v,HWIO_QSEE_INV_OVERRIDE_IN)
#define HWIO_QSEE_INV_OVERRIDE_RSVD_31_1_BMSK                                                     0xfffffffe
#define HWIO_QSEE_INV_OVERRIDE_RSVD_31_1_SHFT                                                            0x1
#define HWIO_QSEE_INV_OVERRIDE_SHARED_QSEE_SPIDEN_DISABLE_BMSK                                           0x1
#define HWIO_QSEE_INV_OVERRIDE_SHARED_QSEE_SPIDEN_DISABLE_SHFT                                           0x0
#define HWIO_QSEE_INV_OVERRIDE_SHARED_QSEE_SPIDEN_DISABLE_FUSE_VALUE_FVAL                                0x0
#define HWIO_QSEE_INV_OVERRIDE_SHARED_QSEE_SPIDEN_DISABLE_QC_FUSE_VALUE_FVAL                             0x1

#define HWIO_QSEE_NI_OVERRIDE_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c4)
#define HWIO_QSEE_NI_OVERRIDE_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060c4)
#define HWIO_QSEE_NI_OVERRIDE_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060c4)
#define HWIO_QSEE_NI_OVERRIDE_RMSK                                                                0xffffffff
#define HWIO_QSEE_NI_OVERRIDE_IN          \
        in_dword(HWIO_QSEE_NI_OVERRIDE_ADDR)
#define HWIO_QSEE_NI_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_QSEE_NI_OVERRIDE_ADDR, m)
#define HWIO_QSEE_NI_OVERRIDE_OUT(v)      \
        out_dword(HWIO_QSEE_NI_OVERRIDE_ADDR,v)
#define HWIO_QSEE_NI_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QSEE_NI_OVERRIDE_ADDR,m,v,HWIO_QSEE_NI_OVERRIDE_IN)
#define HWIO_QSEE_NI_OVERRIDE_RSVD_31_1_BMSK                                                      0xfffffffe
#define HWIO_QSEE_NI_OVERRIDE_RSVD_31_1_SHFT                                                             0x1
#define HWIO_QSEE_NI_OVERRIDE_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                                           0x1
#define HWIO_QSEE_NI_OVERRIDE_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                                           0x0
#define HWIO_QSEE_NI_OVERRIDE_SHARED_QSEE_SPNIDEN_DISABLE_FUSE_VALUE_FVAL                                0x0
#define HWIO_QSEE_NI_OVERRIDE_SHARED_QSEE_SPNIDEN_DISABLE_QC_FUSE_VALUE_FVAL                             0x1

#define HWIO_MSS_INV_OVERRIDE_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c8)
#define HWIO_MSS_INV_OVERRIDE_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060c8)
#define HWIO_MSS_INV_OVERRIDE_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060c8)
#define HWIO_MSS_INV_OVERRIDE_RMSK                                                                0xffffffff
#define HWIO_MSS_INV_OVERRIDE_IN          \
        in_dword(HWIO_MSS_INV_OVERRIDE_ADDR)
#define HWIO_MSS_INV_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_MSS_INV_OVERRIDE_ADDR, m)
#define HWIO_MSS_INV_OVERRIDE_OUT(v)      \
        out_dword(HWIO_MSS_INV_OVERRIDE_ADDR,v)
#define HWIO_MSS_INV_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_INV_OVERRIDE_ADDR,m,v,HWIO_MSS_INV_OVERRIDE_IN)
#define HWIO_MSS_INV_OVERRIDE_RSVD_31_1_BMSK                                                      0xfffffffe
#define HWIO_MSS_INV_OVERRIDE_RSVD_31_1_SHFT                                                             0x1
#define HWIO_MSS_INV_OVERRIDE_SHARED_MSS_DBGEN_DISABLE_BMSK                                              0x1
#define HWIO_MSS_INV_OVERRIDE_SHARED_MSS_DBGEN_DISABLE_SHFT                                              0x0
#define HWIO_MSS_INV_OVERRIDE_SHARED_MSS_DBGEN_DISABLE_FUSE_VALUE_FVAL                                   0x0
#define HWIO_MSS_INV_OVERRIDE_SHARED_MSS_DBGEN_DISABLE_QC_FUSE_VALUE_FVAL                                0x1

#define HWIO_MSS_NI_OVERRIDE_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060cc)
#define HWIO_MSS_NI_OVERRIDE_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060cc)
#define HWIO_MSS_NI_OVERRIDE_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060cc)
#define HWIO_MSS_NI_OVERRIDE_RMSK                                                                 0xffffffff
#define HWIO_MSS_NI_OVERRIDE_IN          \
        in_dword(HWIO_MSS_NI_OVERRIDE_ADDR)
#define HWIO_MSS_NI_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_MSS_NI_OVERRIDE_ADDR, m)
#define HWIO_MSS_NI_OVERRIDE_OUT(v)      \
        out_dword(HWIO_MSS_NI_OVERRIDE_ADDR,v)
#define HWIO_MSS_NI_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NI_OVERRIDE_ADDR,m,v,HWIO_MSS_NI_OVERRIDE_IN)
#define HWIO_MSS_NI_OVERRIDE_RSVD_31_1_BMSK                                                       0xfffffffe
#define HWIO_MSS_NI_OVERRIDE_RSVD_31_1_SHFT                                                              0x1
#define HWIO_MSS_NI_OVERRIDE_SHARED_MSS_NIDEN_DISABLE_BMSK                                               0x1
#define HWIO_MSS_NI_OVERRIDE_SHARED_MSS_NIDEN_DISABLE_SHFT                                               0x0
#define HWIO_MSS_NI_OVERRIDE_SHARED_MSS_NIDEN_DISABLE_FUSE_VALUE_FVAL                                    0x0
#define HWIO_MSS_NI_OVERRIDE_SHARED_MSS_NIDEN_DISABLE_QC_FUSE_VALUE_FVAL                                 0x1

#define HWIO_CP_INV_OVERRIDE_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d0)
#define HWIO_CP_INV_OVERRIDE_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060d0)
#define HWIO_CP_INV_OVERRIDE_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060d0)
#define HWIO_CP_INV_OVERRIDE_RMSK                                                                 0xffffffff
#define HWIO_CP_INV_OVERRIDE_IN          \
        in_dword(HWIO_CP_INV_OVERRIDE_ADDR)
#define HWIO_CP_INV_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_CP_INV_OVERRIDE_ADDR, m)
#define HWIO_CP_INV_OVERRIDE_OUT(v)      \
        out_dword(HWIO_CP_INV_OVERRIDE_ADDR,v)
#define HWIO_CP_INV_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CP_INV_OVERRIDE_ADDR,m,v,HWIO_CP_INV_OVERRIDE_IN)
#define HWIO_CP_INV_OVERRIDE_RSVD_31_1_BMSK                                                       0xfffffffe
#define HWIO_CP_INV_OVERRIDE_RSVD_31_1_SHFT                                                              0x1
#define HWIO_CP_INV_OVERRIDE_SHARED_CP_DBGEN_DISABLE_BMSK                                                0x1
#define HWIO_CP_INV_OVERRIDE_SHARED_CP_DBGEN_DISABLE_SHFT                                                0x0
#define HWIO_CP_INV_OVERRIDE_SHARED_CP_DBGEN_DISABLE_FUSE_VALUE_FVAL                                     0x0
#define HWIO_CP_INV_OVERRIDE_SHARED_CP_DBGEN_DISABLE_QC_FUSE_VALUE_FVAL                                  0x1

#define HWIO_CP_NI_OVERRIDE_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d4)
#define HWIO_CP_NI_OVERRIDE_PHYS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060d4)
#define HWIO_CP_NI_OVERRIDE_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060d4)
#define HWIO_CP_NI_OVERRIDE_RMSK                                                                  0xffffffff
#define HWIO_CP_NI_OVERRIDE_IN          \
        in_dword(HWIO_CP_NI_OVERRIDE_ADDR)
#define HWIO_CP_NI_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_CP_NI_OVERRIDE_ADDR, m)
#define HWIO_CP_NI_OVERRIDE_OUT(v)      \
        out_dword(HWIO_CP_NI_OVERRIDE_ADDR,v)
#define HWIO_CP_NI_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CP_NI_OVERRIDE_ADDR,m,v,HWIO_CP_NI_OVERRIDE_IN)
#define HWIO_CP_NI_OVERRIDE_RSVD_31_1_BMSK                                                        0xfffffffe
#define HWIO_CP_NI_OVERRIDE_RSVD_31_1_SHFT                                                               0x1
#define HWIO_CP_NI_OVERRIDE_SHARED_CP_NIDEN_DISABLE_BMSK                                                 0x1
#define HWIO_CP_NI_OVERRIDE_SHARED_CP_NIDEN_DISABLE_SHFT                                                 0x0
#define HWIO_CP_NI_OVERRIDE_SHARED_CP_NIDEN_DISABLE_FUSE_VALUE_FVAL                                      0x0
#define HWIO_CP_NI_OVERRIDE_SHARED_CP_NIDEN_DISABLE_QC_FUSE_VALUE_FVAL                                   0x1

#define HWIO_NS_INV_OVERRIDE_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d8)
#define HWIO_NS_INV_OVERRIDE_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060d8)
#define HWIO_NS_INV_OVERRIDE_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060d8)
#define HWIO_NS_INV_OVERRIDE_RMSK                                                                 0xffffffff
#define HWIO_NS_INV_OVERRIDE_IN          \
        in_dword(HWIO_NS_INV_OVERRIDE_ADDR)
#define HWIO_NS_INV_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_NS_INV_OVERRIDE_ADDR, m)
#define HWIO_NS_INV_OVERRIDE_OUT(v)      \
        out_dword(HWIO_NS_INV_OVERRIDE_ADDR,v)
#define HWIO_NS_INV_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_NS_INV_OVERRIDE_ADDR,m,v,HWIO_NS_INV_OVERRIDE_IN)
#define HWIO_NS_INV_OVERRIDE_RSVD_31_5_BMSK                                                       0xffffffe0
#define HWIO_NS_INV_OVERRIDE_RSVD_31_5_SHFT                                                              0x5
#define HWIO_NS_INV_OVERRIDE_APPS_DBGEN_DISABLE_BMSK                                                    0x10
#define HWIO_NS_INV_OVERRIDE_APPS_DBGEN_DISABLE_SHFT                                                     0x4
#define HWIO_NS_INV_OVERRIDE_APPS_DBGEN_DISABLE_FUSE_VALUE_FVAL                                          0x0
#define HWIO_NS_INV_OVERRIDE_APPS_DBGEN_DISABLE_QC_FUSE_VALUE_FVAL                                       0x1
#define HWIO_NS_INV_OVERRIDE_RSVD_3_1_BMSK                                                               0xe
#define HWIO_NS_INV_OVERRIDE_RSVD_3_1_SHFT                                                               0x1
#define HWIO_NS_INV_OVERRIDE_SHARED_NS_DBGEN_DISABLE_BMSK                                                0x1
#define HWIO_NS_INV_OVERRIDE_SHARED_NS_DBGEN_DISABLE_SHFT                                                0x0
#define HWIO_NS_INV_OVERRIDE_SHARED_NS_DBGEN_DISABLE_FUSE_VALUE_FVAL                                     0x0
#define HWIO_NS_INV_OVERRIDE_SHARED_NS_DBGEN_DISABLE_QC_FUSE_VALUE_FVAL                                  0x1

#define HWIO_NS_NI_OVERRIDE_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060dc)
#define HWIO_NS_NI_OVERRIDE_PHYS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060dc)
#define HWIO_NS_NI_OVERRIDE_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060dc)
#define HWIO_NS_NI_OVERRIDE_RMSK                                                                  0xffffffff
#define HWIO_NS_NI_OVERRIDE_IN          \
        in_dword(HWIO_NS_NI_OVERRIDE_ADDR)
#define HWIO_NS_NI_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_NS_NI_OVERRIDE_ADDR, m)
#define HWIO_NS_NI_OVERRIDE_OUT(v)      \
        out_dword(HWIO_NS_NI_OVERRIDE_ADDR,v)
#define HWIO_NS_NI_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_NS_NI_OVERRIDE_ADDR,m,v,HWIO_NS_NI_OVERRIDE_IN)
#define HWIO_NS_NI_OVERRIDE_RSVD_31_5_BMSK                                                        0xffffffe0
#define HWIO_NS_NI_OVERRIDE_RSVD_31_5_SHFT                                                               0x5
#define HWIO_NS_NI_OVERRIDE_APPS_NIDEN_DISABLE_BMSK                                                     0x10
#define HWIO_NS_NI_OVERRIDE_APPS_NIDEN_DISABLE_SHFT                                                      0x4
#define HWIO_NS_NI_OVERRIDE_APPS_NIDEN_DISABLE_FUSE_VALUE_FVAL                                           0x0
#define HWIO_NS_NI_OVERRIDE_APPS_NIDEN_DISABLE_QC_FUSE_VALUE_FVAL                                        0x1
#define HWIO_NS_NI_OVERRIDE_RSVD_3_1_BMSK                                                                0xe
#define HWIO_NS_NI_OVERRIDE_RSVD_3_1_SHFT                                                                0x1
#define HWIO_NS_NI_OVERRIDE_SHARED_NS_NIDEN_DISABLE_BMSK                                                 0x1
#define HWIO_NS_NI_OVERRIDE_SHARED_NS_NIDEN_DISABLE_SHFT                                                 0x0
#define HWIO_NS_NI_OVERRIDE_SHARED_NS_NIDEN_DISABLE_FUSE_VALUE_FVAL                                      0x0
#define HWIO_NS_NI_OVERRIDE_SHARED_NS_NIDEN_DISABLE_QC_FUSE_VALUE_FVAL                                   0x1

#define HWIO_MISC_DEBUG_OVERRIDE_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060e0)
#define HWIO_MISC_DEBUG_OVERRIDE_PHYS                                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060e0)
#define HWIO_MISC_DEBUG_OVERRIDE_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060e0)
#define HWIO_MISC_DEBUG_OVERRIDE_RMSK                                                             0xffffffff
#define HWIO_MISC_DEBUG_OVERRIDE_IN          \
        in_dword(HWIO_MISC_DEBUG_OVERRIDE_ADDR)
#define HWIO_MISC_DEBUG_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_MISC_DEBUG_OVERRIDE_ADDR, m)
#define HWIO_MISC_DEBUG_OVERRIDE_OUT(v)      \
        out_dword(HWIO_MISC_DEBUG_OVERRIDE_ADDR,v)
#define HWIO_MISC_DEBUG_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MISC_DEBUG_OVERRIDE_ADDR,m,v,HWIO_MISC_DEBUG_OVERRIDE_IN)
#define HWIO_MISC_DEBUG_OVERRIDE_RSVD_31_3_BMSK                                                   0xfffffff8
#define HWIO_MISC_DEBUG_OVERRIDE_RSVD_31_3_SHFT                                                          0x3
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC2_DEBUG_DISABLE_BMSK                                         0x4
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC2_DEBUG_DISABLE_SHFT                                         0x2
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC2_DEBUG_DISABLE_FUSE_VALUE_FVAL                              0x0
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC2_DEBUG_DISABLE_ZERO_FVAL                                    0x1
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC1_DEBUG_DISABLE_BMSK                                         0x2
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC1_DEBUG_DISABLE_SHFT                                         0x1
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC1_DEBUG_DISABLE_FUSE_VALUE_FVAL                              0x0
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC1_DEBUG_DISABLE_ZERO_FVAL                                    0x1
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC_DEBUG_DISABLE_BMSK                                          0x1
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC_DEBUG_DISABLE_SHFT                                          0x0
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC_DEBUG_DISABLE_FUSE_VALUE_FVAL                               0x0
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC_DEBUG_DISABLE_QC_FUSE_VALUE_FVAL                            0x1

#define HWIO_CAPT_SEC_GPIO_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006100)
#define HWIO_CAPT_SEC_GPIO_PHYS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006100)
#define HWIO_CAPT_SEC_GPIO_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006100)
#define HWIO_CAPT_SEC_GPIO_RMSK                                                                       0x1fff
#define HWIO_CAPT_SEC_GPIO_IN          \
        in_dword(HWIO_CAPT_SEC_GPIO_ADDR)
#define HWIO_CAPT_SEC_GPIO_INM(m)      \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, m)
#define HWIO_CAPT_SEC_GPIO_OUT(v)      \
        out_dword(HWIO_CAPT_SEC_GPIO_ADDR,v)
#define HWIO_CAPT_SEC_GPIO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CAPT_SEC_GPIO_ADDR,m,v,HWIO_CAPT_SEC_GPIO_IN)
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_BMSK                                                   0x1000
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_SHFT                                                      0xc
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_AUTH_EN_BMSK                                            0x800
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_AUTH_EN_SHFT                                              0xb
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_PK_HASH_IN_FUSE_BMSK                                    0x400
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_PK_HASH_IN_FUSE_SHFT                                      0xa
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_ALL_USE_SERIAL_NUM_BMSK                                    0x200
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_ALL_USE_SERIAL_NUM_SHFT                                      0x9
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_PK_HASH_INDEX_SRC_BMSK                                     0x100
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_PK_HASH_INDEX_SRC_SHFT                                       0x8
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_PBL_BOOT_SPEED_BMSK                                    0xc0
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_PBL_BOOT_SPEED_SHFT                                     0x6
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_BOOT_FROM_ROM_BMSK                                     0x20
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_BOOT_FROM_ROM_SHFT                                      0x5
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FAST_BOOT_BMSK                                              0x1e
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FAST_BOOT_SHFT                                               0x1
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_WDOG_DISABLE_BMSK                                            0x1
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_WDOG_DISABLE_SHFT                                            0x0

#define HWIO_APP_PROC_CFG_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006110)
#define HWIO_APP_PROC_CFG_PHYS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006110)
#define HWIO_APP_PROC_CFG_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006110)
#define HWIO_APP_PROC_CFG_RMSK                                                                       0xfffff
#define HWIO_APP_PROC_CFG_IN          \
        in_dword(HWIO_APP_PROC_CFG_ADDR)
#define HWIO_APP_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, m)
#define HWIO_APP_PROC_CFG_OUT(v)      \
        out_dword(HWIO_APP_PROC_CFG_ADDR,v)
#define HWIO_APP_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_PROC_CFG_ADDR,m,v,HWIO_APP_PROC_CFG_IN)
#define HWIO_APP_PROC_CFG_SPARE0_BMSK                                                                0xc0000
#define HWIO_APP_PROC_CFG_SPARE0_SHFT                                                                   0x12
#define HWIO_APP_PROC_CFG_SPARE1_BMSK                                                                0x30000
#define HWIO_APP_PROC_CFG_SPARE1_SHFT                                                                   0x10
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC2_BMSK                                                         0xf000
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC2_SHFT                                                            0xc
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC1_BMSK                                                          0xf00
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC1_SHFT                                                            0x8
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC0_BMSK                                                           0xc0
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC0_SHFT                                                            0x6
#define HWIO_APP_PROC_CFG_APPS_CP15_DISABLE_BMSK                                                        0x20
#define HWIO_APP_PROC_CFG_APPS_CP15_DISABLE_SHFT                                                         0x5
#define HWIO_APP_PROC_CFG_APPS_CFG_NMFI_BMSK                                                            0x10
#define HWIO_APP_PROC_CFG_APPS_CFG_NMFI_SHFT                                                             0x4
#define HWIO_APP_PROC_CFG_APPS_CFG_NMFI_NORMAL_FVAL                                                      0x0
#define HWIO_APP_PROC_CFG_APPS_CFG_NMFI_DISABLE_FVAL                                                     0x1
#define HWIO_APP_PROC_CFG_SHARED_QSEE_SPNIDEN_BMSK                                                       0x8
#define HWIO_APP_PROC_CFG_SHARED_QSEE_SPNIDEN_SHFT                                                       0x3
#define HWIO_APP_PROC_CFG_SHARED_CP_NIDEN_BMSK                                                           0x4
#define HWIO_APP_PROC_CFG_SHARED_CP_NIDEN_SHFT                                                           0x2
#define HWIO_APP_PROC_CFG_SHARED_NS_NIDEN_BMSK                                                           0x2
#define HWIO_APP_PROC_CFG_SHARED_NS_NIDEN_SHFT                                                           0x1
#define HWIO_APP_PROC_CFG_APPS_NIDEN_BMSK                                                                0x1
#define HWIO_APP_PROC_CFG_APPS_NIDEN_SHFT                                                                0x0

#define HWIO_MSS_PROC_CFG_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006114)
#define HWIO_MSS_PROC_CFG_PHYS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006114)
#define HWIO_MSS_PROC_CFG_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006114)
#define HWIO_MSS_PROC_CFG_RMSK                                                                           0x1
#define HWIO_MSS_PROC_CFG_IN          \
        in_dword(HWIO_MSS_PROC_CFG_ADDR)
#define HWIO_MSS_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_PROC_CFG_ADDR, m)
#define HWIO_MSS_PROC_CFG_OUT(v)      \
        out_dword(HWIO_MSS_PROC_CFG_ADDR,v)
#define HWIO_MSS_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_PROC_CFG_ADDR,m,v,HWIO_MSS_PROC_CFG_IN)
#define HWIO_MSS_PROC_CFG_SHARED_MSS_NIDEN_BMSK                                                          0x1
#define HWIO_MSS_PROC_CFG_SHARED_MSS_NIDEN_SHFT                                                          0x0

#define HWIO_QFPROM_CLK_CTL_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006118)
#define HWIO_QFPROM_CLK_CTL_PHYS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006118)
#define HWIO_QFPROM_CLK_CTL_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006118)
#define HWIO_QFPROM_CLK_CTL_RMSK                                                                         0x1
#define HWIO_QFPROM_CLK_CTL_IN          \
        in_dword(HWIO_QFPROM_CLK_CTL_ADDR)
#define HWIO_QFPROM_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, m)
#define HWIO_QFPROM_CLK_CTL_OUT(v)      \
        out_dword(HWIO_QFPROM_CLK_CTL_ADDR,v)
#define HWIO_QFPROM_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CLK_CTL_ADDR,m,v,HWIO_QFPROM_CLK_CTL_IN)
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_BMSK                                                                0x1
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_SHFT                                                                0x0
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_CLK_ENABLED_FVAL                                                    0x0
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_CLK_DISABLED_FVAL                                                   0x1

#define HWIO_JTAG_ID_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006130)
#define HWIO_JTAG_ID_PHYS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006130)
#define HWIO_JTAG_ID_OFFS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006130)
#define HWIO_JTAG_ID_RMSK                                                                         0xffffffff
#define HWIO_JTAG_ID_IN          \
        in_dword(HWIO_JTAG_ID_ADDR)
#define HWIO_JTAG_ID_INM(m)      \
        in_dword_masked(HWIO_JTAG_ID_ADDR, m)
#define HWIO_JTAG_ID_JTAG_ID_BMSK                                                                 0xffffffff
#define HWIO_JTAG_ID_JTAG_ID_SHFT                                                                        0x0

#define HWIO_SERIAL_NUM_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006134)
#define HWIO_SERIAL_NUM_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006134)
#define HWIO_SERIAL_NUM_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006134)
#define HWIO_SERIAL_NUM_RMSK                                                                      0xffffffff
#define HWIO_SERIAL_NUM_IN          \
        in_dword(HWIO_SERIAL_NUM_ADDR)
#define HWIO_SERIAL_NUM_INM(m)      \
        in_dword_masked(HWIO_SERIAL_NUM_ADDR, m)
#define HWIO_SERIAL_NUM_SERIAL_NUM_BMSK                                                           0xffffffff
#define HWIO_SERIAL_NUM_SERIAL_NUM_SHFT                                                                  0x0

#define HWIO_OEM_ID_ADDR                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006138)
#define HWIO_OEM_ID_PHYS                                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006138)
#define HWIO_OEM_ID_OFFS                                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006138)
#define HWIO_OEM_ID_RMSK                                                                          0xffffffff
#define HWIO_OEM_ID_IN          \
        in_dword(HWIO_OEM_ID_ADDR)
#define HWIO_OEM_ID_INM(m)      \
        in_dword_masked(HWIO_OEM_ID_ADDR, m)
#define HWIO_OEM_ID_OEM_ID_BMSK                                                                   0xffff0000
#define HWIO_OEM_ID_OEM_ID_SHFT                                                                         0x10
#define HWIO_OEM_ID_OEM_PRODUCT_ID_BMSK                                                               0xffff
#define HWIO_OEM_ID_OEM_PRODUCT_ID_SHFT                                                                  0x0

#define HWIO_TEST_BUS_SEL_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000613c)
#define HWIO_TEST_BUS_SEL_PHYS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000613c)
#define HWIO_TEST_BUS_SEL_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000613c)
#define HWIO_TEST_BUS_SEL_RMSK                                                                           0x7
#define HWIO_TEST_BUS_SEL_IN          \
        in_dword(HWIO_TEST_BUS_SEL_ADDR)
#define HWIO_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, m)
#define HWIO_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TEST_BUS_SEL_ADDR,v)
#define HWIO_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TEST_BUS_SEL_ADDR,m,v,HWIO_TEST_BUS_SEL_IN)
#define HWIO_TEST_BUS_SEL_TEST_EN_BMSK                                                                   0x4
#define HWIO_TEST_BUS_SEL_TEST_EN_SHFT                                                                   0x2
#define HWIO_TEST_BUS_SEL_TEST_EN_DEBUG_DISABLED_FVAL                                                    0x0
#define HWIO_TEST_BUS_SEL_TEST_EN_DEBUG_ENABLED_FVAL                                                     0x1
#define HWIO_TEST_BUS_SEL_TEST_SELECT_BMSK                                                               0x3
#define HWIO_TEST_BUS_SEL_TEST_SELECT_SHFT                                                               0x0
#define HWIO_TEST_BUS_SEL_TEST_SELECT_FUSE_SENSE_FVAL                                                    0x0
#define HWIO_TEST_BUS_SEL_TEST_SELECT_QFPROM_ARBITER_FVAL                                                0x1
#define HWIO_TEST_BUS_SEL_TEST_SELECT_SW_FVAL                                                            0x2
#define HWIO_TEST_BUS_SEL_TEST_SELECT_ACC_FVAL                                                           0x3

#define HWIO_SPDM_DYN_SECURE_MODE_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006140)
#define HWIO_SPDM_DYN_SECURE_MODE_PHYS                                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006140)
#define HWIO_SPDM_DYN_SECURE_MODE_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006140)
#define HWIO_SPDM_DYN_SECURE_MODE_RMSK                                                                   0x1
#define HWIO_SPDM_DYN_SECURE_MODE_IN          \
        in_dword(HWIO_SPDM_DYN_SECURE_MODE_ADDR)
#define HWIO_SPDM_DYN_SECURE_MODE_INM(m)      \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, m)
#define HWIO_SPDM_DYN_SECURE_MODE_OUT(v)      \
        out_dword(HWIO_SPDM_DYN_SECURE_MODE_ADDR,v)
#define HWIO_SPDM_DYN_SECURE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPDM_DYN_SECURE_MODE_ADDR,m,v,HWIO_SPDM_DYN_SECURE_MODE_IN)
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_BMSK                                                       0x1
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_SHFT                                                       0x0
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_DISABLE_FVAL                                               0x0
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_ENABLE_FVAL                                                0x1

#define HWIO_CHIP_ID_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006144)
#define HWIO_CHIP_ID_PHYS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006144)
#define HWIO_CHIP_ID_OFFS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006144)
#define HWIO_CHIP_ID_RMSK                                                                             0xffff
#define HWIO_CHIP_ID_IN          \
        in_dword(HWIO_CHIP_ID_ADDR)
#define HWIO_CHIP_ID_INM(m)      \
        in_dword_masked(HWIO_CHIP_ID_ADDR, m)
#define HWIO_CHIP_ID_CHIP_ID_BMSK                                                                     0xffff
#define HWIO_CHIP_ID_CHIP_ID_SHFT                                                                        0x0

#define HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n)                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006150 + 0x4 * (n))
#define HWIO_OEM_IMAGE_ENCR_KEYn_PHYS(n)                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006150 + 0x4 * (n))
#define HWIO_OEM_IMAGE_ENCR_KEYn_OFFS(n)                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006150 + 0x4 * (n))
#define HWIO_OEM_IMAGE_ENCR_KEYn_RMSK                                                             0xffffffff
#define HWIO_OEM_IMAGE_ENCR_KEYn_MAXn                                                                      3
#define HWIO_OEM_IMAGE_ENCR_KEYn_INI(n)        \
        in_dword_masked(HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n), HWIO_OEM_IMAGE_ENCR_KEYn_RMSK)
#define HWIO_OEM_IMAGE_ENCR_KEYn_INMI(n,mask)    \
        in_dword_masked(HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n), mask)
#define HWIO_OEM_IMAGE_ENCR_KEYn_KEY_DATA0_BMSK                                                   0xffffffff
#define HWIO_OEM_IMAGE_ENCR_KEYn_KEY_DATA0_SHFT                                                          0x0

#define HWIO_IMAGE_ENCR_KEY1_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006160)
#define HWIO_IMAGE_ENCR_KEY1_0_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006160)
#define HWIO_IMAGE_ENCR_KEY1_0_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006160)
#define HWIO_IMAGE_ENCR_KEY1_0_RMSK                                                               0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_0_IN          \
        in_dword(HWIO_IMAGE_ENCR_KEY1_0_ADDR)
#define HWIO_IMAGE_ENCR_KEY1_0_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_0_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_0_KEY_DATA0_BMSK                                                     0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_0_KEY_DATA0_SHFT                                                            0x0

#define HWIO_IMAGE_ENCR_KEY1_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006164)
#define HWIO_IMAGE_ENCR_KEY1_1_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006164)
#define HWIO_IMAGE_ENCR_KEY1_1_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006164)
#define HWIO_IMAGE_ENCR_KEY1_1_RMSK                                                               0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_1_IN          \
        in_dword(HWIO_IMAGE_ENCR_KEY1_1_ADDR)
#define HWIO_IMAGE_ENCR_KEY1_1_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_1_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_1_KEY_DATA0_BMSK                                                     0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_1_KEY_DATA0_SHFT                                                            0x0

#define HWIO_IMAGE_ENCR_KEY1_2_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006168)
#define HWIO_IMAGE_ENCR_KEY1_2_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006168)
#define HWIO_IMAGE_ENCR_KEY1_2_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006168)
#define HWIO_IMAGE_ENCR_KEY1_2_RMSK                                                               0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_2_IN          \
        in_dword(HWIO_IMAGE_ENCR_KEY1_2_ADDR)
#define HWIO_IMAGE_ENCR_KEY1_2_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_2_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_2_KEY_DATA0_BMSK                                                     0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_2_KEY_DATA0_SHFT                                                            0x0

#define HWIO_IMAGE_ENCR_KEY1_3_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000616c)
#define HWIO_IMAGE_ENCR_KEY1_3_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000616c)
#define HWIO_IMAGE_ENCR_KEY1_3_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000616c)
#define HWIO_IMAGE_ENCR_KEY1_3_RMSK                                                               0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_3_IN          \
        in_dword(HWIO_IMAGE_ENCR_KEY1_3_ADDR)
#define HWIO_IMAGE_ENCR_KEY1_3_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_3_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_3_KEY_DATA0_BMSK                                                     0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_3_KEY_DATA0_SHFT                                                            0x0

#define HWIO_PK_HASH0_0_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006190)
#define HWIO_PK_HASH0_0_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006190)
#define HWIO_PK_HASH0_0_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006190)
#define HWIO_PK_HASH0_0_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_0_IN          \
        in_dword(HWIO_PK_HASH0_0_ADDR)
#define HWIO_PK_HASH0_0_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_0_ADDR, m)
#define HWIO_PK_HASH0_0_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_0_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_1_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006194)
#define HWIO_PK_HASH0_1_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006194)
#define HWIO_PK_HASH0_1_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006194)
#define HWIO_PK_HASH0_1_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_1_IN          \
        in_dword(HWIO_PK_HASH0_1_ADDR)
#define HWIO_PK_HASH0_1_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_1_ADDR, m)
#define HWIO_PK_HASH0_1_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_1_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_2_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006198)
#define HWIO_PK_HASH0_2_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006198)
#define HWIO_PK_HASH0_2_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006198)
#define HWIO_PK_HASH0_2_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_2_IN          \
        in_dword(HWIO_PK_HASH0_2_ADDR)
#define HWIO_PK_HASH0_2_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_2_ADDR, m)
#define HWIO_PK_HASH0_2_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_2_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_3_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000619c)
#define HWIO_PK_HASH0_3_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000619c)
#define HWIO_PK_HASH0_3_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000619c)
#define HWIO_PK_HASH0_3_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_3_IN          \
        in_dword(HWIO_PK_HASH0_3_ADDR)
#define HWIO_PK_HASH0_3_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_3_ADDR, m)
#define HWIO_PK_HASH0_3_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_3_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_4_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a0)
#define HWIO_PK_HASH0_4_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061a0)
#define HWIO_PK_HASH0_4_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061a0)
#define HWIO_PK_HASH0_4_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_4_IN          \
        in_dword(HWIO_PK_HASH0_4_ADDR)
#define HWIO_PK_HASH0_4_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_4_ADDR, m)
#define HWIO_PK_HASH0_4_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_4_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_5_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a4)
#define HWIO_PK_HASH0_5_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061a4)
#define HWIO_PK_HASH0_5_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061a4)
#define HWIO_PK_HASH0_5_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_5_IN          \
        in_dword(HWIO_PK_HASH0_5_ADDR)
#define HWIO_PK_HASH0_5_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_5_ADDR, m)
#define HWIO_PK_HASH0_5_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_5_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_6_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a8)
#define HWIO_PK_HASH0_6_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061a8)
#define HWIO_PK_HASH0_6_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061a8)
#define HWIO_PK_HASH0_6_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_6_IN          \
        in_dword(HWIO_PK_HASH0_6_ADDR)
#define HWIO_PK_HASH0_6_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_6_ADDR, m)
#define HWIO_PK_HASH0_6_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_6_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_7_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061ac)
#define HWIO_PK_HASH0_7_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061ac)
#define HWIO_PK_HASH0_7_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061ac)
#define HWIO_PK_HASH0_7_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_7_IN          \
        in_dword(HWIO_PK_HASH0_7_ADDR)
#define HWIO_PK_HASH0_7_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_7_ADDR, m)
#define HWIO_PK_HASH0_7_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_7_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_8_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b0)
#define HWIO_PK_HASH0_8_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061b0)
#define HWIO_PK_HASH0_8_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061b0)
#define HWIO_PK_HASH0_8_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_8_IN          \
        in_dword(HWIO_PK_HASH0_8_ADDR)
#define HWIO_PK_HASH0_8_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_8_ADDR, m)
#define HWIO_PK_HASH0_8_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_8_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_9_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b4)
#define HWIO_PK_HASH0_9_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061b4)
#define HWIO_PK_HASH0_9_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061b4)
#define HWIO_PK_HASH0_9_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_9_IN          \
        in_dword(HWIO_PK_HASH0_9_ADDR)
#define HWIO_PK_HASH0_9_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_9_ADDR, m)
#define HWIO_PK_HASH0_9_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_9_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_10_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b8)
#define HWIO_PK_HASH0_10_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061b8)
#define HWIO_PK_HASH0_10_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061b8)
#define HWIO_PK_HASH0_10_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH0_10_IN          \
        in_dword(HWIO_PK_HASH0_10_ADDR)
#define HWIO_PK_HASH0_10_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_10_ADDR, m)
#define HWIO_PK_HASH0_10_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH0_10_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH0_11_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061bc)
#define HWIO_PK_HASH0_11_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061bc)
#define HWIO_PK_HASH0_11_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061bc)
#define HWIO_PK_HASH0_11_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH0_11_IN          \
        in_dword(HWIO_PK_HASH0_11_ADDR)
#define HWIO_PK_HASH0_11_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_11_ADDR, m)
#define HWIO_PK_HASH0_11_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH0_11_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061f0)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061f0)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061f0)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RMSK                                                0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_IN          \
        in_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_INM(m)      \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR, m)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OUT(v)      \
        out_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR,v)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR,m,v,HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_IN)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION31_STICKY_BIT_BMSK                            0x80000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION31_STICKY_BIT_SHFT                                  0x1f
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION31_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION31_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION30_STICKY_BIT_BMSK                            0x40000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION30_STICKY_BIT_SHFT                                  0x1e
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION30_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION30_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION29_STICKY_BIT_BMSK                            0x20000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION29_STICKY_BIT_SHFT                                  0x1d
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION29_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION29_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION28_STICKY_BIT_BMSK                            0x10000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION28_STICKY_BIT_SHFT                                  0x1c
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION28_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION28_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION27_STICKY_BIT_BMSK                             0x8000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION27_STICKY_BIT_SHFT                                  0x1b
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION27_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION27_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION26_STICKY_BIT_BMSK                             0x4000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION26_STICKY_BIT_SHFT                                  0x1a
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION26_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION26_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION25_STICKY_BIT_BMSK                             0x2000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION25_STICKY_BIT_SHFT                                  0x19
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION25_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION25_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION24_STICKY_BIT_BMSK                             0x1000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION24_STICKY_BIT_SHFT                                  0x18
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION24_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION24_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION23_STICKY_BIT_BMSK                              0x800000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION23_STICKY_BIT_SHFT                                  0x17
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION23_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION23_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION22_STICKY_BIT_BMSK                              0x400000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION22_STICKY_BIT_SHFT                                  0x16
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION22_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION22_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION21_STICKY_BIT_BMSK                              0x200000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION21_STICKY_BIT_SHFT                                  0x15
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION21_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION21_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION20_STICKY_BIT_BMSK                              0x100000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION20_STICKY_BIT_SHFT                                  0x14
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION20_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION20_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION19_STICKY_BIT_BMSK                               0x80000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION19_STICKY_BIT_SHFT                                  0x13
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION19_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION19_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION18_STICKY_BIT_BMSK                               0x40000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION18_STICKY_BIT_SHFT                                  0x12
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION18_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION18_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION17_STICKY_BIT_BMSK                               0x20000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION17_STICKY_BIT_SHFT                                  0x11
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION17_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION17_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION16_STICKY_BIT_BMSK                               0x10000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION16_STICKY_BIT_SHFT                                  0x10
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION16_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION16_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION15_STICKY_BIT_BMSK                                0x8000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION15_STICKY_BIT_SHFT                                   0xf
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION15_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION15_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION14_STICKY_BIT_BMSK                                0x4000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION14_STICKY_BIT_SHFT                                   0xe
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION14_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION14_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION13_STICKY_BIT_BMSK                                0x2000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION13_STICKY_BIT_SHFT                                   0xd
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION13_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION13_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION12_STICKY_BIT_BMSK                                0x1000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION12_STICKY_BIT_SHFT                                   0xc
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION12_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION12_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION11_STICKY_BIT_BMSK                                 0x800
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION11_STICKY_BIT_SHFT                                   0xb
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION11_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION11_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION10_STICKY_BIT_BMSK                                 0x400
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION10_STICKY_BIT_SHFT                                   0xa
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION10_STICKY_BIT_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION10_STICKY_BIT_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION9_STICKY_BIT_BMSK                                  0x200
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION9_STICKY_BIT_SHFT                                    0x9
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION9_STICKY_BIT_ALLOW_WRITE_FVAL                        0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION9_STICKY_BIT_DISABLE_WRITE_FVAL                      0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION8_STICKY_BIT_BMSK                                  0x100
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION8_STICKY_BIT_SHFT                                    0x8
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION8_STICKY_BIT_ALLOW_WRITE_FVAL                        0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION8_STICKY_BIT_DISABLE_WRITE_FVAL                      0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION7_STICKY_BIT_BMSK                                   0x80
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION7_STICKY_BIT_SHFT                                    0x7
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION7_STICKY_BIT_ALLOW_WRITE_FVAL                        0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION7_STICKY_BIT_DISABLE_WRITE_FVAL                      0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION6_STICKY_BIT_BMSK                                   0x40
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION6_STICKY_BIT_SHFT                                    0x6
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION6_STICKY_BIT_ALLOW_WRITE_FVAL                        0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION6_STICKY_BIT_DISABLE_WRITE_FVAL                      0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION5_STICKY_BIT_BMSK                                   0x20
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION5_STICKY_BIT_SHFT                                    0x5
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION5_STICKY_BIT_ALLOW_WRITE_FVAL                        0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION5_STICKY_BIT_DISABLE_WRITE_FVAL                      0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION4_STICKY_BIT_BMSK                                   0x10
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION4_STICKY_BIT_SHFT                                    0x4
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION4_STICKY_BIT_ALLOW_WRITE_FVAL                        0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION4_STICKY_BIT_DISABLE_WRITE_FVAL                      0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION3_STICKY_BIT_BMSK                                    0x8
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION3_STICKY_BIT_SHFT                                    0x3
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION3_STICKY_BIT_ALLOW_WRITE_FVAL                        0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION3_STICKY_BIT_DISABLE_WRITE_FVAL                      0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION2_STICKY_BIT_BMSK                                    0x4
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION2_STICKY_BIT_SHFT                                    0x2
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION2_STICKY_BIT_ALLOW_WRITE_FVAL                        0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION2_STICKY_BIT_DISABLE_WRITE_FVAL                      0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION1_STICKY_BIT_BMSK                                    0x2
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION1_STICKY_BIT_SHFT                                    0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION1_STICKY_BIT_ALLOW_WRITE_FVAL                        0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION1_STICKY_BIT_DISABLE_WRITE_FVAL                      0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION0_STICKY_BIT_BMSK                                    0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION0_STICKY_BIT_SHFT                                    0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION0_STICKY_BIT_ALLOW_WRITE_FVAL                        0x0
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION0_STICKY_BIT_DISABLE_WRITE_FVAL                      0x1

#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061f4)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061f4)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061f4)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RMSK                                                0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_IN          \
        in_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_INM(m)      \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR, m)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OUT(v)      \
        out_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR,v)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR,m,v,HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_IN)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RSVD0_BMSK                                          0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RSVD0_SHFT                                                 0x0

#define HWIO_ANTI_ROLLBACK_1_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006200)
#define HWIO_ANTI_ROLLBACK_1_0_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006200)
#define HWIO_ANTI_ROLLBACK_1_0_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006200)
#define HWIO_ANTI_ROLLBACK_1_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_1_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_1_0_ADDR)
#define HWIO_ANTI_ROLLBACK_1_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_1_0_XBL0_BMSK                                                          0xffffffff
#define HWIO_ANTI_ROLLBACK_1_0_XBL0_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_1_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006204)
#define HWIO_ANTI_ROLLBACK_1_1_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006204)
#define HWIO_ANTI_ROLLBACK_1_1_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006204)
#define HWIO_ANTI_ROLLBACK_1_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_1_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_1_1_ADDR)
#define HWIO_ANTI_ROLLBACK_1_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_1_1_XBL1_BMSK                                                          0xffffffff
#define HWIO_ANTI_ROLLBACK_1_1_XBL1_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_2_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006208)
#define HWIO_ANTI_ROLLBACK_2_0_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006208)
#define HWIO_ANTI_ROLLBACK_2_0_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006208)
#define HWIO_ANTI_ROLLBACK_2_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_2_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_2_0_ADDR)
#define HWIO_ANTI_ROLLBACK_2_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_2_0_PIL_SUBSYSTEM_31_0_BMSK                                            0xffffffff
#define HWIO_ANTI_ROLLBACK_2_0_PIL_SUBSYSTEM_31_0_SHFT                                                   0x0

#define HWIO_ANTI_ROLLBACK_2_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000620c)
#define HWIO_ANTI_ROLLBACK_2_1_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000620c)
#define HWIO_ANTI_ROLLBACK_2_1_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000620c)
#define HWIO_ANTI_ROLLBACK_2_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_2_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_2_1_ADDR)
#define HWIO_ANTI_ROLLBACK_2_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_2_1_XBL_SEC_BMSK                                                       0xfe000000
#define HWIO_ANTI_ROLLBACK_2_1_XBL_SEC_SHFT                                                             0x19
#define HWIO_ANTI_ROLLBACK_2_1_AOP_BMSK                                                            0x1fe0000
#define HWIO_ANTI_ROLLBACK_2_1_AOP_SHFT                                                                 0x11
#define HWIO_ANTI_ROLLBACK_2_1_TZ_BMSK                                                               0x1ffff
#define HWIO_ANTI_ROLLBACK_2_1_TZ_SHFT                                                                   0x0

#define HWIO_ANTI_ROLLBACK_3_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006210)
#define HWIO_ANTI_ROLLBACK_3_0_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006210)
#define HWIO_ANTI_ROLLBACK_3_0_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006210)
#define HWIO_ANTI_ROLLBACK_3_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_3_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_3_0_ADDR)
#define HWIO_ANTI_ROLLBACK_3_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_3_0_RSVD1_BMSK                                                         0xc0000000
#define HWIO_ANTI_ROLLBACK_3_0_RSVD1_SHFT                                                               0x1e
#define HWIO_ANTI_ROLLBACK_3_0_TQS_HASH_ACTIVE_BMSK                                               0x3e000000
#define HWIO_ANTI_ROLLBACK_3_0_TQS_HASH_ACTIVE_SHFT                                                     0x19
#define HWIO_ANTI_ROLLBACK_3_0_RPMB_KEY_PROVISIONED_BMSK                                           0x1000000
#define HWIO_ANTI_ROLLBACK_3_0_RPMB_KEY_PROVISIONED_SHFT                                                0x18
#define HWIO_ANTI_ROLLBACK_3_0_RPMB_KEY_PROVISIONED_RPMB_KEY_NOT_PROVISIONED_FVAL                        0x0
#define HWIO_ANTI_ROLLBACK_3_0_RPMB_KEY_PROVISIONED_RPMB_KEY_PROVISIONED_FVAL                            0x1
#define HWIO_ANTI_ROLLBACK_3_0_PIL_SUBSYSTEM_47_32_BMSK                                             0xffff00
#define HWIO_ANTI_ROLLBACK_3_0_PIL_SUBSYSTEM_47_32_SHFT                                                  0x8
#define HWIO_ANTI_ROLLBACK_3_0_SAFESWITCH_BMSK                                                          0xff
#define HWIO_ANTI_ROLLBACK_3_0_SAFESWITCH_SHFT                                                           0x0

#define HWIO_ANTI_ROLLBACK_3_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006214)
#define HWIO_ANTI_ROLLBACK_3_1_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006214)
#define HWIO_ANTI_ROLLBACK_3_1_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006214)
#define HWIO_ANTI_ROLLBACK_3_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_3_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_3_1_ADDR)
#define HWIO_ANTI_ROLLBACK_3_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_3_1_RSVD1_BMSK                                                         0xf0000000
#define HWIO_ANTI_ROLLBACK_3_1_RSVD1_SHFT                                                               0x1c
#define HWIO_ANTI_ROLLBACK_3_1_DEVICE_CFG_BMSK                                                     0xffe0000
#define HWIO_ANTI_ROLLBACK_3_1_DEVICE_CFG_SHFT                                                          0x11
#define HWIO_ANTI_ROLLBACK_3_1_DEBUG_POLICY_BMSK                                                     0x1f000
#define HWIO_ANTI_ROLLBACK_3_1_DEBUG_POLICY_SHFT                                                         0xc
#define HWIO_ANTI_ROLLBACK_3_1_HYPERVISOR_BMSK                                                         0xfff
#define HWIO_ANTI_ROLLBACK_3_1_HYPERVISOR_SHFT                                                           0x0

#define HWIO_ANTI_ROLLBACK_4_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006218)
#define HWIO_ANTI_ROLLBACK_4_0_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006218)
#define HWIO_ANTI_ROLLBACK_4_0_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006218)
#define HWIO_ANTI_ROLLBACK_4_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_4_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_4_0_ADDR)
#define HWIO_ANTI_ROLLBACK_4_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_4_0_MSS_BMSK                                                           0xffff0000
#define HWIO_ANTI_ROLLBACK_4_0_MSS_SHFT                                                                 0x10
#define HWIO_ANTI_ROLLBACK_4_0_MISC_BMSK                                                              0xffff
#define HWIO_ANTI_ROLLBACK_4_0_MISC_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_4_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000621c)
#define HWIO_ANTI_ROLLBACK_4_1_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000621c)
#define HWIO_ANTI_ROLLBACK_4_1_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000621c)
#define HWIO_ANTI_ROLLBACK_4_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_4_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_4_1_ADDR)
#define HWIO_ANTI_ROLLBACK_4_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_4_1_SIMLOCK_BMSK                                                       0x80000000
#define HWIO_ANTI_ROLLBACK_4_1_SIMLOCK_SHFT                                                             0x1f
#define HWIO_ANTI_ROLLBACK_4_1_TX_BMSK                                                            0x7ffffff0
#define HWIO_ANTI_ROLLBACK_4_1_TX_SHFT                                                                   0x4
#define HWIO_ANTI_ROLLBACK_4_1_ROOT_CERT_PK_HASH_INDEX_BMSK                                              0xf
#define HWIO_ANTI_ROLLBACK_4_1_ROOT_CERT_PK_HASH_INDEX_SHFT                                              0x0

#define HWIO_ANTI_ROLLBACK_5_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006220)
#define HWIO_ANTI_ROLLBACK_5_0_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006220)
#define HWIO_ANTI_ROLLBACK_5_0_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006220)
#define HWIO_ANTI_ROLLBACK_5_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_5_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_5_0_ADDR)
#define HWIO_ANTI_ROLLBACK_5_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_5_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_5_0_MISC_BMSK                                                          0xffffffff
#define HWIO_ANTI_ROLLBACK_5_0_MISC_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_5_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006224)
#define HWIO_ANTI_ROLLBACK_5_1_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006224)
#define HWIO_ANTI_ROLLBACK_5_1_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006224)
#define HWIO_ANTI_ROLLBACK_5_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_5_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_5_1_ADDR)
#define HWIO_ANTI_ROLLBACK_5_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_5_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_5_1_MISC_BMSK                                                          0xffffffff
#define HWIO_ANTI_ROLLBACK_5_1_MISC_SHFT                                                                 0x0

#define HWIO_MRC_2_0_0_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006250)
#define HWIO_MRC_2_0_0_PHYS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006250)
#define HWIO_MRC_2_0_0_OFFS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006250)
#define HWIO_MRC_2_0_0_RMSK                                                                       0xffffffff
#define HWIO_MRC_2_0_0_IN          \
        in_dword(HWIO_MRC_2_0_0_ADDR)
#define HWIO_MRC_2_0_0_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_0_ADDR, m)
#define HWIO_MRC_2_0_0_RSVD0_BMSK                                                                 0xfffffff0
#define HWIO_MRC_2_0_0_RSVD0_SHFT                                                                        0x4
#define HWIO_MRC_2_0_0_ROOT_CERT_ACTIVATION_LIST_BMSK                                                    0xf
#define HWIO_MRC_2_0_0_ROOT_CERT_ACTIVATION_LIST_SHFT                                                    0x0

#define HWIO_MRC_2_0_1_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006254)
#define HWIO_MRC_2_0_1_PHYS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006254)
#define HWIO_MRC_2_0_1_OFFS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006254)
#define HWIO_MRC_2_0_1_RMSK                                                                       0xffffffff
#define HWIO_MRC_2_0_1_IN          \
        in_dword(HWIO_MRC_2_0_1_ADDR)
#define HWIO_MRC_2_0_1_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_1_ADDR, m)
#define HWIO_MRC_2_0_1_RSVD1_BMSK                                                                 0xfffffffe
#define HWIO_MRC_2_0_1_RSVD1_SHFT                                                                        0x1
#define HWIO_MRC_2_0_1_CURRENT_UIE_KEY_SEL_BMSK                                                          0x1
#define HWIO_MRC_2_0_1_CURRENT_UIE_KEY_SEL_SHFT                                                          0x0

#define HWIO_MRC_2_0_2_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006258)
#define HWIO_MRC_2_0_2_PHYS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006258)
#define HWIO_MRC_2_0_2_OFFS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006258)
#define HWIO_MRC_2_0_2_RMSK                                                                       0xffffffff
#define HWIO_MRC_2_0_2_IN          \
        in_dword(HWIO_MRC_2_0_2_ADDR)
#define HWIO_MRC_2_0_2_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_2_ADDR, m)
#define HWIO_MRC_2_0_2_RSVD0_BMSK                                                                 0xfffffff0
#define HWIO_MRC_2_0_2_RSVD0_SHFT                                                                        0x4
#define HWIO_MRC_2_0_2_ROOT_CERT_REVOCATION_LIST_BMSK                                                    0xf
#define HWIO_MRC_2_0_2_ROOT_CERT_REVOCATION_LIST_SHFT                                                    0x0

#define HWIO_MRC_2_0_3_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000625c)
#define HWIO_MRC_2_0_3_PHYS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000625c)
#define HWIO_MRC_2_0_3_OFFS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000625c)
#define HWIO_MRC_2_0_3_RMSK                                                                       0xffffffff
#define HWIO_MRC_2_0_3_IN          \
        in_dword(HWIO_MRC_2_0_3_ADDR)
#define HWIO_MRC_2_0_3_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_3_ADDR, m)
#define HWIO_MRC_2_0_3_RSVD0_BMSK                                                                 0xffffffff
#define HWIO_MRC_2_0_3_RSVD0_SHFT                                                                        0x0

#define HWIO_CRYPTO_LIB_VERSION_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006300)
#define HWIO_CRYPTO_LIB_VERSION_PHYS                                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006300)
#define HWIO_CRYPTO_LIB_VERSION_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006300)
#define HWIO_CRYPTO_LIB_VERSION_RMSK                                                              0xffffffff
#define HWIO_CRYPTO_LIB_VERSION_IN          \
        in_dword(HWIO_CRYPTO_LIB_VERSION_ADDR)
#define HWIO_CRYPTO_LIB_VERSION_INM(m)      \
        in_dword_masked(HWIO_CRYPTO_LIB_VERSION_ADDR, m)
#define HWIO_CRYPTO_LIB_VERSION_VERSION_BMSK                                                      0xffffffff
#define HWIO_CRYPTO_LIB_VERSION_VERSION_SHFT                                                             0x0

#define HWIO_LCM_0_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006304)
#define HWIO_LCM_0_PHYS                                                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006304)
#define HWIO_LCM_0_OFFS                                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006304)
#define HWIO_LCM_0_RMSK                                                                           0xffffffff
#define HWIO_LCM_0_IN          \
        in_dword(HWIO_LCM_0_ADDR)
#define HWIO_LCM_0_INM(m)      \
        in_dword_masked(HWIO_LCM_0_ADDR, m)
#define HWIO_LCM_0_DISABLE_LCM_BMSK                                                               0x80000000
#define HWIO_LCM_0_DISABLE_LCM_SHFT                                                                     0x1f
#define HWIO_LCM_0_DISABLE_LCM_STATE_TRANSITION_BMSK                                              0x40000000
#define HWIO_LCM_0_DISABLE_LCM_STATE_TRANSITION_SHFT                                                    0x1e
#define HWIO_LCM_0_DISABLE_SECURE_PHK_BMSK                                                        0x20000000
#define HWIO_LCM_0_DISABLE_SECURE_PHK_SHFT                                                              0x1d
#define HWIO_LCM_0_RSVD_BMSK                                                                      0x1fffff00
#define HWIO_LCM_0_RSVD_SHFT                                                                             0x8
#define HWIO_LCM_0_DEBUG_STATE_BMSK                                                                     0x80
#define HWIO_LCM_0_DEBUG_STATE_SHFT                                                                      0x7
#define HWIO_LCM_0_ILLEGAL_STATE_BMSK                                                                   0x40
#define HWIO_LCM_0_ILLEGAL_STATE_SHFT                                                                    0x6
#define HWIO_LCM_0_QC_EXTERNAL_BMSK                                                                     0x20
#define HWIO_LCM_0_QC_EXTERNAL_SHFT                                                                      0x5
#define HWIO_LCM_0_QC_INTERNAL_BMSK                                                                     0x10
#define HWIO_LCM_0_QC_INTERNAL_SHFT                                                                      0x4
#define HWIO_LCM_0_QC_FEAT_CONFIG_BMSK                                                                   0x8
#define HWIO_LCM_0_QC_FEAT_CONFIG_SHFT                                                                   0x3
#define HWIO_LCM_0_HW_TEST_BMSK                                                                          0x4
#define HWIO_LCM_0_HW_TEST_SHFT                                                                          0x2
#define HWIO_LCM_0_SOC_PERSO_BMSK                                                                        0x2
#define HWIO_LCM_0_SOC_PERSO_SHFT                                                                        0x1
#define HWIO_LCM_0_BLANK_BMSK                                                                            0x1
#define HWIO_LCM_0_BLANK_SHFT                                                                            0x0

#define HWIO_LCM_1_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006308)
#define HWIO_LCM_1_PHYS                                                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006308)
#define HWIO_LCM_1_OFFS                                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006308)
#define HWIO_LCM_1_RMSK                                                                           0xffffffff
#define HWIO_LCM_1_IN          \
        in_dword(HWIO_LCM_1_ADDR)
#define HWIO_LCM_1_INM(m)      \
        in_dword_masked(HWIO_LCM_1_ADDR, m)
#define HWIO_LCM_1_LCM_DATA1_BMSK                                                                 0xffffffff
#define HWIO_LCM_1_LCM_DATA1_SHFT                                                                        0x0

#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006400)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006400)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006400)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_RMSK                                                      0xffffffff
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_IN          \
        in_dword(HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_INM(m)      \
        in_dword_masked(HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR, m)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_OUT(v)      \
        out_dword(HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR,v)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR,m,v,HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_IN)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDRESS_BMSK                                              0xffffffff
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDRESS_SHFT                                                     0x0


#endif /* __HSU_HWIO_DEPENDENCY_H__ */
