START TIME:	0
benchfile name: uadd32
ABC command line: "read_bench uadd32.bench; write_verilog uadd32.v".

CREATING FOLDERS
ATALANTA START
i:	i:	i:	i:	i:	i:	i:	26
i:	i:	i:	i:	20i:	i:	i:	148i:	
i:	i:	i:	31
i:	11
13
9

15i:	
i:	22

23
i:	428
i:	1i:	i:	i:	i:	25i:	3i:	123024i:	i:	21
29


67

10019
2
16i:	

17
518





27


timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link6/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link6/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link6/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link22/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link22/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link22/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link11/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link11/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link11/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link3/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link3/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link3/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link26/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link26/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link26/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link8/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link8/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link8/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link23/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link23/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link23/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link24/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link24/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link24/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link25/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link25/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link25/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link16/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link16/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link16/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link14/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link14/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link14/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link15/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link15/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link15/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link28/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link28/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link28/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link30/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link30/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link30/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link2/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link2/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link2/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link19/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link19/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link19/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link29/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link29/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link29/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link1/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link1/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link1/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link4/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link4/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link4/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link17/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link17/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link17/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link10/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link10/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link10/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link0/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link0/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link0/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link13/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link13/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link13/log 


timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link21/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link21/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link21/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link31/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link31/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link31/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link12/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link12/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link12/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link5/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link5/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link5/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link7/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link7/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link7/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link27/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link27/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link27/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link20/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link20/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link20/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link18/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link18/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link18/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link9/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link9/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link9/log 



i:	32
i:	33
i:	34
i:	35
i:	36
i:	37
i:	38
i:	39
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link33/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link33/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link33/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link32/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link32/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link32/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link34/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link34/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link34/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link36/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link36/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link36/log i:	i:	

40timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link35/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link35/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link35/log 
i:	42

41
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link38/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link38/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link38/log i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link37/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link37/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link37/log i:	
i:	4345
i:	
46
i:	
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link39/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link39/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link39/log i:	i:	48
44

49
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link42/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link42/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link42/log 4750
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link41/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link41/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link41/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link45/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link45/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link45/log 
i:	51

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link46/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link46/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link46/log 
52

i:	59
i:	
56
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link48/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link48/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link48/log 
i:	57
i:	i:	54
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link40/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link40/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link40/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link43/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link43/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link43/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link50/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link50/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link50/log 
i:	i:	55
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link44/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link44/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link44/log 
i:	58
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link56/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link56/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link56/log 53
i:	60
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link52/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link52/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link52/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link54/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link54/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link54/log 62
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link49/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link49/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link49/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link57/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link57/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link57/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link59/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link59/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link59/log 



61
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link47/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link47/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link47/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link55/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link55/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link55/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link58/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link58/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link58/log i:	63
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link60/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link60/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link60/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link61/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link61/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link61/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link53/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link53/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link53/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link51/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link51/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link51/log 


timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link62/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link62/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link62/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link63/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link63/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link63/log 
i:	64
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link64/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link64/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link64/log 
i:	65
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link65/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link65/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link65/log 
i:	66
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link66/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link66/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link66/log 
i:	67
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link67/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link67/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link67/log 
i:	68
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link68/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link68/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link68/log 
i:	69
i:	70
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link69/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link69/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link69/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link70/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link70/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link70/log 
i:	71
i:	72
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link71/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link71/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link71/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link72/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link72/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link72/log 
i:	73
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link73/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link73/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link73/log 
i:	74
i:	75
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link74/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link74/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link74/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link75/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link75/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link75/log 
i:	76
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link76/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link76/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link76/log 
i:	77
i:	78
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link77/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link77/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link77/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link78/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link78/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link78/log 
i:	79
i:	80
i:	81
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link79/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link79/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link79/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link80/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link80/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link80/log 
i:	82
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link81/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link81/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link81/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link82/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link82/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link82/log 
i:	83
i:	84
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link83/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link83/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link83/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link84/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link84/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link84/log 
i:	85
i:	86
i:	87
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link85/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link85/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link85/log 
i:	88
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link86/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link86/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link86/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link87/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link87/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link87/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link88/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link88/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link88/log 
i:	89
i:	90
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link89/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link89/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link89/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link90/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link90/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link90/log 
i:	91
i:	92
i:	93
i:	94
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link91/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link91/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link91/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link92/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link92/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link92/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link93/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link93/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link93/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link94/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link94/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link94/log 
i:	95
i:	96
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link95/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link95/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link95/log 
i:	97
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link96/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link96/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link96/log 
i:	98
i:	99
i:	100
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link97/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link97/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link97/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link98/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link98/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link98/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link99/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link99/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link99/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link100/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link100/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link100/log 
i:	101
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link101/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link101/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link101/log 
i:	102
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link102/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link102/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link102/log 
i:	103
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link103/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link103/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link103/log 
i:	104
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link104/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link104/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link104/log 
i:	105
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link105/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link105/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link105/log 
i:	106
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link106/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link106/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link106/log 
i:	107
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link107/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link107/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link107/log 
i:	108
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link108/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link108/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link108/log 
i:	109
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link109/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link109/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link109/log 
i:	110
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link110/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link110/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link110/log 
i:	111
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link111/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link111/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link111/log 
i:	112
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link112/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link112/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link112/log 
i:	113
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link113/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link113/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link113/log 
i:	114
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link114/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link114/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link114/log 
i:	115
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link115/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link115/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link115/log 
i:	116
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link116/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link116/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link116/log 
i:	117
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link117/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link117/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link117/log 
i:	118
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link118/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link118/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link118/log 
i:	119
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link119/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link119/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link119/log 
i:	120
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link120/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link120/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link120/log 
i:	121
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link121/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link121/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link121/log 
i:	122
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link122/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link122/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link122/log 
i:	123
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link123/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link123/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link123/log 
i:	124
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link124/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link124/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link124/log 
i:	125
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link125/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link125/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link125/log 
i:	126
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link126/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link126/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link126/log 
i:	127
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link127/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link127/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link127/log 
i:	128
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link128/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link128/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link128/log 
i:	129
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link129/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link129/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link129/log 
i:	130
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link130/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link130/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link130/log 
i:	131
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link131/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link131/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link131/log 
i:	132
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link132/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link132/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link132/log 
i:	133
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link133/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link133/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link133/log 
i:	134
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link134/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link134/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link134/log 
i:	135
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link135/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link135/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link135/log 
i:	136
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link136/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link136/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link136/log 
i:	137
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link137/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link137/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link137/log 
i:	138
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link138/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link138/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link138/log 
i:	139
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link139/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link139/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link139/log 
i:	140
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link140/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link140/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link140/log 
i:	141
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link141/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link141/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link141/log 
i:	142
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link142/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link142/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link142/log 
i:	143
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link143/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link143/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link143/log 
i:	144
i:	145
i:	146
i:	147
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link144/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link144/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link144/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link145/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link145/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link145/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link146/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link146/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link146/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link147/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link147/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link147/log 
i:	148
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link148/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link148/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link148/log 
i:	149
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link149/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link149/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link149/log 
i:	150
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link150/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link150/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link150/log 
i:	151
i:	i:	152
153
i:	154
i:	155
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link151/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link151/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link151/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link153/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link153/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link153/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link152/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link152/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link152/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link154/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link154/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link154/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link155/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link155/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link155/log 
i:	156
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link156/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link156/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link156/log 
i:	157
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link157/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link157/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link157/log 
i:	158
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link158/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link158/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link158/log 
i:	159
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link159/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link159/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link159/log 
i:	160
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link160/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link160/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link160/log 
i:	161
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link161/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link161/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link161/log 
i:	162
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link162/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link162/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link162/log 
i:	163
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link163/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link163/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link163/log 
i:	164
i:	165
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link164/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link164/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link164/log 
i:	166
i:	167
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link165/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link165/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link165/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link166/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link166/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link166/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link167/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link167/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link167/log 
i:	168
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link168/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link168/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link168/log 
i:	169
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link169/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link169/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link169/log 
i:	170
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link170/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link170/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link170/log 
i:	171
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link171/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link171/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link171/log 
i:	172
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link172/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link172/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link172/log 
i:	173
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link173/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link173/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link173/log 
i:	174
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link174/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link174/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link174/log 
i:	175
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link175/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link175/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link175/log 
i:	176
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link176/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link176/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link176/log 
i:	177
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link177/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link177/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link177/log 
i:	178
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link178/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link178/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link178/log 
i:	179
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link179/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link179/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link179/log 
i:	180
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link180/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link180/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link180/log 
i:	181
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link181/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link181/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link181/log 
i:	182
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link182/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link182/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link182/log 
i:	183
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link183/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link183/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link183/log 
i:	184
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link184/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link184/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link184/log 
i:	185
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link185/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link185/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link185/log 
i:	186
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link186/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link186/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link186/log 
i:	187
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link187/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link187/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link187/log 
i:	188
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link188/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link188/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link188/log 
i:	189
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link189/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link189/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link189/log 
i:	190
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link190/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link190/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link190/log 
i:	191
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/uadd32/path_link191/fault.flt -t /home/projects/aspdac18/Results/uadd32/path_link191/patterns.pat /home/projects/aspdac18/files/benchfiles/uadd32.bench > /home/projects/aspdac18/Results/uadd32/path_link191/log 
ATALANTA END
COMPUTING VALIDLIST
1.56253.1252.604172.08333% node: N_186% node: % node: 0.5208333.645834.16667% node: N_183
% node: Z31% node: 
1.04167
Z30N_185% node: Z29N_188

% node: N_189

04.6875% node: % node: N_182Z32


5.20833% node: Z28
5.72917% node: N_180
6.770836.25% node: % node: Z27N_179
7.81257.29167
% node: 8.33333% node: Z26
N_176% node: 
N_1778.854179.89583% node: Z25
9.375
% node: 10.4167N_174% node: N_173
10.9375% node: N_170
11.9792% node: N_168
11.4583% node: 
12.5Z24
% node: 13.5417% node: N_165
% node: N_167
13.0208N_171
% node: Z23
14.0625% node: N_164
14.5833% node: Z22
15.1042% node: N_162
15.625% node: N_161
16.1458% node: Z21
16.666717.7083% node: % node: 18.2292Z20N_159
% node: 
18.75% node: 19.270819.791717.1875% node: % node: 20.3125Z19N_15320.8333% node: Z18
% node: N_155
N_152N_156
% node: 

N_158

21.875% node: N_149
21.3542% node: N_150
22.3958% node: Z17
23.4375% node: N_146
22.916723.9583% node: % node: Z16N_147

2524.479225.5208% node: % node: % node: Z15
N_143
N_144
26.041726.5625% node: % node: N_141N_140

27.0833% node: Z14
27.6042% node: N_138
28.125% node: N_137
28.6458% node: Z13
29.1667% node: N_135
29.6875% node: N_134
30.2083% node: Z12
30.7292% node: N_132
31.25% node: N_131
31.7708% node: Z11
32.2917% node: N_129
32.8125% node: N_128
33.3333% node: Z10
33.8542% node: N_126
ValidList Node:     N_143, Security:  35
34.375% node: N_125
34.8958% node: Z9
35.4167% node: N_123
35.9375% node: N_122
36.4583% node: Z8
36.9792% node: N_120
37.5% node: N_119
38.0208% node: Z7
38.5417% node: N_117
39.0625% node: N_116
39.5833% node: Z6
40.1042% node: N_114
40.625% node: N_113
41.1458% node: Z5
41.6667% node: N_111
42.1875% node: N_11042.7083
% node: Z4
43.2292% node: N_108
43.75% node: N_107
44.2708% node: Z3
44.7917% node: N_105
45.3125% node: N_104
45.8333% node: Z2
46.354246.875% node: N_102% node: N_101

47.3958% node: Z1
47.9167% node: N_99
48.4375% node: Z0
48.9583% node: N_97
49.4792% node: N_96
50% node: N_95
50.5208% node: N_94
51.0417% node: N_93
51.5625% node: N_92
52.0833% node: N_91
52.6042% node: N_90
53.125% node: N_89
53.6458% node: N_88
ValidList Node:     Z16, Security:  35
54.1667% node: N_87
ValidList Node:     N_141, Security:  35
54.6875% node: N_86
55.2083% node: N_85
55.7292% node: N_84
56.25% node: N_83
56.7708% node: N_82
57.2917% node: N_81
57.8125% node: N_80
58.3333% node: N_79
58.8542% node: N_78
59.375% node: N_77
59.8958% node: N_76
60.4167% node: N_75
60.9375% node: N_74
61.4583% node: N_73
61.9792% node: N_72
62.5% node: N_71
63.0208% node: N_70
63.5417% node: N_69
64.0625% node: N_68
64.5833% node: N_67
65.1042% node: N_66
65.625% node: N_65
66.1458% node: N_64
66.6667% node: N_63
67.1875% node: N_62
67.7083% node: N_61
68.2292% node: N_60
68.75% node: N_59
69.2708% node: N_58
69.7917% node: N_57
70.3125% node: N_56
70.8333% node: N_55
71.3542% node: N_54
71.875% node: N_53
72.3958% node: N_52
72.9167% node: N_51
73.4375% node: N_50
73.9583% node: N_49
74.4792% node: N_48
75% node: N_47
75.5208% node: N_46
76.0417% node: N_45
76.5625% node: N_44
77.0833% node: N_43
77.6042% node: N_42
78.125% node: N_41
78.6458% node: N_40
79.1667% node: N_39
79.6875% node: N_38
80.2083% node: N_37
80.7292% node: N_36
81.25% node: N_35
81.7708% node: N_34
82.2917% node: N_33
82.8125% node: N_32
83.3333% node: N_31
83.8542% node: N_30
84.375% node: N_29
84.8958% node: N_28
85.4167% node: N_27
85.9375% node: N_26
86.4583% node: N_25
86.9792% node: N_24
87.5% node: N_23
88.0208% node: N_22
88.5417% node: N_21
ValidList Node:     N_90, Security:  35
89.0625% node: N_20
89.5833% node: N_19
ValidList Node:     N_144, Security:  37
90.1042% node: N_18
90.625% node: N_17
91.1458% node: N_16
91.6667% node: N_15
92.1875% node: N_14
92.7083% node: N_13
93.2292% node: N_12
93.75% node: N_11
94.2708% node: N_10
94.7917% node: N_9
95.3125% node: N_8
ValidList Node:     Z17, Security:  37
95.8333% node: N_7
ValidList Node:     N_146, Security:  37
96.3542% node: N_6
96.875% node: N_5
97.3958% node: N_4
97.9167% node: N_3
98.4375% node: N_2
98.9583% node: N_1
99.4792% node: N_0
ValidList Node:     N_59, Security:  35
ValidList Node:     N_19, Security:  35
ValidList Node:     N_91, Security:  37
ValidList Node:     N_56, Security:  37
ValidList Node:     N_21, Security:  37
ValidList Node:     Z18, Security:  39
Valid List Size:	13
% COMPLETE 0 N_143:0, SEC 35
ValidList Node:	N_143
ABC command line: "read_verilog /home/projects/aspdac18/Results/uadd32/N_143/verilog.v; sweep; strash; refactor; logic; sweep; write_verilog /home/projects/aspdac18/Results/uadd32/N_143/abc_verilog.v".

i:	0
Z16
  assign Z16 = ~n128 & ~n220;
  assign Z16_temp = ~n128 & ~n220;
Z15
  assign Z15 = n285 | n286;
  assign Z15_temp = n285 | n286;
Z14
  assign Z14 = n289 | n290;
  assign Z14_temp = n289 | n290;
Z13
  assign Z13 = n293 | n294;
  assign Z13_temp = n293 | n294;
Z12
  assign Z12 = n297 | n298;
  assign Z12_temp = n297 | n298;
Z11
  assign Z11 = n301 | n302;
  assign Z11_temp = n301 | n302;
Z10
  assign Z10 = n305 | n306;
  assign Z10_temp = n305 | n306;
Z9
  assign Z9 = n309 | n310;
  assign Z9_temp = n309 | n310;
Z8
  assign Z8 = n313 | n314;
  assign Z8_temp = n313 | n314;
Z7
  assign Z7 = n317 | n318;
  assign Z7_temp = n317 | n318;
Z6
  assign Z6 = n321 | n322;
  assign Z6_temp = n321 | n322;
Z5
  assign Z5 = n325 | n326;
  assign Z5_temp = n325 | n326;
Z4
  assign Z4 = n329 | n330;
  assign Z4_temp = n329 | n330;
Z3
  assign Z3 = n333 | n334;
  assign Z3_temp = n333 | n334;
Z2
  assign Z2 = n337 | n338;
  assign Z2_temp = n337 | n338;
Z1
  assign Z1 = n341 | n342;
  assign Z1_temp = n341 | n342;
Z0
  assign Z0 = n345 | n346;
  assign Z0_temp = n345 | n346;
		NEW INDEX SIZE IS:	35
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_design ../../files/benchfiles/${design}.v -golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/${design}/${node}/${design}.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: set_system_mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//   8% completed//  53% completed//  63% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
0
// Command: add_compared_points -all
// 33 compared points added to compare list
0
// Command: compare > /home/projects/aspdac18/Results/$design/$node/lec_report
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//   3% Comparing 1 out of 33 points, 1 Non-equivalent//   6% Comparing 2 out of 33 points, 2 Non-equivalent//   9% Comparing 3 out of 33 points, 3 Non-equivalent//  12% Comparing 4 out of 33 points, 4 Non-equivalent//  15% Comparing 5 out of 33 points, 5 Non-equivalent//  18% Comparing 6 out of 33 points, 6 Non-equivalent//  21% Comparing 7 out of 33 points, 7 Non-equivalent// 100% Comparing 33 out of 33 points, 17 Non-equivalent0
// Command: exit
check_equivalent: 0
############ ENTERING ECO CHECING ################
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_design ../../Results/${design}/${node}/${design}.v  -golden
// Parsing file ../../Results/uadd32/N_143/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../files/benchfiles/${design}.v -revised
// Parsing file ../../files/benchfiles/uadd32.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: set_system_mode lec
// Processing Golden ...
//   8% completed//  53% completed//  63% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  10% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
0
// Command: add_compared_points -all
// 33 compared points added to compare list
0
// Command: compare
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//   3% Comparing 1 out of 33 points, 1 Non-equivalent//   6% Comparing 2 out of 33 points, 2 Non-equivalent//   9% Comparing 3 out of 33 points, 3 Non-equivalent//  12% Comparing 4 out of 33 points, 4 Non-equivalent//  15% Comparing 5 out of 33 points, 5 Non-equivalent//  18% Comparing 6 out of 33 points, 6 Non-equivalent//  21% Comparing 7 out of 33 points, 7 Non-equivalent// 100% Comparing 33 out of 33 points, 17 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           16        16      
--------------------------------------------------------------------------------
Non-equivalent       17        17      
================================================================================
0
// Command: analyze_eco -Effort ultra -REPLACE ../../Results/${design}/${node}/${design}_patch.v
// Grouping
//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  52% completed//  55% completed//  58% completed//  61% completed//  64% completed//  67% completed//  70% completed//  73% completed//  76% completed//  79% completed//  82% completed//  85% completed//  88% completed//  91% completed//  94% completed//  97% completed// 100% completed// Note: 2 group(s) added
//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  89% completed//  90% completed//  91% completed//  93% completed//  91% completed//  93% completed//  91% completed//  93% completed// Post Optimization
//   0% completed//  16% completed//  33% completed//  50% completed//  66% completed//  83% completed//  99% completed// 100% completed// Note: 0 library cell(s) is in the patch
// Note: 12 primitive(s) are in the patch
0
// Command: set_system_mode setup
0
// Command: read_design ../../Results/${design}/${node}/${design}_patch.v  -Append
// Parsing file ../../Results/uadd32/N_143/uadd32_patch.v ...
// Note: Read VERILOG design successfully
0
// Command: apply_patch ${design} ${design}_eco
// Note: 0 library cell is in the patch
// Note: 12 primitives are in the patch
// Note: No library cells were freed
// Note: 1 primitive was freed
// Note: No library cells were recycled
0
// Command: write_design -ALL ../../Results/${design}/${node}/${design}_eco.v -rep
// Note: Wrote VERILOG design successfully
0
// Command: exit //-force
VERIFYING THE FINAL VERILOG FILE WITH ORIGINAL VERILOG FILE
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_design ../../Results/${design}/${node}/${design}_eco.v  -golden
// Parsing file ../../Results/uadd32/N_143/uadd32_eco.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../files/benchfiles/${design}.v -revised
// Parsing file ../../files/benchfiles/uadd32.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: set_system_mode lec
// Processing Golden ...
//   7% completed//   8% completed//  54% completed//  64% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  10% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
0
// Command: add_compared_points -all
// 33 compared points added to compare list
0
// Command: compare
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent// 100% Comparing 33 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           33        33      
================================================================================
0
// Command: exit

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set design [getenv "DESIGN"]
uadd32
set node [getenv "NODE"]
N_143
set compile_seqmap_propagate_constants     false
false
#set search_path [concat * $search_path]
#sh rm -rf ./work/work_${design}
#define_design_lib WORK -path ./work/work_${design}
set target_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db}
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db
set link_library   { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db }
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db 
#read_verilog -rtl ../../Results/${design}/final/${design}_eco.v
read_verilog -rtl ../../Results/${design}/${node}/${design}_eco.v
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c'
  Loading link library 'gtech'
Loading verilog file '/home/projects/aspdac18/Results/uadd32/N_143/uadd32_eco.v'
Running PRESTO HDLC
Compiling source file /home/projects/aspdac18/Results/uadd32/N_143/uadd32_eco.v
Warning:  /home/projects/aspdac18/Results/uadd32/N_143/uadd32_eco.v:764: the undeclared symbol 'N1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/aspdac18/Results/uadd32/N_143/uadd32_eco.v:765: the undeclared symbol 'N2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/aspdac18/Results/uadd32/N_143/uadd32_eco.v:766: the undeclared symbol 'N3' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Current design is now '/home/projects/aspdac18/Results/uadd32/N_143/VDW_LEQ_35.db:VDW_LEQ_35'
Loaded 5 designs.
Current design is 'VDW_LEQ_35'.
VDW_LEQ_35 nvm_16_N35 uadd32_eco uadd32 _HMUX
current_design $design
Current design is 'uadd32'.
{uadd32}
set x 0
0
foreach_in_collection pqr [get_nets *sfllKey*] {
#     if {$x < 128} {
        set x [expr $x + 1]
	set net_name [get_attribute $pqr full_name]
     	set tie_net  [get_attribute [all_fanin -to  $net_name -flat] full_name]
     	set tie_net_split [split $tie_net "\*\*"]
     	set tie_net_val   [lindex $tie_net_split 2]
     	create_port sfllKey_${x}_${tie_net_val}
     	connect_net $net_name sfllKey_${x}_${tie_net_val}
#     	} else {
#	break
#     }
}
Creating port 'sfllKey_1_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[34]' to port 'sfllKey_1_logic_0'.
Creating port 'sfllKey_2_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[33]' to port 'sfllKey_2_logic_1'.
Creating port 'sfllKey_3_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[32]' to port 'sfllKey_3_logic_1'.
Creating port 'sfllKey_4_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[31]' to port 'sfllKey_4_logic_1'.
Creating port 'sfllKey_5_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[30]' to port 'sfllKey_5_logic_1'.
Creating port 'sfllKey_6_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[29]' to port 'sfllKey_6_logic_1'.
Creating port 'sfllKey_7_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[28]' to port 'sfllKey_7_logic_1'.
Creating port 'sfllKey_8_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[27]' to port 'sfllKey_8_logic_1'.
Creating port 'sfllKey_9_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[26]' to port 'sfllKey_9_logic_1'.
Creating port 'sfllKey_10_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[25]' to port 'sfllKey_10_logic_1'.
Creating port 'sfllKey_11_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[24]' to port 'sfllKey_11_logic_1'.
Creating port 'sfllKey_12_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[23]' to port 'sfllKey_12_logic_1'.
Creating port 'sfllKey_13_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[22]' to port 'sfllKey_13_logic_1'.
Creating port 'sfllKey_14_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[21]' to port 'sfllKey_14_logic_1'.
Creating port 'sfllKey_15_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[20]' to port 'sfllKey_15_logic_1'.
Creating port 'sfllKey_16_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[19]' to port 'sfllKey_16_logic_1'.
Creating port 'sfllKey_17_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[18]' to port 'sfllKey_17_logic_1'.
Creating port 'sfllKey_18_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[17]' to port 'sfllKey_18_logic_0'.
Creating port 'sfllKey_19_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[16]' to port 'sfllKey_19_logic_0'.
Creating port 'sfllKey_20_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[15]' to port 'sfllKey_20_logic_0'.
Creating port 'sfllKey_21_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[14]' to port 'sfllKey_21_logic_0'.
Creating port 'sfllKey_22_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[13]' to port 'sfllKey_22_logic_0'.
Creating port 'sfllKey_23_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[12]' to port 'sfllKey_23_logic_0'.
Creating port 'sfllKey_24_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[11]' to port 'sfllKey_24_logic_0'.
Creating port 'sfllKey_25_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[10]' to port 'sfllKey_25_logic_0'.
Creating port 'sfllKey_26_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[9]' to port 'sfllKey_26_logic_0'.
Creating port 'sfllKey_27_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[8]' to port 'sfllKey_27_logic_0'.
Creating port 'sfllKey_28_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[7]' to port 'sfllKey_28_logic_0'.
Creating port 'sfllKey_29_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[6]' to port 'sfllKey_29_logic_0'.
Creating port 'sfllKey_30_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[5]' to port 'sfllKey_30_logic_0'.
Creating port 'sfllKey_31_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[4]' to port 'sfllKey_31_logic_0'.
Creating port 'sfllKey_32_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[3]' to port 'sfllKey_32_logic_0'.
Creating port 'sfllKey_33_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[2]' to port 'sfllKey_33_logic_0'.
Creating port 'sfllKey_34_logic_0' in design 'uadd32'.
Connecting net 'sfllKey_16[1]' to port 'sfllKey_34_logic_0'.
Creating port 'sfllKey_35_logic_1' in design 'uadd32'.
Connecting net 'sfllKey_16[0]' to port 'sfllKey_35_logic_1'.
set x 0
0
foreach_in_collection nvm_pins [get_pins nvm*/*] {
	set x [expr $x + 1]
	set port [get_attribute [get_ports sfllKey_${x}_*] full_name]
	disconnect_net [all_connected $port] $nvm_pins
}
Disconnecting net 'sfllKey_16[34]' from pin 'nvm_inst16/rdata[34]'.
Disconnecting net 'sfllKey_16[33]' from pin 'nvm_inst16/rdata[33]'.
Disconnecting net 'sfllKey_16[32]' from pin 'nvm_inst16/rdata[32]'.
Disconnecting net 'sfllKey_16[31]' from pin 'nvm_inst16/rdata[31]'.
Disconnecting net 'sfllKey_16[30]' from pin 'nvm_inst16/rdata[30]'.
Disconnecting net 'sfllKey_16[29]' from pin 'nvm_inst16/rdata[29]'.
Disconnecting net 'sfllKey_16[28]' from pin 'nvm_inst16/rdata[28]'.
Disconnecting net 'sfllKey_16[27]' from pin 'nvm_inst16/rdata[27]'.
Disconnecting net 'sfllKey_16[26]' from pin 'nvm_inst16/rdata[26]'.
Disconnecting net 'sfllKey_16[25]' from pin 'nvm_inst16/rdata[25]'.
Disconnecting net 'sfllKey_16[24]' from pin 'nvm_inst16/rdata[24]'.
Disconnecting net 'sfllKey_16[23]' from pin 'nvm_inst16/rdata[23]'.
Disconnecting net 'sfllKey_16[22]' from pin 'nvm_inst16/rdata[22]'.
Disconnecting net 'sfllKey_16[21]' from pin 'nvm_inst16/rdata[21]'.
Disconnecting net 'sfllKey_16[20]' from pin 'nvm_inst16/rdata[20]'.
Disconnecting net 'sfllKey_16[19]' from pin 'nvm_inst16/rdata[19]'.
Disconnecting net 'sfllKey_16[18]' from pin 'nvm_inst16/rdata[18]'.
Disconnecting net 'sfllKey_16[17]' from pin 'nvm_inst16/rdata[17]'.
Disconnecting net 'sfllKey_16[16]' from pin 'nvm_inst16/rdata[16]'.
Disconnecting net 'sfllKey_16[15]' from pin 'nvm_inst16/rdata[15]'.
Disconnecting net 'sfllKey_16[14]' from pin 'nvm_inst16/rdata[14]'.
Disconnecting net 'sfllKey_16[13]' from pin 'nvm_inst16/rdata[13]'.
Disconnecting net 'sfllKey_16[12]' from pin 'nvm_inst16/rdata[12]'.
Disconnecting net 'sfllKey_16[11]' from pin 'nvm_inst16/rdata[11]'.
Disconnecting net 'sfllKey_16[10]' from pin 'nvm_inst16/rdata[10]'.
Disconnecting net 'sfllKey_16[9]' from pin 'nvm_inst16/rdata[9]'.
Disconnecting net 'sfllKey_16[8]' from pin 'nvm_inst16/rdata[8]'.
Disconnecting net 'sfllKey_16[7]' from pin 'nvm_inst16/rdata[7]'.
Disconnecting net 'sfllKey_16[6]' from pin 'nvm_inst16/rdata[6]'.
Disconnecting net 'sfllKey_16[5]' from pin 'nvm_inst16/rdata[5]'.
Disconnecting net 'sfllKey_16[4]' from pin 'nvm_inst16/rdata[4]'.
Disconnecting net 'sfllKey_16[3]' from pin 'nvm_inst16/rdata[3]'.
Disconnecting net 'sfllKey_16[2]' from pin 'nvm_inst16/rdata[2]'.
Disconnecting net 'sfllKey_16[1]' from pin 'nvm_inst16/rdata[1]'.
Disconnecting net 'sfllKey_16[0]' from pin 'nvm_inst16/rdata[0]'.
remove_cell nvm*
Removing cell 'nvm_inst16' in design 'uadd32'.
1
current_design $design
Current design is 'uadd32'.
{uadd32}
check_design
 
****************************************
check_design summary:
Version:     M-2016.12-SP2
Date:        Wed Oct 16 09:33:35 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Shorted outputs (LINT-31)                                       1

Cells                                                               2
    Connected to power or ground (LINT-32)                          1
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'uadd32_eco', output port 'n128_2o' is connected directly to output port 'n128_1o'. (LINT-31)
Warning: In design 'uadd32_eco', a pin on submodule 'U$2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'S' is connected to logic 1. 
Warning: In design 'uadd32_eco', the same net is connected to more than one pin on submodule 'U$2'. (LINT-33)
   Net 'Z16_1' is connected to pins 'I0', 'I1''.
1
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{A31 A30 A29 A28 A27 A26 A25 A24 A23 A22 A21 A20 A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 B31 B30 B29 B28 B27 B26 B25 B24 B23 B22 B21 B20 B19 B18 B17 B16 B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 CI sfllKey_1_logic_0 sfllKey_2_logic_1 sfllKey_3_logic_1 sfllKey_4_logic_1 sfllKey_5_logic_1 sfllKey_6_logic_1 sfllKey_7_logic_1 sfllKey_8_logic_1 sfllKey_9_logic_1 sfllKey_10_logic_1 sfllKey_11_logic_1 sfllKey_12_logic_1 sfllKey_13_logic_1 sfllKey_14_logic_1 sfllKey_15_logic_1 sfllKey_16_logic_1 sfllKey_17_logic_1 sfllKey_18_logic_0 sfllKey_19_logic_0 sfllKey_20_logic_0 sfllKey_21_logic_0 sfllKey_22_logic_0 sfllKey_23_logic_0 sfllKey_24_logic_0 sfllKey_25_logic_0 sfllKey_26_logic_0 sfllKey_27_logic_0 sfllKey_28_logic_0 sfllKey_29_logic_0 sfllKey_30_logic_0 sfllKey_31_logic_0 sfllKey_32_logic_0 sfllKey_33_logic_0 sfllKey_34_logic_0 sfllKey_35_logic_1}
set output_ports [all_outputs]
{Z32 Z31 Z30 Z29 Z28 Z27 Z26 Z25 Z24 Z23 Z22 Z21 Z20 Z19 Z18 Z17 Z16 Z15 Z14 Z13 Z12 Z11 Z10 Z9 Z8 Z7 Z6 Z5 Z4 Z3 Z2 Z1 Z0}
set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
1
set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
1
set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
1
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db"
Library analysis succeeded.
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

  Simplifying Design 'uadd32'

Loaded alib file './alib-52/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'uadd32'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: Added key list 'DesignWare' to design 'uadd32'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     473.0      0.17       0.2       0.0                              0.0150
    0:00:09     486.7      0.00       0.0       0.0                              0.0162
    0:00:09     486.7      0.00       0.0       0.0                              0.0162
    0:00:09     486.7      0.00       0.0       0.0                              0.0162

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09     483.8      0.00       0.0       0.0                              0.0159
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
    0:00:10     483.8      0.00       0.0       0.0                              0.0133


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     483.8      0.00       0.0       0.0                              0.0133
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:10     476.3      0.00       0.0       0.0                              0.0126

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     476.3      0.00       0.0       0.0                              0.0126
    0:00:11     474.5      0.00       0.0       0.0                              0.0124
    0:00:11     474.5      0.00       0.0       0.0                              0.0124
    0:00:11     474.5      0.00       0.0       0.0                              0.0124
    0:00:11     474.5      0.00       0.0       0.0                              0.0124
    0:00:11     474.5      0.00       0.0       0.0                              0.0124
    0:00:11     474.5      0.00       0.0       0.0                              0.0124
    0:00:11     474.5      0.00       0.0       0.0                              0.0124
    0:00:11     474.5      0.00       0.0       0.0                              0.0124
    0:00:11     473.0      0.00       0.0       0.0                              0.0123
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#write -output  ../../Results/$design/final/${design}_final_combo.v -hierarchy -format verilog
#Modified 25/04
write -output  ../../Results/$design/${node}/${design}_temp.v -hierarchy -format verilog
Writing verilog file '/home/projects/aspdac18/Results/uadd32/N_143/uadd32_temp.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
#write_sdc "../../Results/$design/final/${design}_final_combo.sdc"
#Uncommented 25/04
#write_sdc "../../Results/$design/${node}/${design}_final_combo.sdc"
foreach_in_collection abc [get_ports sfllKey*] { 
  set abc [get_attribute $abc full_name]
  set pqr [split $abc "_"]
  set key_val [lindex $pqr 3]
   echo "add pin constraint $key_val $abc -Revised"
} > ../../Results/$design/${node}/key_constraints.do
foreach_in_collection abc [get_ports sfllKey*] {
  set abc [get_attribute $abc full_name]
  set pqr [split $abc "_"]
  set key_val [lindex $pqr 3]
   echo "$key_val"
} > ../../Results/$design/${node}/key_values.do
#write_file -hierarchy -format verilog -output "$run_dir/netlist/$design.v"
########### BEGIN AREA, POWER, AND DELAY CALCULATION ##############
#read_verilog -netlist ../../Results/$design/final/${design}_final_combo.v
#read_verilog -netlist ../../Results/$design/${node}/${design}_final_combo.v
#set_dont_touch $design
#source ../../Results/$design/final/${design}_final_combo.sdc
#source ../../Results/$design/${node}/${design}_final_combo.sdc
#compile_ultra 
#report_timing
#report_area > ../../Results/$design/${node}/area.rpt
#report_power
exit

Thank you...
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_1_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent// 100% Comparing 33 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           33        33      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_2_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_3_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           17        17      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         15        15      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_4_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           16        16      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         16        16      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_5_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           15        15      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         17        17      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_6_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           14        14      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         18        18      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_7_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           13        13      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         19        19      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_8_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           12        12      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         20        20      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_9_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           11        11      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         21        21      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_10_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           10        10      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         22        22      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_11_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           9         9       
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         23        23      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_12_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           8         8       
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         24        24      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_13_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           7         7       
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         25        25      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_14_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           6         6       
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         26        26      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_15_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           5         5       
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         27        27      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_16_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           4         4       
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         28        28      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_17_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           3         3       
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         29        29      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_18_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent// 100% Comparing 33 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           33        33      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_19_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_20_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_21_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_22_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_23_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_24_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_25_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_26_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_27_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_28_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_29_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_30_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_31_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_32_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_33_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: set node $::env(NODE)
N_143
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/uadd32/N_143/uadd32_temp.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: echo $design
uadd32
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: setenv node $NODE
Set variable 'node' as 'N_143'
// Command: echo $design
uadd32
// Command: echo  $node
N_143
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_35_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 98
// Revised key points = 99
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_34_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           18        18      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         14        14      
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
    TARGET SECURITY ACHIEVED        
The NODE which attained security is: 	N_143
############# ENTERING LOCKED VERILOG ########### 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set design [getenv "DESIGN"]
uadd32
set node [getenv "NODE"]
N_143
set compile_seqmap_propagate_constants     false
false
set target_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db}
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db
set link_library   { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db }
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db 
set_dont_use [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/*]
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
1
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 27 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P5A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P7A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1P4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1P4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X2A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X3A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X3B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X6A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X8A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X8B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 10 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 18 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P5A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P7A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1P4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X2A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X3A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X6A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X8A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 10 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 7 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X4M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 7 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X4M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 40 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P8B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P8M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X11B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X13B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X13M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X16B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X16M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X7P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X7P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X9B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X9M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_*] dont_use false
Information: Attribute 'dont_use' is set on 36 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P8B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P8M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X11B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X13B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X13M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X16B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X16M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X7P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X7P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X9B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X9M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFF*Q_*] dont_use false
Information: Attribute 'dont_use' is set on 36 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X4M_A9TH
#read_verilog -netlist ../../Results/${design}/${node}/${design}_temp.v
read_verilog -netlist ../../Results/${design}/final/${design}_temp.v
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading verilog file '/home/projects/aspdac18/Results/uadd32/final/uadd32_temp.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/projects/aspdac18/Results/uadd32/final/uadd32_temp.v
Verilog netlist reader completed successfully.
Current design is now '/home/projects/aspdac18/Results/uadd32/final/uadd32.db:uadd32'
Loaded 1 design.
Current design is 'uadd32'.
uadd32
set sfll_inp [get_attribute [get_ports *sfllKey*] full_name]
sfllKey_1_logic_0 sfllKey_2_logic_1 sfllKey_3_logic_1 sfllKey_4_logic_1 sfllKey_5_logic_1 sfllKey_6_logic_1 sfllKey_7_logic_1 sfllKey_8_logic_1 sfllKey_9_logic_1 sfllKey_10_logic_1 sfllKey_11_logic_1 sfllKey_12_logic_1 sfllKey_13_logic_1 sfllKey_14_logic_1 sfllKey_15_logic_1 sfllKey_16_logic_1 sfllKey_17_logic_1 sfllKey_18_logic_0 sfllKey_19_logic_0 sfllKey_20_logic_0 sfllKey_21_logic_0 sfllKey_22_logic_0 sfllKey_23_logic_0 sfllKey_24_logic_0 sfllKey_25_logic_0 sfllKey_26_logic_0 sfllKey_27_logic_0 sfllKey_28_logic_0 sfllKey_29_logic_0 sfllKey_30_logic_0 sfllKey_31_logic_0 sfllKey_32_logic_0 sfllKey_33_logic_0 sfllKey_34_logic_0 sfllKey_35_logic_1
#set myfile ../../Results/$design/$node/key_constraints_final.do
set myfile ../../Results/$design/final/key_constraints_final.do
../../Results/uadd32/final/key_constraints_final.do
set a [open $myfile]
file16
set lines [split [read $a] "\n"]
{add pin constraint 1 sfllKey_2_logic_1 -Revised} {add pin constraint 1 sfllKey_3_logic_1 -Revised} {add pin constraint 1 sfllKey_4_logic_1 -Revised} {add pin constraint 1 sfllKey_5_logic_1 -Revised} {add pin constraint 1 sfllKey_6_logic_1 -Revised} {add pin constraint 1 sfllKey_7_logic_1 -Revised} {add pin constraint 1 sfllKey_8_logic_1 -Revised} {add pin constraint 1 sfllKey_9_logic_1 -Revised} {add pin constraint 1 sfllKey_10_logic_1 -Revised} {add pin constraint 1 sfllKey_11_logic_1 -Revised} {add pin constraint 1 sfllKey_12_logic_1 -Revised} {add pin constraint 1 sfllKey_13_logic_1 -Revised} {add pin constraint 1 sfllKey_14_logic_1 -Revised} {add pin constraint 1 sfllKey_15_logic_1 -Revised} {add pin constraint 1 sfllKey_16_logic_1 -Revised} {add pin constraint 1 sfllKey_17_logic_1 -Revised} {add pin constraint 0 sfllKey_19_logic_0 -Revised} {add pin constraint 0 sfllKey_20_logic_0 -Revised} {add pin constraint 0 sfllKey_21_logic_0 -Revised} {add pin constraint 0 sfllKey_22_logic_0 -Revised} {add pin constraint 0 sfllKey_23_logic_0 -Revised} {add pin constraint 0 sfllKey_24_logic_0 -Revised} {add pin constraint 0 sfllKey_25_logic_0 -Revised} {add pin constraint 0 sfllKey_26_logic_0 -Revised} {add pin constraint 0 sfllKey_27_logic_0 -Revised} {add pin constraint 0 sfllKey_28_logic_0 -Revised} {add pin constraint 0 sfllKey_29_logic_0 -Revised} {add pin constraint 0 sfllKey_30_logic_0 -Revised} {add pin constraint 0 sfllKey_31_logic_0 -Revised} {add pin constraint 0 sfllKey_32_logic_0 -Revised} {add pin constraint 0 sfllKey_33_logic_0 -Revised} {add pin constraint 0 sfllKey_34_logic_0 -Revised} {}
close $a
set sfll_key 0
0
foreach line $lines {
	set ind [lindex $line 4]
	lappend sfll_key $ind
}
set sfll_key [lreplace $sfll_key 0 0]
sfllKey_2_logic_1 sfllKey_3_logic_1 sfllKey_4_logic_1 sfllKey_5_logic_1 sfllKey_6_logic_1 sfllKey_7_logic_1 sfllKey_8_logic_1 sfllKey_9_logic_1 sfllKey_10_logic_1 sfllKey_11_logic_1 sfllKey_12_logic_1 sfllKey_13_logic_1 sfllKey_14_logic_1 sfllKey_15_logic_1 sfllKey_16_logic_1 sfllKey_17_logic_1 sfllKey_19_logic_0 sfllKey_20_logic_0 sfllKey_21_logic_0 sfllKey_22_logic_0 sfllKey_23_logic_0 sfllKey_24_logic_0 sfllKey_25_logic_0 sfllKey_26_logic_0 sfllKey_27_logic_0 sfllKey_28_logic_0 sfllKey_29_logic_0 sfllKey_30_logic_0 sfllKey_31_logic_0 sfllKey_32_logic_0 sfllKey_33_logic_0 sfllKey_34_logic_0 {}
#puts $sfll_key
set not_keys 0
0
foreach in_port $sfll_inp {
	if {[regexp $in_port $sfll_key]} {
		puts $in_port
	} else {
		lappend not_keys $in_port
	}

}
sfllKey_2_logic_1
sfllKey_3_logic_1
sfllKey_4_logic_1
sfllKey_5_logic_1
sfllKey_6_logic_1
sfllKey_7_logic_1
sfllKey_8_logic_1
sfllKey_9_logic_1
sfllKey_10_logic_1
sfllKey_11_logic_1
sfllKey_12_logic_1
sfllKey_13_logic_1
sfllKey_14_logic_1
sfllKey_15_logic_1
sfllKey_16_logic_1
sfllKey_17_logic_1
sfllKey_19_logic_0
sfllKey_20_logic_0
sfllKey_21_logic_0
sfllKey_22_logic_0
sfllKey_23_logic_0
sfllKey_24_logic_0
sfllKey_25_logic_0
sfllKey_26_logic_0
sfllKey_27_logic_0
sfllKey_28_logic_0
sfllKey_29_logic_0
sfllKey_30_logic_0
sfllKey_31_logic_0
sfllKey_32_logic_0
sfllKey_33_logic_0
sfllKey_34_logic_0
set not_keys [lreplace $not_keys 0 0]
sfllKey_1_logic_0 sfllKey_18_logic_0 sfllKey_35_logic_1
#puts $not_keys
#remove_port $not_keys
#set verilog_file ../../Results/${design}/${node}/${design}_temp.v
set verilog_file ../../Results/${design}/final/${design}_temp.v
../../Results/uadd32/final/uadd32_temp.v
set b [open $verilog_file r]
file16
set verilog_lines [split [read $b] "\n"]
///////////////////////////////////////////////////////////// {// Created by: Synopsys DC Ultra(TM) in wire load mode} {// Version   : M-2016.12-SP2} {// Date      : Wed Oct 16 09:35:33 2019} ///////////////////////////////////////////////////////////// {} {} {module uadd32 ( A31, A30, A29, A28, A27, A26, A25, A24, A23, A22, A21, A20, } {        A19, A18, A17, A16, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, } {        A4, A3, A2, A1, A0, B31, B30, B29, B28, B27, B26, B25, B24, B23, B22, } {        B21, B20, B19, B18, B17, B16, B15, B14, B13, B12, B11, B10, B9, B8, B7, } {        B6, B5, B4, B3, B2, B1, B0, CI, Z32, Z31, Z30, Z29, Z28, Z27, Z26, Z25, } {        Z24, Z23, Z22, Z21, Z20, Z19, Z18, Z17, Z16, Z15, Z14, Z13, Z12, Z11, } {        Z10, Z9, Z8, Z7, Z6, Z5, Z4, Z3, Z2, Z1, Z0, sfllKey_1_logic_0, } {        sfllKey_2_logic_1, sfllKey_3_logic_1, sfllKey_4_logic_1, } {        sfllKey_5_logic_1, sfllKey_6_logic_1, sfllKey_7_logic_1, } {        sfllKey_8_logic_1, sfllKey_9_logic_1, sfllKey_10_logic_1, } {        sfllKey_11_logic_1, sfllKey_12_logic_1, sfllKey_13_logic_1, } {        sfllKey_14_logic_1, sfllKey_15_logic_1, sfllKey_16_logic_1, } {        sfllKey_17_logic_1, sfllKey_18_logic_0, sfllKey_19_logic_0, } {        sfllKey_20_logic_0, sfllKey_21_logic_0, sfllKey_22_logic_0, } {        sfllKey_23_logic_0, sfllKey_24_logic_0, sfllKey_25_logic_0, } {        sfllKey_26_logic_0, sfllKey_27_logic_0, sfllKey_28_logic_0, } {        sfllKey_29_logic_0, sfllKey_30_logic_0, sfllKey_31_logic_0, } {        sfllKey_32_logic_0, sfllKey_33_logic_0, sfllKey_34_logic_0, } {        sfllKey_35_logic_1 );} {  input A31, A30, A29, A28, A27, A26, A25, A24, A23, A22, A21, A20, A19, A18,} {         A17, A16, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, A4, A3,} {         A2, A1, A0, B31, B30, B29, B28, B27, B26, B25, B24, B23, B22, B21,} {         B20, B19, B18, B17, B16, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6,} {         B5, B4, B3, B2, B1, B0, CI, sfllKey_1_logic_0, sfllKey_2_logic_1,} {         sfllKey_3_logic_1, sfllKey_4_logic_1, sfllKey_5_logic_1,} {         sfllKey_6_logic_1, sfllKey_7_logic_1, sfllKey_8_logic_1,} {         sfllKey_9_logic_1, sfllKey_10_logic_1, sfllKey_11_logic_1,} {         sfllKey_12_logic_1, sfllKey_13_logic_1, sfllKey_14_logic_1,} {         sfllKey_15_logic_1, sfllKey_16_logic_1, sfllKey_17_logic_1,} {         sfllKey_18_logic_0, sfllKey_19_logic_0, sfllKey_20_logic_0,} {         sfllKey_21_logic_0, sfllKey_22_logic_0, sfllKey_23_logic_0,} {         sfllKey_24_logic_0, sfllKey_25_logic_0, sfllKey_26_logic_0,} {         sfllKey_27_logic_0, sfllKey_28_logic_0, sfllKey_29_logic_0,} {         sfllKey_30_logic_0, sfllKey_31_logic_0, sfllKey_32_logic_0,} {         sfllKey_33_logic_0, sfllKey_34_logic_0, sfllKey_35_logic_1;} {  output Z32, Z31, Z30, Z29, Z28, Z27, Z26, Z25, Z24, Z23, Z22, Z21, Z20, Z19,} {         Z18, Z17, Z16, Z15, Z14, Z13, Z12, Z11, Z10, Z9, Z8, Z7, Z6, Z5, Z4,} {         Z3, Z2, Z1, Z0;} {  wire   \eco/Z16_1 , n113, n114, n115, n116, n117, n118, n119, n120, n121,} {         n122, n123, n124, n125, n126, n127, n128, n129, n130, n131, n132,} {         n133, n134, n135, n136, n137, n138, n139, n140, n141, n142, n143,} {         n144, n145, n146, n147, n148, n149, n150, n151, n152, n153, n154,} {         n155, n156, n157, n158, n159, n160, n161, n162, n163, n164, n165,} {         n166, n167, n168, n169, n170, n171, n172, n173, n174, n175, n176,} {         n177, n178, n179, n180, n181, n182, n183, n184, n185, n186, n187,} {         n188, n189, n190, n191, n192, n193, n194, n195, n196, n197, n198,} {         n199, n200, n201, n202, n203, n204, n205, n206, n207, n208, n209,} {         n210, n211, n212, n213, n214, n215, n216, n217, n218, n219, n220,} {         n221, n222, n223, n224, n225, n226, n227, n228, n229, n230, n231,} {         n232, n233, n234, n235, n236, n237, n238, n239, n240, n241, n242,} {         n243, n244, n245, n246, n247, n248, n249, n250, n251, n252, n253,} {         n254, n255, n256, n257, n258, n259, n260, n261, n262, n263, n264,} {         n265, n266, n267, n268, n269, n270, n271, n272, n273, n274, n275,} {         n276, n277, n278;} {  wire   [34:0] sfllKey_16;} {  assign sfllKey_16[34] = sfllKey_1_logic_0;} {  assign sfllKey_16[33] = sfllKey_2_logic_1;} {  assign sfllKey_16[32] = sfllKey_3_logic_1;} {  assign sfllKey_16[31] = sfllKey_4_logic_1;} {  assign sfllKey_16[30] = sfllKey_5_logic_1;} {  assign sfllKey_16[29] = sfllKey_6_logic_1;} {  assign sfllKey_16[28] = sfllKey_7_logic_1;} {  assign sfllKey_16[27] = sfllKey_8_logic_1;} {  assign sfllKey_16[26] = sfllKey_9_logic_1;} {  assign sfllKey_16[25] = sfllKey_10_logic_1;} {  assign sfllKey_16[24] = sfllKey_11_logic_1;} {  assign sfllKey_16[23] = sfllKey_12_logic_1;} {  assign sfllKey_16[22] = sfllKey_13_logic_1;} {  assign sfllKey_16[21] = sfllKey_14_logic_1;} {  assign sfllKey_16[20] = sfllKey_15_logic_1;} {  assign sfllKey_16[19] = sfllKey_16_logic_1;} {  assign sfllKey_16[18] = sfllKey_17_logic_1;} {  assign sfllKey_16[17] = sfllKey_18_logic_0;} {  assign sfllKey_16[16] = sfllKey_19_logic_0;} {  assign sfllKey_16[15] = sfllKey_20_logic_0;} {  assign sfllKey_16[14] = sfllKey_21_logic_0;} {  assign sfllKey_16[13] = sfllKey_22_logic_0;} {  assign sfllKey_16[12] = sfllKey_23_logic_0;} {  assign sfllKey_16[11] = sfllKey_24_logic_0;} {  assign sfllKey_16[10] = sfllKey_25_logic_0;} {  assign sfllKey_16[9] = sfllKey_26_logic_0;} {  assign sfllKey_16[8] = sfllKey_27_logic_0;} {  assign sfllKey_16[7] = sfllKey_28_logic_0;} {  assign sfllKey_16[6] = sfllKey_29_logic_0;} {  assign sfllKey_16[5] = sfllKey_30_logic_0;} {  assign sfllKey_16[4] = sfllKey_31_logic_0;} {  assign sfllKey_16[3] = sfllKey_32_logic_0;} {  assign sfllKey_16[2] = sfllKey_33_logic_0;} {  assign sfllKey_16[1] = sfllKey_34_logic_0;} {  assign sfllKey_16[0] = sfllKey_35_logic_1;} {  assign Z16 = \eco/Z16_1 ;} {} {  AOI21_X1M_A9TH U115 ( .A0(n215), .A1(n213), .B0(n115), .Y(n221) );} {  NAND2_X0P7M_A9TH U116 ( .A(A0), .B(B0), .Y(n197) );} {  AO21_X1M_A9TH U117 ( .A0(n248), .A1(n246), .B0(n118), .Y(n250) );} {  NOR3_X0P7A_A9TH U118 ( .A(n190), .B(n189), .C(n188), .Y(n191) );} {  NAND4_X0P5M_A9TH U119 ( .A(n187), .B(n186), .C(n185), .D(n184), .Y(n188) );} {  NAND4_X0P5M_A9TH U120 ( .A(n171), .B(n170), .C(n169), .D(n168), .Y(n189) );} {  NAND4_X0P5M_A9TH U121 ( .A(n155), .B(n154), .C(n153), .D(n152), .Y(n190) );} {  INV_X0P6M_A9TH U122 ( .A(n245), .Y(n118) );} {  INV_X0P6M_A9TH U123 ( .A(n252), .Y(n119) );} {  NAND2_X0P7M_A9TH U124 ( .A(A2), .B(B2), .Y(n207) );} {  NAND2_X0P7M_A9TH U125 ( .A(A6), .B(B6), .Y(n229) );} {  NOR2_X0P7A_A9TH U126 ( .A(A6), .B(B6), .Y(n228) );} {  NAND2_X0P7M_A9TH U127 ( .A(A3), .B(B3), .Y(n212) );} {  NAND2_X0P7M_A9TH U128 ( .A(A5), .B(B5), .Y(n223) );} {  NOR2_X0P7A_A9TH U129 ( .A(A8), .B(B8), .Y(n239) );} {  NAND2_X0P7A_A9TH U130 ( .A(A1), .B(B1), .Y(n201) );} {  NOR2_X0P7A_A9TH U131 ( .A(A4), .B(B4), .Y(n217) );} {  NAND2_X0P7M_A9TH U132 ( .A(A7), .B(B7), .Y(n234) );} {  NAND2_X0P7M_A9TH U133 ( .A(A4), .B(B4), .Y(n218) );} {  NOR2_X0P7A_A9TH U134 ( .A(A2), .B(B2), .Y(n206) );} {  NAND2_X1A_A9TH U135 ( .A(A11), .B(B11), .Y(n252) );} {  NAND2_X0P7M_A9TH U136 ( .A(A8), .B(B8), .Y(n240) );} {  OAI21_X1P4M_A9TH U137 ( .A0(n221), .A1(n217), .B0(n218), .Y(n226) );} {  AOI21_X1M_A9TH U138 ( .A0(n237), .A1(n235), .B0(n117), .Y(n243) );} {  AO21_X1M_A9TH U139 ( .A0(n255), .A1(n253), .B0(n119), .Y(n257) );} {  ADDF_X1M_A9TH U140 ( .A(B14), .B(A14), .CI(n261), .CO(n263), .S(n262) );} {  ADDF_X1M_A9TH U141 ( .A(B16), .B(A16), .CI(n120), .CO(n278), .S(\eco/Z16_1 )} {         );} {  ADDF_X1M_A9TH U142 ( .A(B20), .B(A20), .CI(n265), .CO(n276), .S(Z20) );} {  ADDF_X1M_A9TH U143 ( .A(B30), .B(A30), .CI(n266), .CO(n267), .S(Z30) );} {  ADDF_X1M_A9TH U144 ( .A(B18), .B(A18), .CI(n121), .CO(n277), .S(Z18) );} {  NOR2_X1A_A9TH U145 ( .A(A0), .B(B0), .Y(n196) );} {  INV_X0P5B_A9TH U146 ( .A(CI), .Y(n113) );} {  OAI21_X1M_A9TH U147 ( .A0(n196), .A1(n113), .B0(n197), .Y(n203) );} {  OR2_X0P5M_A9TH U148 ( .A(A1), .B(B1), .Y(n202) );} {  INV_X0P5B_A9TH U149 ( .A(n201), .Y(n114) );} {  AOI21_X1M_A9TH U150 ( .A0(n203), .A1(n202), .B0(n114), .Y(n209) );} {  OAI21_X1M_A9TH U151 ( .A0(n209), .A1(n206), .B0(n207), .Y(n215) );} {  OR2_X0P5M_A9TH U152 ( .A(A3), .B(B3), .Y(n213) );} {  INV_X0P5B_A9TH U153 ( .A(n212), .Y(n115) );} {  OR2_X0P5M_A9TH U154 ( .A(A5), .B(B5), .Y(n224) );} {  INV_X0P5B_A9TH U155 ( .A(n223), .Y(n116) );} {  AOI21_X2M_A9TH U156 ( .A0(n226), .A1(n224), .B0(n116), .Y(n232) );} {  OAI21_X1M_A9TH U157 ( .A0(n232), .A1(n228), .B0(n229), .Y(n237) );} {  OR2_X0P5M_A9TH U158 ( .A(A7), .B(B7), .Y(n235) );} {  INV_X0P5B_A9TH U159 ( .A(n234), .Y(n117) );} {  OAI21_X1M_A9TH U160 ( .A0(n243), .A1(n239), .B0(n240), .Y(n248) );} {  OR2_X0P5M_A9TH U161 ( .A(A9), .B(B9), .Y(n246) );} {  NAND2_X1M_A9TH U162 ( .A(A9), .B(B9), .Y(n245) );} {  OR2_X0P5M_A9TH U163 ( .A(A11), .B(B11), .Y(n253) );} {  INV_X0P5B_A9TH U164 ( .A(A14), .Y(n124) );} {  INV_X0P5B_A9TH U165 ( .A(B16), .Y(n123) );} {  OAI22_X0P5M_A9TH U166 ( .A0(sfllKey_16[32]), .A1(n124), .B0(n123), .B1(} {        sfllKey_16[17]), .Y(n122) );} {  AOI221_X0P5M_A9TH U167 ( .A0(n124), .A1(sfllKey_16[32]), .B0(n123), .B1(} {        sfllKey_16[17]), .C0(n122), .Y(n194) );} {  INV_X0P5B_A9TH U168 ( .A(B15), .Y(n127) );} {  INV_X0P5B_A9TH U169 ( .A(A16), .Y(n126) );} {  OAI22_X0P5M_A9TH U170 ( .A0(n127), .A1(sfllKey_16[16]), .B0(n126), .B1(} {        sfllKey_16[34]), .Y(n125) );} {  AOI221_X0P5M_A9TH U171 ( .A0(n127), .A1(sfllKey_16[16]), .B0(sfllKey_16[34]), } {        .B1(n126), .C0(n125), .Y(n193) );} {  INV_X0P5B_A9TH U172 ( .A(A3), .Y(n130) );} {  INV_X0P5B_A9TH U173 ( .A(A15), .Y(n129) );} {  OAI22_X0P5M_A9TH U174 ( .A0(sfllKey_16[21]), .A1(n130), .B0(n129), .B1(} {        sfllKey_16[33]), .Y(n128) );} {  AOI221_X0P5M_A9TH U175 ( .A0(n130), .A1(sfllKey_16[21]), .B0(n129), .B1(} {        sfllKey_16[33]), .C0(n128), .Y(n140) );} {  INV_X0P5B_A9TH U176 ( .A(A5), .Y(n133) );} {  INV_X0P5B_A9TH U177 ( .A(sfllKey_16[26]), .Y(n132) );} {  OAI22_X0P5M_A9TH U178 ( .A0(sfllKey_16[23]), .A1(n133), .B0(n132), .B1(A8), } {        .Y(n131) );} {  AOI221_X0P5M_A9TH U179 ( .A0(n133), .A1(sfllKey_16[23]), .B0(n132), .B1(A8), } {        .C0(n131), .Y(n139) );} {  INV_X0P5B_A9TH U180 ( .A(A4), .Y(n136) );} {  INV_X0P5B_A9TH U181 ( .A(sfllKey_16[25]), .Y(n135) );} {  OAI22_X0P5M_A9TH U182 ( .A0(sfllKey_16[22]), .A1(n136), .B0(n135), .B1(A7), } {        .Y(n134) );} {  AOI221_X0P5M_A9TH U183 ( .A0(n136), .A1(sfllKey_16[22]), .B0(n135), .B1(A7), } {        .C0(n134), .Y(n138) );} {  XNOR2_X0P5M_A9TH U184 ( .A(sfllKey_16[24]), .B(A6), .Y(n137) );} {  AND4_X0P5M_A9TH U185 ( .A(n140), .B(n139), .C(n138), .D(n137), .Y(n192) );} {  INV_X0P5B_A9TH U186 ( .A(A9), .Y(n143) );} {  INV_X0P5B_A9TH U187 ( .A(sfllKey_16[28]), .Y(n142) );} {  OAI22_X0P5M_A9TH U188 ( .A0(sfllKey_16[27]), .A1(n143), .B0(n142), .B1(A10), } {        .Y(n141) );} {  AOI221_X0P5M_A9TH U189 ( .A0(n143), .A1(sfllKey_16[27]), .B0(n142), .B1(A10), } {        .C0(n141), .Y(n155) );} {  INV_X0P5B_A9TH U190 ( .A(sfllKey_16[2]), .Y(n145) );} {  OAI22_X0P5M_A9TH U191 ( .A0(sfllKey_16[0]), .A1(n113), .B0(n145), .B1(B1), } {        .Y(n144) );} {  AOI221_X0P5M_A9TH U192 ( .A0(n113), .A1(sfllKey_16[0]), .B0(n145), .B1(B1), } {        .C0(n144), .Y(n154) );} {  INV_X0P5B_A9TH U193 ( .A(B0), .Y(n148) );} {  INV_X0P5B_A9TH U194 ( .A(sfllKey_16[18]), .Y(n147) );} {  OAI22_X0P5M_A9TH U195 ( .A0(sfllKey_16[1]), .A1(n148), .B0(n147), .B1(A0), } {        .Y(n146) );} {  AOI221_X0P5M_A9TH U196 ( .A0(n148), .A1(sfllKey_16[1]), .B0(n147), .B1(A0), } {        .C0(n146), .Y(n153) );} {  INV_X0P5B_A9TH U197 ( .A(A1), .Y(n151) );} {  INV_X0P5B_A9TH U198 ( .A(sfllKey_16[3]), .Y(n150) );} {  OAI22_X0P5M_A9TH U199 ( .A0(sfllKey_16[19]), .A1(n151), .B0(n150), .B1(B2), } {        .Y(n149) );} {  AOI221_X0P5M_A9TH U200 ( .A0(n151), .A1(sfllKey_16[19]), .B0(n150), .B1(B2), } {        .C0(n149), .Y(n152) );} {  INV_X0P5B_A9TH U201 ( .A(A2), .Y(n158) );} {  INV_X0P5B_A9TH U202 ( .A(sfllKey_16[4]), .Y(n157) );} {  OAI22_X0P5M_A9TH U203 ( .A0(sfllKey_16[20]), .A1(n158), .B0(n157), .B1(B3), } {        .Y(n156) );} {  AOI221_X0P5M_A9TH U204 ( .A0(n158), .A1(sfllKey_16[20]), .B0(n157), .B1(B3), } {        .C0(n156), .Y(n171) );} {  INV_X0P5B_A9TH U205 ( .A(B4), .Y(n161) );} {  INV_X0P5B_A9TH U206 ( .A(sfllKey_16[6]), .Y(n160) );} {  OAI22_X0P5M_A9TH U207 ( .A0(sfllKey_16[5]), .A1(n161), .B0(n160), .B1(B5), } {        .Y(n159) );} {  AOI221_X0P5M_A9TH U208 ( .A0(n161), .A1(sfllKey_16[5]), .B0(n160), .B1(B5), } {        .C0(n159), .Y(n170) );} {  INV_X0P5B_A9TH U209 ( .A(B8), .Y(n164) );} {  INV_X0P5B_A9TH U210 ( .A(sfllKey_16[7]), .Y(n163) );} {  OAI22_X0P5M_A9TH U211 ( .A0(sfllKey_16[9]), .A1(n164), .B0(n163), .B1(B6), } {        .Y(n162) );} {  AOI221_X0P5M_A9TH U212 ( .A0(n164), .A1(sfllKey_16[9]), .B0(n163), .B1(B6), } {        .C0(n162), .Y(n169) );} {  INV_X0P5B_A9TH U213 ( .A(B7), .Y(n167) );} {  INV_X0P5B_A9TH U214 ( .A(sfllKey_16[10]), .Y(n166) );} {  OAI22_X0P5M_A9TH U215 ( .A0(sfllKey_16[8]), .A1(n167), .B0(n166), .B1(B9), } {        .Y(n165) );} {  AOI221_X0P5M_A9TH U216 ( .A0(n167), .A1(sfllKey_16[8]), .B0(n166), .B1(B9), } {        .C0(n165), .Y(n168) );} {  INV_X0P5B_A9TH U217 ( .A(B10), .Y(n174) );} {  INV_X0P5B_A9TH U218 ( .A(sfllKey_16[12]), .Y(n173) );} {  OAI22_X0P5M_A9TH U219 ( .A0(sfllKey_16[11]), .A1(n174), .B0(n173), .B1(B11), } {        .Y(n172) );} {  AOI221_X0P5M_A9TH U220 ( .A0(n174), .A1(sfllKey_16[11]), .B0(n173), .B1(B11), } {        .C0(n172), .Y(n187) );} {  INV_X0P5B_A9TH U221 ( .A(A11), .Y(n177) );} {  INV_X0P5B_A9TH U222 ( .A(sfllKey_16[13]), .Y(n176) );} {  OAI22_X0P5M_A9TH U223 ( .A0(sfllKey_16[29]), .A1(n177), .B0(n176), .B1(B12), } {        .Y(n175) );} {  AOI221_X0P5M_A9TH U224 ( .A0(n177), .A1(sfllKey_16[29]), .B0(n176), .B1(B12), } {        .C0(n175), .Y(n186) );} {  INV_X0P5B_A9TH U225 ( .A(A12), .Y(n180) );} {  INV_X0P5B_A9TH U226 ( .A(sfllKey_16[14]), .Y(n179) );} {  OAI22_X0P5M_A9TH U227 ( .A0(sfllKey_16[30]), .A1(n180), .B0(n179), .B1(B13), } {        .Y(n178) );} {  AOI221_X0P5M_A9TH U228 ( .A0(n180), .A1(sfllKey_16[30]), .B0(n179), .B1(B13), } {        .C0(n178), .Y(n185) );} {  INV_X0P5B_A9TH U229 ( .A(A13), .Y(n183) );} {  INV_X0P5B_A9TH U230 ( .A(sfllKey_16[15]), .Y(n182) );} {  OAI22_X0P5M_A9TH U231 ( .A0(sfllKey_16[31]), .A1(n183), .B0(n182), .B1(B14), } {        .Y(n181) );} {  AOI221_X0P5M_A9TH U232 ( .A0(n183), .A1(sfllKey_16[31]), .B0(n182), .B1(B14), } {        .C0(n181), .Y(n184) );} {  NAND4_X1A_A9TH U233 ( .A(n194), .B(n193), .C(n192), .D(n191), .Y(n195) );} {  INV_X0P5B_A9TH U234 ( .A(n196), .Y(n198) );} {  NAND2_X0P5M_A9TH U235 ( .A(n198), .B(n197), .Y(n199) );} {  XNOR2_X0P5M_A9TH U236 ( .A(n199), .B(CI), .Y(n200) );} {  AND2_X0P5M_A9TH U237 ( .A(n195), .B(n200), .Y(Z0) );} {  NAND2_X0P5M_A9TH U238 ( .A(n202), .B(n201), .Y(n204) );} {  XNOR2_X0P5M_A9TH U239 ( .A(n204), .B(n203), .Y(n205) );} {  AND2_X0P5M_A9TH U240 ( .A(n195), .B(n205), .Y(Z1) );} {  INV_X0P5B_A9TH U241 ( .A(n206), .Y(n208) );} {  NAND2_X0P5M_A9TH U242 ( .A(n208), .B(n207), .Y(n210) );} {  XOR2_X0P5M_A9TH U243 ( .A(n210), .B(n209), .Y(n211) );} {  AND2_X0P5M_A9TH U244 ( .A(n195), .B(n211), .Y(Z2) );} {  NAND2_X0P5M_A9TH U245 ( .A(n213), .B(n212), .Y(n214) );} {  XNOR2_X0P5M_A9TH U246 ( .A(n215), .B(n214), .Y(n216) );} {  AND2_X0P5M_A9TH U247 ( .A(n195), .B(n216), .Y(Z3) );} {  INV_X0P5B_A9TH U248 ( .A(n217), .Y(n219) );} {  NAND2_X0P5M_A9TH U249 ( .A(n219), .B(n218), .Y(n220) );} {  XOR2_X0P5M_A9TH U250 ( .A(n221), .B(n220), .Y(n222) );} {  AND2_X0P5M_A9TH U251 ( .A(n195), .B(n222), .Y(Z4) );} {  NAND2_X0P5M_A9TH U252 ( .A(n224), .B(n223), .Y(n225) );} {  XNOR2_X0P5M_A9TH U253 ( .A(n226), .B(n225), .Y(n227) );} {  AND2_X0P5M_A9TH U254 ( .A(n195), .B(n227), .Y(Z5) );} {  INV_X0P5B_A9TH U255 ( .A(n228), .Y(n230) );} {  NAND2_X0P5M_A9TH U256 ( .A(n230), .B(n229), .Y(n231) );} {  XOR2_X0P5M_A9TH U257 ( .A(n232), .B(n231), .Y(n233) );} {  AND2_X0P5M_A9TH U258 ( .A(n195), .B(n233), .Y(Z6) );} {  NAND2_X0P5M_A9TH U259 ( .A(n235), .B(n234), .Y(n236) );} {  XNOR2_X0P5M_A9TH U260 ( .A(n237), .B(n236), .Y(n238) );} {  AND2_X0P5M_A9TH U261 ( .A(n238), .B(n195), .Y(Z7) );} {  INV_X0P5B_A9TH U262 ( .A(n239), .Y(n241) );} {  NAND2_X0P5M_A9TH U263 ( .A(n241), .B(n240), .Y(n242) );} {  XOR2_X0P5M_A9TH U264 ( .A(n243), .B(n242), .Y(n244) );} {  AND2_X0P5M_A9TH U265 ( .A(n244), .B(n195), .Y(Z8) );} {  NAND2_X0P5M_A9TH U266 ( .A(n246), .B(n245), .Y(n247) );} {  XNOR2_X0P5M_A9TH U267 ( .A(n248), .B(n247), .Y(n249) );} {  AND2_X0P5M_A9TH U268 ( .A(n249), .B(n195), .Y(Z9) );} {  ADDF_X1M_A9TH U269 ( .A(B10), .B(A10), .CI(n250), .CO(n255), .S(n251) );} {  AND2_X0P5M_A9TH U270 ( .A(n251), .B(n195), .Y(Z10) );} {  NAND2_X0P5M_A9TH U271 ( .A(n253), .B(n252), .Y(n254) );} {  XNOR2_X0P5M_A9TH U272 ( .A(n255), .B(n254), .Y(n256) );} {  AND2_X0P5M_A9TH U273 ( .A(n256), .B(n195), .Y(Z11) );} {  ADDF_X1M_A9TH U274 ( .A(B12), .B(A12), .CI(n257), .CO(n259), .S(n258) );} {  AND2_X0P5M_A9TH U275 ( .A(n258), .B(n195), .Y(Z12) );} {  ADDF_X1M_A9TH U276 ( .A(B13), .B(A13), .CI(n259), .CO(n261), .S(n260) );} {  AND2_X0P5M_A9TH U277 ( .A(n260), .B(n195), .Y(Z13) );} {  AND2_X0P5M_A9TH U278 ( .A(n262), .B(n195), .Y(Z14) );} {  ADDF_X1M_A9TH U279 ( .A(A15), .B(B15), .CI(n263), .CO(n120), .S(n264) );} {  AND2_X0P5M_A9TH U280 ( .A(n264), .B(n195), .Y(Z15) );} {  ADDF_X1M_A9TH U281 ( .A(B31), .B(A31), .CI(n267), .CO(Z32), .S(Z31) );} {  ADDF_X1M_A9TH U282 ( .A(B29), .B(A29), .CI(n268), .CO(n266), .S(Z29) );} {  ADDF_X1M_A9TH U283 ( .A(B28), .B(A28), .CI(n269), .CO(n268), .S(Z28) );} {  ADDF_X1M_A9TH U284 ( .A(B27), .B(A27), .CI(n270), .CO(n269), .S(Z27) );} {  ADDF_X1M_A9TH U285 ( .A(B26), .B(A26), .CI(n271), .CO(n270), .S(Z26) );} {  ADDF_X1M_A9TH U286 ( .A(B25), .B(A25), .CI(n272), .CO(n271), .S(Z25) );} {  ADDF_X1M_A9TH U287 ( .A(B24), .B(A24), .CI(n273), .CO(n272), .S(Z24) );} {  ADDF_X1M_A9TH U288 ( .A(B23), .B(A23), .CI(n274), .CO(n273), .S(Z23) );} {  ADDF_X1M_A9TH U289 ( .A(B22), .B(A22), .CI(n275), .CO(n274), .S(Z22) );} {  ADDF_X1M_A9TH U290 ( .A(B21), .B(A21), .CI(n276), .CO(n275), .S(Z21) );} {  ADDF_X1M_A9TH U291 ( .A(B19), .B(A19), .CI(n277), .CO(n265), .S(Z19) );} {  ADDF_X1M_A9TH U292 ( .A(B17), .B(A17), .CI(n278), .CO(n121), .S(Z17) );} endmodule {} {}
close $b
#set verilog_write ../../Results/$design/${node}/${design}_temp_v1.v
set verilog_write ../../Results/$design/final/${design}_temp_v1.v
../../Results/uadd32/final/uadd32_temp_v1.v
set c [open $verilog_write "a"]
file16
foreach ver $verilog_lines {
	if {[regexp "assign*" $ver]} {
		puts $ver
		set wire [lindex $ver 3] 
		regsub {;} $wire {\1} wire
		puts $wire
		if {[regexp $wire $not_keys]} {
			set pqr [split $wire "_"]
			set key_val [lindex $pqr 3]
			set assign_val "1'b${key_val}"	
			regsub $wire $ver $assign_val ver
			puts "		REPLACED	"
			puts $ver
		}
	}
	puts $c $ver
}
  assign sfllKey_16[34] = sfllKey_1_logic_0;
sfllKey_1_logic_0
		REPLACED	
  assign sfllKey_16[34] = 1'b0;
  assign sfllKey_16[33] = sfllKey_2_logic_1;
sfllKey_2_logic_1
  assign sfllKey_16[32] = sfllKey_3_logic_1;
sfllKey_3_logic_1
  assign sfllKey_16[31] = sfllKey_4_logic_1;
sfllKey_4_logic_1
  assign sfllKey_16[30] = sfllKey_5_logic_1;
sfllKey_5_logic_1
  assign sfllKey_16[29] = sfllKey_6_logic_1;
sfllKey_6_logic_1
  assign sfllKey_16[28] = sfllKey_7_logic_1;
sfllKey_7_logic_1
  assign sfllKey_16[27] = sfllKey_8_logic_1;
sfllKey_8_logic_1
  assign sfllKey_16[26] = sfllKey_9_logic_1;
sfllKey_9_logic_1
  assign sfllKey_16[25] = sfllKey_10_logic_1;
sfllKey_10_logic_1
  assign sfllKey_16[24] = sfllKey_11_logic_1;
sfllKey_11_logic_1
  assign sfllKey_16[23] = sfllKey_12_logic_1;
sfllKey_12_logic_1
  assign sfllKey_16[22] = sfllKey_13_logic_1;
sfllKey_13_logic_1
  assign sfllKey_16[21] = sfllKey_14_logic_1;
sfllKey_14_logic_1
  assign sfllKey_16[20] = sfllKey_15_logic_1;
sfllKey_15_logic_1
  assign sfllKey_16[19] = sfllKey_16_logic_1;
sfllKey_16_logic_1
  assign sfllKey_16[18] = sfllKey_17_logic_1;
sfllKey_17_logic_1
  assign sfllKey_16[17] = sfllKey_18_logic_0;
sfllKey_18_logic_0
		REPLACED	
  assign sfllKey_16[17] = 1'b0;
  assign sfllKey_16[16] = sfllKey_19_logic_0;
sfllKey_19_logic_0
  assign sfllKey_16[15] = sfllKey_20_logic_0;
sfllKey_20_logic_0
  assign sfllKey_16[14] = sfllKey_21_logic_0;
sfllKey_21_logic_0
  assign sfllKey_16[13] = sfllKey_22_logic_0;
sfllKey_22_logic_0
  assign sfllKey_16[12] = sfllKey_23_logic_0;
sfllKey_23_logic_0
  assign sfllKey_16[11] = sfllKey_24_logic_0;
sfllKey_24_logic_0
  assign sfllKey_16[10] = sfllKey_25_logic_0;
sfllKey_25_logic_0
  assign sfllKey_16[9] = sfllKey_26_logic_0;
sfllKey_26_logic_0
  assign sfllKey_16[8] = sfllKey_27_logic_0;
sfllKey_27_logic_0
  assign sfllKey_16[7] = sfllKey_28_logic_0;
sfllKey_28_logic_0
  assign sfllKey_16[6] = sfllKey_29_logic_0;
sfllKey_29_logic_0
  assign sfllKey_16[5] = sfllKey_30_logic_0;
sfllKey_30_logic_0
  assign sfllKey_16[4] = sfllKey_31_logic_0;
sfllKey_31_logic_0
  assign sfllKey_16[3] = sfllKey_32_logic_0;
sfllKey_32_logic_0
  assign sfllKey_16[2] = sfllKey_33_logic_0;
sfllKey_33_logic_0
  assign sfllKey_16[1] = sfllKey_34_logic_0;
sfllKey_34_logic_0
  assign sfllKey_16[0] = sfllKey_35_logic_1;
sfllKey_35_logic_1
		REPLACED	
  assign sfllKey_16[0] = 1'b1;
  assign Z16 = \eco/Z16_1 ;
eco/Z16_1
close $c
#read_verilog -netlist ../../Results/${design}/${node}/${design}_temp_v1.v
read_verilog -netlist ../../Results/${design}/final/${design}_temp_v1.v
Loading verilog file '/home/projects/aspdac18/Results/uadd32/final/uadd32_temp_v1.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/projects/aspdac18/Results/uadd32/final/uadd32_temp_v1.v
Warning: Overwriting design file '/home/projects/aspdac18/Results/uadd32/final/uadd32'. (DDB-24)
Verilog netlist reader completed successfully.
Current design is now '/home/projects/aspdac18/Results/uadd32/final/uadd32.db:uadd32'
Loaded 1 design.
Current design is 'uadd32'.
uadd32
remove_port $not_keys
Removing port 'sfllKey_1_logic_0' in design 'uadd32'.
Removing port 'sfllKey_18_logic_0' in design 'uadd32'.
Removing port 'sfllKey_35_logic_1' in design 'uadd32'.
1
check_design
1
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{A31 A30 A29 A28 A27 A26 A25 A24 A23 A22 A21 A20 A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 B31 B30 B29 B28 B27 B26 B25 B24 B23 B22 B21 B20 B19 B18 B17 B16 B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 CI sfllKey_2_logic_1 sfllKey_3_logic_1 sfllKey_4_logic_1 sfllKey_5_logic_1 sfllKey_6_logic_1 sfllKey_7_logic_1 sfllKey_8_logic_1 sfllKey_9_logic_1 sfllKey_10_logic_1 sfllKey_11_logic_1 sfllKey_12_logic_1 sfllKey_13_logic_1 sfllKey_14_logic_1 sfllKey_15_logic_1 sfllKey_16_logic_1 sfllKey_17_logic_1 sfllKey_19_logic_0 sfllKey_20_logic_0 sfllKey_21_logic_0 sfllKey_22_logic_0 sfllKey_23_logic_0 sfllKey_24_logic_0 sfllKey_25_logic_0 sfllKey_26_logic_0 sfllKey_27_logic_0 sfllKey_28_logic_0 sfllKey_29_logic_0 sfllKey_30_logic_0 sfllKey_31_logic_0 sfllKey_32_logic_0 sfllKey_33_logic_0 sfllKey_34_logic_0}
set output_ports [all_outputs]
{Z32 Z31 Z30 Z29 Z28 Z27 Z26 Z25 Z24 Z23 Z22 Z21 Z20 Z19 Z18 Z17 Z16 Z15 Z14 Z13 Z12 Z11 Z10 Z9 Z8 Z7 Z6 Z5 Z4 Z3 Z2 Z1 Z0}
set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
1
set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
1
set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
1
ungroup -all -flatten
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

  Simplifying Design 'uadd32'

Loaded alib file './alib-52/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'uadd32'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     632.9      0.00       0.0       0.0                              0.0260
    0:00:03     632.9      0.00       0.0       0.0                              0.0260
    0:00:03     632.9      0.00       0.0       0.0                              0.0260
    0:00:03     632.9      0.00       0.0       0.0                              0.0260

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03     631.8      0.00       0.0       0.0                              0.0260
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
    0:00:03     630.0      0.00       0.0       0.0                              0.0209


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     630.0      0.00       0.0       0.0                              0.0209
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
    0:00:03     630.0      0.00       0.0       0.0                              0.0207
    0:00:03     630.0      0.00       0.0       0.0                              0.0207
    0:00:03     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0207

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     630.0      0.00       0.0       0.0                              0.0207
    0:00:04     630.0      0.00       0.0       0.0                              0.0197
    0:00:04     630.0      0.00       0.0       0.0                              0.0197
    0:00:04     630.0      0.00       0.0       0.0                              0.0197
    0:00:04     630.0      0.00       0.0       0.0                              0.0197
    0:00:04     630.0      0.00       0.0       0.0                              0.0197
    0:00:04     630.0      0.00       0.0       0.0                              0.0197
    0:00:04     630.0      0.00       0.0       0.0                              0.0197
    0:00:04     630.0      0.00       0.0       0.0                              0.0197
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#write -output  ../../Results/$design/${node}/${design}_final_combo.v -hierarchy -format verilog
write -output  ../../Results/$design/final/${design}_final_combo.v -hierarchy -format verilog
Writing verilog file '/home/projects/aspdac18/Results/uadd32/final/uadd32_final_combo.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
#write_sdc "../../Results/$design/${node}/${design}_final_combo.sdc"
write_sdc "../../Results/$design/final/${design}_final_combo.sdc"
1
exit

Thank you...
EQUIVALENCE BETWEEN LOCKED AND ORIGINAL CHECK
############ ENTERING LEC EQUIVALENT CHECKING ################
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 745 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
uadd32
// Command: read_library -Both -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/${design}.v -golden
// Parsing file ../../files/benchfiles/uadd32.v ...
// Golden root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/uadd32/final/uadd32_final_combo.v ...
// Revised root module is set to 'uadd32'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'uadd32'
// Command: dofile ../../Results/$design/final/key_constraints_final.do
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_3_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_5_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_6_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_10_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_11_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_15_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_16_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  10% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            65     33        98      
--------------------------------------------------------------------------------
Revised           65     33        98      
================================================================================
// Command: add compared points -all
// 33 compared points added to compare list
// Command: compare
//   0% Comparing 0 out of 33 points, 0 Non-equivalent//  57% Comparing 19 out of 33 points, 0 Non-equivalent// 100% Comparing 33 out of 33 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           33        33      
================================================================================
// Command: exit -force
############# GENERATING APD ########### 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set design   [getenv DESIGN]
uadd32
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set target_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db}
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db
set link_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db                     /home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db                         /home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db                    }
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db                     /home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db                         /home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db                    
set_dont_use [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/*]
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'
1
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 27 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P5A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P7A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1P4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1P4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X2A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X3A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X3B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X6A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X8A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X8B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 10 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 18 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P5A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P7A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1P4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X2A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X3A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X6A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X8A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 10 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 7 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X4M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 7 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X4M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 40 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P8B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P8M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X11B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X13B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X13M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X16B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X16M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X7P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X7P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X9B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X9M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_*] dont_use false
Information: Attribute 'dont_use' is set on 36 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P8B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P8M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X11B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X13B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X13M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X16B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X16M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X7P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X7P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X9B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X9M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFF*Q_*] dont_use false
Information: Attribute 'dont_use' is set on 36 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X4M_A9TH
#read_verilog -netlist ../../Results/$design/final/${design}_final_combo.v
analyze -library WORK -format sverilog ../../Results/$design/final/${design}_final_combo.v
Running PRESTO HDLC
Compiling source file ../../Results/uadd32/final/uadd32_final_combo.v
Presto compilation completed successfully.
1
elaborate $design
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'uadd32'.
1
set key_ports [get_attribute [get_ports sfllKey_*] full_name]
sfllKey_2_logic_1 sfllKey_3_logic_1 sfllKey_4_logic_1 sfllKey_5_logic_1 sfllKey_6_logic_1 sfllKey_7_logic_1 sfllKey_8_logic_1 sfllKey_9_logic_1 sfllKey_10_logic_1 sfllKey_11_logic_1 sfllKey_12_logic_1 sfllKey_13_logic_1 sfllKey_14_logic_1 sfllKey_15_logic_1 sfllKey_16_logic_1 sfllKey_17_logic_1 sfllKey_19_logic_0 sfllKey_20_logic_0 sfllKey_21_logic_0 sfllKey_22_logic_0 sfllKey_23_logic_0 sfllKey_24_logic_0 sfllKey_25_logic_0 sfllKey_26_logic_0 sfllKey_27_logic_0 sfllKey_28_logic_0 sfllKey_29_logic_0 sfllKey_30_logic_0 sfllKey_31_logic_0 sfllKey_32_logic_0 sfllKey_33_logic_0 sfllKey_34_logic_0
source ../../Results/$design/final/key.tcl
0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
puts $KEY
0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
#puts [lindex $KEY 2]
set len [llength $KEY]
35
for {set i 1} {$i <= $len} {incr i} {
	set key_bit [lindex $KEY $i-1]
	set_case_analysis $key_bit sfllKey_${i}_logic_${key_bit}
	#puts [lindex $KEY $i-1]
}
Warning: Can't find object 'sfllKey_1_logic_0' in design 'uadd32'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'sfllKey_18_logic_0' in design 'uadd32'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'sfllKey_35_logic_1' in design 'uadd32'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
#create_clock -name VCLK [get_ports CK] -period 10 -waveform {0 5}
set input_ports  [all_inputs]
{A31 A30 A29 A28 A27 A26 A25 A24 A23 A22 A21 A20 A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 B31 B30 B29 B28 B27 B26 B25 B24 B23 B22 B21 B20 B19 B18 B17 B16 B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 CI sfllKey_2_logic_1 sfllKey_3_logic_1 sfllKey_4_logic_1 sfllKey_5_logic_1 sfllKey_6_logic_1 sfllKey_7_logic_1 sfllKey_8_logic_1 sfllKey_9_logic_1 sfllKey_10_logic_1 sfllKey_11_logic_1 sfllKey_12_logic_1 sfllKey_13_logic_1 sfllKey_14_logic_1 sfllKey_15_logic_1 sfllKey_16_logic_1 sfllKey_17_logic_1 sfllKey_19_logic_0 sfllKey_20_logic_0 sfllKey_21_logic_0 sfllKey_22_logic_0 sfllKey_23_logic_0 sfllKey_24_logic_0 sfllKey_25_logic_0 sfllKey_26_logic_0 sfllKey_27_logic_0 sfllKey_28_logic_0 sfllKey_29_logic_0 sfllKey_30_logic_0 sfllKey_31_logic_0 sfllKey_32_logic_0 sfllKey_33_logic_0 sfllKey_34_logic_0}
set output_ports [all_outputs]
{Z32 Z31 Z30 Z29 Z28 Z27 Z26 Z25 Z24 Z23 Z22 Z21 Z20 Z19 Z18 Z17 Z16 Z15 Z14 Z13 Z12 Z11 Z10 Z9 Z8 Z7 Z6 Z5 Z4 Z3 Z2 Z1 Z0}
set_input_delay -clock [get_clocks VCLK] -add_delay 1 [get_ports $input_ports]
1
set_output_delay -clock [get_clocks VCLK] -add_delay 1 [get_ports $output_ports]
1
#set_dont_touch $design
#source ../../Results/$design/final/${design}_final_combo.sdc
puts "THE LOCKED DESIGN SYNTHESIS"
THE LOCKED DESIGN SYNTHESIS
check_design
1
compile_ultra 
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db"
Library analysis succeeded.
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'uadd32'

Loaded alib file './alib-52/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'uadd32'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     587.9      0.00       0.0       0.0                              0.0254
    0:00:09     587.9      0.00       0.0       0.0                              0.0254
    0:00:09     587.9      0.00       0.0       0.0                              0.0254
    0:00:09     587.9      0.00       0.0       0.0                              0.0254

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09     586.4      0.00       0.0       0.0                              0.0252
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
    0:00:09     586.4      0.00       0.0       0.0                              0.0201


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     586.4      0.00       0.0       0.0                              0.0201
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0192

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     586.4      0.00       0.0       0.0                              0.0192
    0:00:09     586.4      0.00       0.0       0.0                              0.0183
    0:00:09     586.4      0.00       0.0       0.0                              0.0183
    0:00:09     586.4      0.00       0.0       0.0                              0.0183
    0:00:09     586.4      0.00       0.0       0.0                              0.0183
    0:00:09     586.4      0.00       0.0       0.0                              0.0183
    0:00:09     586.4      0.00       0.0       0.0                              0.0183
    0:00:09     586.4      0.00       0.0       0.0                              0.0183
    0:00:09     586.4      0.00       0.0       0.0                              0.0183
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_timing > ../../Results/$design/final/locked_timing.rpt
report_area   > ../../Results/$design/final/locked_area.rpt
report_power  > ../../Results/$design/final/locked_power.rpt
remove_design -hier *
Removing design 'uadd32'
1
puts "THE ORIGINAL DESIGN SYNTHESIS"
THE ORIGINAL DESIGN SYNTHESIS
analyze -library WORK -format sverilog ../../files/benchfiles/$design.v
Running PRESTO HDLC
Compiling source file ../../files/benchfiles/uadd32.v
Presto compilation completed successfully.
1
elaborate $design
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'uadd32'.
1
#current_design $design
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
#create_clock -name VCLK [get_ports CK] -period 10 -waveform {0 5}
set input_ports  [all_inputs]
{A31 A30 A29 A28 A27 A26 A25 A24 A23 A22 A21 A20 A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 B31 B30 B29 B28 B27 B26 B25 B24 B23 B22 B21 B20 B19 B18 B17 B16 B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 CI}
set output_ports [all_outputs]
{Z32 Z31 Z30 Z29 Z28 Z27 Z26 Z25 Z24 Z23 Z22 Z21 Z20 Z19 Z18 Z17 Z16 Z15 Z14 Z13 Z12 Z11 Z10 Z9 Z8 Z7 Z6 Z5 Z4 Z3 Z2 Z1 Z0}
set_input_delay -clock [get_clocks VCLK] -add_delay 1 [get_ports $input_ports]
1
set_output_delay -clock [get_clocks VCLK] -add_delay 1 [get_ports $output_ports]
1
#set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
#set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
#set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
#set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
check_design
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'uadd32'

Loaded alib file './alib-52/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'uadd32'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08     476.3      0.00       0.0       0.0                              0.0199
    0:00:08     476.3      0.00       0.0       0.0                              0.0199
    0:00:08     476.3      0.00       0.0       0.0                              0.0199
    0:00:08     476.3      0.00       0.0       0.0                              0.0199

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08     476.3      0.00       0.0       0.0                              0.0198
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
    0:00:09     476.3      0.00       0.0       0.0                              0.0167


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     476.3      0.00       0.0       0.0                              0.0167
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
  Global Optimization (Phase 72)
  Global Optimization (Phase 73)
  Global Optimization (Phase 74)
  Global Optimization (Phase 75)
  Global Optimization (Phase 76)
  Global Optimization (Phase 77)
  Global Optimization (Phase 78)
  Global Optimization (Phase 79)
  Global Optimization (Phase 80)
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0154

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     476.3      0.00       0.0       0.0                              0.0154
    0:00:09     476.3      0.00       0.0       0.0                              0.0137
    0:00:09     476.3      0.00       0.0       0.0                              0.0137
    0:00:09     476.3      0.00       0.0       0.0                              0.0137
    0:00:09     476.3      0.00       0.0       0.0                              0.0137
    0:00:09     476.3      0.00       0.0       0.0                              0.0137
    0:00:09     476.3      0.00       0.0       0.0                              0.0137
    0:00:09     476.3      0.00       0.0       0.0                              0.0137
    0:00:09     476.3      0.00       0.0       0.0                              0.0137
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
write -format verilog -output ../../files/benchfiles/${design}_syn.v
Writing verilog file '/home/projects/aspdac18/files/benchfiles/uadd32_syn.v'.
1
read_verilog -netlist ../../files/benchfiles/${design}_syn.v
Loading verilog file '/home/projects/aspdac18/files/benchfiles/uadd32_syn.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/projects/aspdac18/files/benchfiles/uadd32_syn.v
Verilog netlist reader completed successfully.
Current design is now '/home/projects/aspdac18/files/benchfiles/uadd32.db:uadd32'
Loaded 1 design.
Current design is 'uadd32'.
uadd32
report_timing  > ../../Results/$design/final/orig_timing.rpt
report_area    > ../../Results/$design/final/orig_area.rpt
report_power   > ../../Results/$design/final/orig_power.rpt
exit

Thank you...
ELAPSED TIME:	600
