C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis   -part M2S010  -package VF400  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -summaryfile E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synlog\report\FIFO_CDC_test_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.FIFO_CDC_test  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\scratchproject.prs  -multisrs  -ovm  E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.vm   -freq 100.000   -tcl  E:\Github_Repos\FIFO_CDC\FIFO_CDC\designer\FIFO_CDC_test\synthesis.fdc  E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\FIFO_CDC_test_prem.srd  -sap  E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.sap  -otap  E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.tap  -omap  E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.map  -devicelib  C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\syntmp\FIFO_CDC_test.plg  -osyn  E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.srm  -prjdir  E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\  -prjname  FIFO_CDC_test_syn  -log  E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synlog\FIFO_CDC_test_fpga_mapper.srr  -sn  2019.03  -jobname  "fpga_mapper" 
relcom:C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package VF400 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\FIFO_CDC_test_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.FIFO_CDC_test -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\FIFO_CDC_test.vm -freq 100.000 -tcl ..\..\designer\FIFO_CDC_test\synthesis.fdc ..\synwork\FIFO_CDC_test_prem.srd -sap ..\FIFO_CDC_test.sap -otap ..\FIFO_CDC_test.tap -omap ..\FIFO_CDC_test.map -devicelib C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.v -ologparam FIFO_CDC_test.plg -osyn ..\FIFO_CDC_test.srm -prjdir ..\ -prjname FIFO_CDC_test_syn -log ..\synlog\FIFO_CDC_test_fpga_mapper.srr -sn 2019.03 -jobname "fpga_mapper"
rc:3 success:0 runtime:14
file:..\scratchproject.prs|io:o|time:1588633459|size:3350|exec:0|csum:
file:..\FIFO_CDC_test.vm|io:o|time:1588646765|size:149025|exec:0|csum:
file:..\..\designer\FIFO_CDC_test\synthesis.fdc|io:i|time:1588744665|size:753|exec:0|csum:1FDB6216AB3D43FC10C1D20CF8348BBE
file:..\synwork\FIFO_CDC_test_prem.srd|io:i|time:1588744675|size:36298|exec:0|csum:EBD28158AA64A9155E9361F98648ECFD
file:..\FIFO_CDC_test.sap|io:o|time:1588744676|size:1954|exec:0|csum:
file:..\FIFO_CDC_test.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\FIFO_CDC_test.map|io:o|time:1588646767|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1582898385|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:FIFO_CDC_test.plg|io:o|time:1588744676|size:0|exec:0|csum:
file:..\FIFO_CDC_test.srm|io:o|time:1588646765|size:8731|exec:0|csum:
file:..\synlog\FIFO_CDC_test_fpga_mapper.srr|io:o|time:1588744690|size:7938|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\bin64\m_generic.exe|io:i|time:1582898378|size:40275456|exec:1|csum:6518FF08AD8D45A08B9BAF6824A4253A
