<profile>

<section name = "Vitis HLS Report for 'prep_Pipeline_VITIS_LOOP_243_1'" level="0">
<item name = "Date">Mon May  2 01:13:06 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">ECE418FinalProject</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.007 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_243_1">?, ?, 2, 2, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 121, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 49, -</column>
<column name="Register">-, -, 99, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln253_fu_78_p2">+, 0, 0, 39, 32, 1</column>
<column name="icmp_ln243_fu_72_p2">icmp, 0, 0, 9, 5, 1</column>
<column name="icmp_ln248_fu_92_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="or_ln250_fu_98_p2">or, 0, 0, 32, 32, 1</column>
<column name="val_2_fu_104_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">13, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_idx_load">9, 2, 32, 64</column>
<column name="idx_fu_26">9, 2, 32, 64</column>
<column name="val_fu_30">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="idx_fu_26">32, 0, 32, 0</column>
<column name="idx_load_reg_141">32, 0, 32, 0</column>
<column name="val_fu_30">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, prep_Pipeline_VITIS_LOOP_243_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, prep_Pipeline_VITIS_LOOP_243_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, prep_Pipeline_VITIS_LOOP_243_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, prep_Pipeline_VITIS_LOOP_243_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, prep_Pipeline_VITIS_LOOP_243_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, prep_Pipeline_VITIS_LOOP_243_1, return value</column>
<column name="splitBlock_address0">out, 6, ap_memory, splitBlock, array</column>
<column name="splitBlock_ce0">out, 1, ap_memory, splitBlock, array</column>
<column name="splitBlock_q0">in, 5, ap_memory, splitBlock, array</column>
<column name="val_out">out, 32, ap_vld, val_out, pointer</column>
<column name="val_out_ap_vld">out, 1, ap_vld, val_out, pointer</column>
</table>
</item>
</section>
</profile>
