m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/program/FPGA/AD9250/simulation/modelsim
vbR+xtFfY+5ZXldDNFdri0mHZcOX/QxCr03VjXVRa++k=
Z0 !s110 1576764114
!i10b 0
!s100 zIJzU3j1Q[eCan7Kb3g<K2
IE1`1?RZlKTmnB^VQmN>LP3
Z1 VDg1SIo80bB@j0V0VzS_@n1
!i119 1
!i8a 1275195696
Z2 dF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim
Z3 w1576764114
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_base.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_base.v
Z4 L0 38
Z5 OL;L;10.6d;65
r1
!s85 0
31
!s108 1576764113.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_base.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_base.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
Z6 o-work jesd204b_altera_jesd204_rx_161
Z7 tCvgOpt 0
nc315395
vQZvVyfPZOeYhMKbpzfY7UF9ocpkQMPW4nOCMa/hF4DQ=
R0
!i10b 0
!s100 SDM:_KL9=2_EiH2In_ghG0
Ii4]Ji8E^zGYzd5EDMCc3l1
R1
!i119 1
!i8a 1639658976
R2
R3
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_csr.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_csr.v
R4
R5
r1
!s85 0
31
Z8 !s108 1576764114.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_csr.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_csr.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
nc31712
vKvknKaC6fCbeQ6mi1rKL8wW36VVoKhl6P8ZxfUzncKg=
R0
!i10b 0
!s100 GL>EDFA?Y8H?M<FM_]^hd2
IJI;YnVe3V8mc60K`3_:gW0
R1
!i119 1
!i8a 716443088
R2
R3
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_ctl.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_ctl.v
R4
R5
r1
!s85 0
31
R8
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_ctl.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_ctl.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
nc3171c
vmKH47SGFHrV2lWKwkNFdatHq5LXcGV4pF9GUKRoXlHw=
Z9 !s110 1576764115
!i10b 0
!s100 A`d_NFZ1a<D88D4e13U?93
I>U:RL0_0?X[[l@D@J1i4E3
R1
!i119 1
!i8a 1666663632
R2
Z10 w1576764115
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_descrambler.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_descrambler.v
R4
R5
r1
!s85 0
31
R8
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_descrambler.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_descrambler.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
nb750ba2
vYikf16BzmFM76M9wVL28N56Dgat9qkqg5Y6zUTE+VDE=
R9
!i10b 0
!s100 kJnmJ2Xcz8^5ILZGWLTS33
I8S:`_5HkhghfFK^?Kj5Rg3
R1
!i119 1
!i8a 1151389024
R2
R10
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll.v
R4
R5
r1
!s85 0
31
Z11 !s108 1576764115.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
nc3189c
vriYK0nsg3KnB6NfPg9Ssc1fAGx+0rqA/6R1vU3r9CPQ=
Z12 !s110 1576764116
!i10b 0
!s100 KP0^8WfjZ<`Nle^mi396]1
IELXGz?R<Qg@m5WI8idkYM3
R1
!i119 1
!i8a 819278224
R2
Z13 w1576764116
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_char_val.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_char_val.v
R4
R5
r1
!s85 0
31
R11
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_char_val.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_char_val.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
nf0e45dc
vPlEb0uTWCc1MmMrW01TcOeL7Z1N9PYC8TCOYVm9be/w=
R12
!i10b 0
!s100 iZ48;B_:Nh`KVZlHLFS2X2
I`P7oMMnlH>]K7>FKIe=K@2
R1
!i119 1
!i8a 1467150464
R2
R13
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_cs.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_cs.v
R4
R5
r1
!s85 0
31
Z14 !s108 1576764116.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_cs.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_cs.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n18a2993
vKuoWkQXPR8vTPJ6iKgzENf5NfG+8XTlqtyPNQvxA4AlByg3DiK8UipClE6JjUJec
Z15 !s110 1576764117
!i10b 0
!s100 LLlBdZC7M^Gb_bSLDacTU0
Ib1Vc:Q9N08YAa]LE8eDFl1
R1
!i119 1
!i8a 2116686784
R2
Z16 w1576764117
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_data_store.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_data_store.v
R4
R5
r1
!s85 0
31
Z17 !s108 1576764117.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_data_store.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_data_store.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
nd434fa5
vElq6OT+H8i+PZ0VRFuZAgHFUtFN8Pbe3uM+zH61UmbQ=
Z18 !s110 1576764119
!i10b 0
!s100 O;<MiBZ@5KcFbP=eZGD]X0
ImkH=COog_fY;MMC]UK[0J3
R1
!i119 1
!i8a 644202576
R2
Z19 w1576764119
Z20 8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_dec.v
Z21 FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_dec.v
R4
R5
r1
!s85 0
31
Z22 !s108 1576764118.000000
Z23 !s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_dec.v|
Z24 !s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_dec.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n881f823
vGvulCLsCA5x5QJWMr4SY3kzwU/XUr5H9rJ783vpztMcCRIc/HQjVdRqXNqLoL2v9
R18
!i10b 0
!s100 b;g:g8zSb^NijdINa1mFc0
IEHZPR<A2Xg3lU[JB:[2`Q0
R1
!i119 1
!i8a 1467323616
R2
R19
R20
R21
R4
R5
r1
!s85 0
31
R22
R23
R24
!i113 0
R6
R7
nb1d67c7
vEOdT+L7Xfgagtm9ZfuAJtKK2mvcxbTaBHmkO0tVVKL0=
Z25 !s110 1576764118
!i10b 0
!s100 ];5BHzXM85KNoNd7IIoJj3
I?_Pf`iLJN7Y^:_ZX[61RQ2
R1
!i119 1
!i8a 881329760
R2
Z26 w1576764118
Z27 8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_enc.v
Z28 FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_enc.v
R4
R5
r1
!s85 0
31
R22
Z29 !s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_enc.v|
Z30 !s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_enc.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n881fad3
vlAzuiWa37XyyM7X6MIwS+vVCA/uIc//YWO0v5blWM1Vv888UaWZ3JiCf0KTK8c/z
R25
!i10b 0
!s100 Xb26fl2:EAE?AdoRB_hV62
I56MG8`T;WPhB:L:^`GVDC3
R1
!i119 1
!i8a 556850000
R2
R26
R27
R28
R4
R5
r1
!s85 0
31
R22
R29
R30
!i113 0
R6
R7
nb1d91f2
vi8xn2c26dF1o21V2ZjMw5F/UutuIrCb88X0oXQ//7x0=
R18
!i10b 0
!s100 Dh`8DYmz^LVRX9EU8zPfH3
IcG?6@k5mZd>zIn_<SNdmP3
R1
!i119 1
!i8a 1976133376
R2
R19
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_fifo.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_fifo.v
R4
R5
r1
!s85 0
31
Z31 !s108 1576764119.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_fifo.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_fifo.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n81fe64f
vnw8/H11qPzX/QOFuBlFq097m84mLPw6c3k19cpN7ZNVPZ5tBiMeG4eImxlZRP1A/
R15
!i10b 0
!s100 6JOdT=O<m9ZJl9;AVW9YG2
IGMzmUIgCY?LekU]?]m1_M0
R1
!i119 1
!i8a 1276960672
R2
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_frame_align.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_frame_align.v
R4
R5
r1
!s85 0
31
R14
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_frame_align.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_frame_align.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n9ca8f4e
v5GCkj/khZsxFmOXlxf5zk8l5qIH/cfFZEXpjmsz7M9OuOP9R3ze+T4sIKKUvo9ES
R12
!i10b 0
!s100 <Vn@OF<a0PAfeXgf;lF1z0
I4<FCiHjdE`l@ZEhglP;S61
R1
!i119 1
!i8a 373263968
R2
R13
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_fs_char_replace.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_fs_char_replace.v
R4
R5
r1
!s85 0
31
R14
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_fs_char_replace.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_fs_char_replace.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n5fb3d55
vh5nOrL6p6I2BUhXumB8E+cY/xlu+GNVw0NZ8q11enmQkBJbHZLqVVKAg8uG0LrVg
R15
!i10b 0
!s100 M5TaJ1B[;6L3n>AW57T^a3
IQZ;MZ;@2mCJ`ME6:iBWJ`2
R1
!i119 1
!i8a 790485312
R2
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_lane_align.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_lane_align.v
R4
R5
r1
!s85 0
31
R17
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_lane_align.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_lane_align.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n17e381e
vXTez5TOkVrnLGkQU5qAWCnioEXNGt7OGlBTW84JWLjlT5H95P8lD8GZbeMB2ehjC
R18
!i10b 0
!s100 o5Qa<`9Q`Alk>=YJGc=Pa0
I?c_0C9zR1F9G;VWh;j:7U1
R1
!i119 1
!i8a 24917760
R2
R19
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_wo_ecc_fifo.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_wo_ecc_fifo.v
R4
R5
r1
!s85 0
31
R31
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_wo_ecc_fifo.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_wo_ecc_fifo.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
nb3aa2df
vhNQZbKS84sH97AV6ExZDlu1nQ717UcvKBl+USyJAOl4=
!s110 1576764120
!i10b 0
!s100 _okYmTB2]Mh:zLIPS<m@C3
IE^bd7__4C<7@:_67=Y[MZ2
R1
!i119 1
!i8a 1708215392
R2
w1576764120
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_regmap.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_regmap.v
R4
R5
r1
!s85 0
31
R31
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_regmap.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_regmap.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n250efb0
