{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 15:37:19 2019 " "Info: Processing started: Wed Jun 12 15:37:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Guess -c Guess " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Guess -c Guess" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"(\" Guess.v(130) " "Error (10170): Verilog HDL syntax error at Guess.v(130) near text \"\[\";  expecting \"(\"" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 130 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Guess Guess.v(1) " "Error (10112): Ignored design unit \"Guess\" at Guess.v(1) due to previous errors" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guess.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file guess.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_ " "Info: Found entity 1: clock_" {  } { { "clock_.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/clock_.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file randgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 randGen " "Info: Found entity 1: randGen" {  } { { "randGen.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/randGen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd_to_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_seg " "Info: Found entity 1: BCD_to_seg" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 checker " "Info: Found entity 1: checker" {  } { { "checker.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/checker.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Error: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 12 15:37:20 2019 " "Error: Processing ended: Wed Jun 12 15:37:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
