Timing Analyzer report for pdp8_top
Sat Jul 03 10:55:23 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 14. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 15. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 16. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 19. Slow 1200mV 85C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 22. Slow 1200mV 85C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 23. Slow 1200mV 85C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 24. Slow 1200mV 85C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 25. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 35. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 36. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 37. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 38. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 39. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 40. Slow 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 41. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 42. Slow 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 43. Slow 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 44. Slow 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 45. Slow 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 46. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 54. Fast 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 55. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 56. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 57. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 58. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 59. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 60. Fast 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 61. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 62. Fast 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 63. Fast 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 64. Fast 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 65. Fast 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 66. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths Summary
 81. Clock Status Summary
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. Unconstrained Input Ports
 85. Unconstrained Output Ports
 86. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pdp8_top                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.51        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.4%      ;
;     Processor 3            ;  16.3%      ;
;     Processor 4            ;  14.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] }                                                                          ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result } ;
; CLOCK_50                                                                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                                                 ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ePDP8:iPDP8|eCPU:iCPU|rdb }                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                                       ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                               ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 64.6 MHz   ; 64.6 MHz        ; CLOCK_50                                                                                                                                 ;                                                ;
; 146.03 MHz ; 146.03 MHz      ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 709.22 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                                    ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                                                                                 ; -14.481 ; -10001.002    ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.179  ; -105.581      ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -6.174  ; -200.680      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.410  ; -2.090        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0.057 ; 0.000         ;
; CLOCK_50                                                                                                                                 ; 0.431 ; 0.000         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.508 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 1.324 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                   ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; -3.418 ; -2819.688     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; -2.851 ; -28.881       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.544 ; -3.784        ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                   ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.713 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0.966 ; 0.000         ;
; CLOCK_50                                                        ; 1.161 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -4.000 ; -2823.820     ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -62.681       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.327  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.481 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 15.824     ;
; -14.414 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 15.757     ;
; -14.339 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 15.682     ;
; -14.184 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 15.530     ;
; -14.117 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 15.463     ;
; -14.053 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 15.416     ;
; -14.042 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 15.388     ;
; -13.954 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 15.317     ;
; -13.917 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 15.280     ;
; -13.809 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 15.172     ;
; -13.756 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 15.122     ;
; -13.734 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.184     ; 14.598     ;
; -13.694 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 15.045     ;
; -13.665 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 15.030     ;
; -13.657 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 15.023     ;
; -13.620 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 14.986     ;
; -13.612 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 14.963     ;
; -13.603 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 14.968     ;
; -13.594 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.296      ; 14.938     ;
; -13.526 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 14.883     ;
; -13.512 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 14.878     ;
; -13.507 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.296      ; 14.851     ;
; -13.442 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.804     ;
; -13.437 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.181     ; 14.304     ;
; -13.437 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.186     ; 14.299     ;
; -13.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 14.799     ;
; -13.397 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.306      ; 14.751     ;
; -13.389 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.296      ; 14.733     ;
; -13.389 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 14.752     ;
; -13.380 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.742     ;
; -13.371 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.293      ; 14.712     ;
; -13.362 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 14.727     ;
; -13.351 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 14.716     ;
; -13.315 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.306      ; 14.669     ;
; -13.284 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.293      ; 14.625     ;
; -13.283 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 14.648     ;
; -13.255 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 14.618     ;
; -13.247 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 14.610     ;
; -13.229 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 14.589     ;
; -13.211 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.573     ;
; -13.166 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.293      ; 14.507     ;
; -13.140 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.183     ; 14.005     ;
; -13.139 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.501     ;
; -13.128 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.490     ;
; -13.095 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.946     ;
; -13.094 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.164     ; 13.978     ;
; -13.092 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 14.458     ;
; -13.075 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.926     ;
; -13.060 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.164     ; 13.944     ;
; -13.060 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.422     ;
; -12.984 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.835     ;
; -12.958 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 14.324     ;
; -12.950 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 14.316     ;
; -12.949 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.800     ;
; -12.929 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.780     ;
; -12.919 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.770     ;
; -12.910 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.761     ;
; -12.899 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.750     ;
; -12.897 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 14.262     ;
; -12.871 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.167     ; 13.752     ;
; -12.838 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.689     ;
; -12.837 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.167     ; 13.718     ;
; -12.829 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.600     ; 13.230     ;
; -12.828 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.600     ; 13.229     ;
; -12.809 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.600     ; 13.210     ;
; -12.808 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.659     ;
; -12.807 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.600     ; 13.208     ;
; -12.803 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.654     ;
; -12.799 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.600     ; 13.200     ;
; -12.783 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.634     ;
; -12.773 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.493     ; 13.281     ;
; -12.773 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.624     ;
; -12.764 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.615     ;
; -12.753 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.604     ;
; -12.734 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.585     ;
; -12.724 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.171     ; 13.554     ;
; -12.721 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.171     ; 13.551     ;
; -12.718 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.600     ; 13.119     ;
; -12.704 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.166     ; 13.539     ;
; -12.692 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.543     ;
; -12.688 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.492     ; 13.197     ;
; -12.687 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a46~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.482     ; 13.206     ;
; -12.683 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.600     ; 13.084     ;
; -12.675 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.600     ; 13.076     ;
; -12.674 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.036     ;
; -12.672 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.493     ; 13.180     ;
; -12.663 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.600     ; 13.064     ;
; -12.662 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.513     ;
; -12.657 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[6]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.508     ;
; -12.649 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.171     ; 13.479     ;
; -12.644 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 14.018     ;
; -12.644 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.600     ; 13.045     ;
; -12.637 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[6]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.488     ;
; -12.627 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.478     ;
; -12.620 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 13.132     ;
; -12.618 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.469     ;
; -12.607 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.458     ;
; -12.603 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.171     ; 13.433     ;
; -12.588 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 13.439     ;
; -12.587 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 13.961     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -9.179 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.251      ; 8.439      ;
; -9.171 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.377      ; 8.657      ;
; -9.136 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a47~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.277      ; 8.422      ;
; -9.094 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.252      ; 8.355      ;
; -9.086 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.378      ; 8.573      ;
; -9.078 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.251      ; 8.338      ;
; -9.074 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.415      ; 8.799      ;
; -9.070 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.377      ; 8.556      ;
; -9.050 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a11~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.272      ; 8.331      ;
; -9.029 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a14~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.440      ; 8.789      ;
; -8.989 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.416      ; 8.715      ;
; -8.973 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.415      ; 8.698      ;
; -8.967 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.252      ; 8.228      ;
; -8.959 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.378      ; 8.446      ;
; -8.893 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a35~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.260      ; 8.162      ;
; -8.891 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a8~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.405      ; 8.405      ;
; -8.885 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.634      ; 8.528      ;
; -8.877 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.760      ; 8.746      ;
; -8.868 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a27~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.421      ; 8.608      ;
; -8.862 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.416      ; 8.588      ;
; -8.821 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a20~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.393      ; 8.323      ;
; -8.815 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.520      ; 8.477      ;
; -8.810 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.635      ; 8.454      ;
; -8.802 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a15~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.444      ; 8.565      ;
; -8.802 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.761      ; 8.672      ;
; -8.794 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.435      ; 8.548      ;
; -8.792 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a2~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.443      ; 8.555      ;
; -8.781 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a23~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.256      ; 8.046      ;
; -8.780 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.798      ; 8.888      ;
; -8.762 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a36~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.428      ; 8.500      ;
; -8.761 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a39~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.421      ; 8.501      ;
; -8.747 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.436      ; 8.503      ;
; -8.734 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.414      ; 8.457      ;
; -8.721 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.413      ; 8.456      ;
; -8.709 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.436      ; 8.464      ;
; -8.705 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.799      ; 8.814      ;
; -8.693 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.435      ; 8.447      ;
; -8.689 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a46~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.276      ; 8.606      ;
; -8.678 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a26~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.423      ; 8.421      ;
; -8.674 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.818      ; 8.811      ;
; -8.671 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a24~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.408      ; 8.389      ;
; -8.662 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.437      ; 8.419      ;
; -8.649 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.415      ; 8.373      ;
; -8.646 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.436      ; 8.402      ;
; -8.644 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.635      ; 8.288      ;
; -8.642 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a3~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.437      ; 8.398      ;
; -8.641 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a32~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.376      ; 8.126      ;
; -8.636 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.761      ; 8.506      ;
; -8.636 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.414      ; 8.372      ;
; -8.634 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a43~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.523      ; 8.299      ;
; -8.633 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.414      ; 8.356      ;
; -8.621 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a12~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.430      ; 8.361      ;
; -8.620 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.413      ; 8.355      ;
; -8.618 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.819      ; 8.756      ;
; -8.612 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.634      ; 8.255      ;
; -8.604 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.760      ; 8.473      ;
; -8.582 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.436      ; 8.337      ;
; -8.578 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.634      ; 8.221      ;
; -8.570 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.760      ; 8.439      ;
; -8.564 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a19~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.529      ; 8.235      ;
; -8.549 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a5~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.440      ; 8.311      ;
; -8.548 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a44~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.391      ; 8.048      ;
; -8.539 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.799      ; 8.648      ;
; -8.535 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.437      ; 8.292      ;
; -8.522 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.415      ; 8.246      ;
; -8.521 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a41~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.439      ; 8.282      ;
; -8.509 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.414      ; 8.245      ;
; -8.507 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.798      ; 8.615      ;
; -8.505 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a33~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.264      ; 8.201      ;
; -8.495 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a42~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.416      ; 8.220      ;
; -8.493 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a38~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.410      ; 8.223      ;
; -8.487 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.634      ; 8.130      ;
; -8.486 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a30~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.425      ; 8.220      ;
; -8.479 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.760      ; 8.348      ;
; -8.473 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.798      ; 8.581      ;
; -8.470 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.819      ; 8.609      ;
; -8.470 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.251      ; 8.153      ;
; -8.463 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.634      ; 8.106      ;
; -8.455 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.760      ; 8.324      ;
; -8.445 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a25~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.556      ; 8.156      ;
; -8.440 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.797      ; 8.546      ;
; -8.427 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.796      ; 8.545      ;
; -8.420 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a37~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.556      ; 8.131      ;
; -8.414 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.820      ; 8.554      ;
; -8.398 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.819      ; 8.536      ;
; -8.386 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.818      ; 8.523      ;
; -8.385 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.252      ; 8.069      ;
; -8.382 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.798      ; 8.490      ;
; -8.381 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.634      ; 8.024      ;
; -8.380 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a45~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.278      ; 8.090      ;
; -8.379 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.634      ; 8.022      ;
; -8.377 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a1~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.578      ; 8.110      ;
; -8.373 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.760      ; 8.242      ;
; -8.371 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.760      ; 8.240      ;
; -8.369 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.251      ; 8.052      ;
; -8.366 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.818      ; 8.503      ;
; -8.365 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.798      ; 8.472      ;
; -8.363 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.649      ; 8.021      ;
; -8.358 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.798      ; 8.466      ;
; -8.355 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.775      ; 8.239      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -6.174 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.890      ; 8.555      ;
; -6.149 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.861      ; 8.501      ;
; -6.027 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.861      ; 8.379      ;
; -5.970 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.188      ; 8.649      ;
; -5.966 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.188      ; 8.645      ;
; -5.954 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.861      ; 8.306      ;
; -5.921 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.861      ; 8.273      ;
; -5.892 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.890      ; 8.273      ;
; -5.867 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.891      ; 8.249      ;
; -5.867 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.891      ; 8.249      ;
; -5.866 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.891      ; 8.248      ;
; -5.863 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.891      ; 8.245      ;
; -5.849 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.218      ; 8.558      ;
; -5.836 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.861      ; 8.188      ;
; -5.805 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.890      ; 8.186      ;
; -5.713 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.890      ; 8.094      ;
; -5.596 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.891      ; 7.978      ;
; -5.592 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.891      ; 7.974      ;
; -5.524 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.853      ; 7.868      ;
; -5.471 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.217      ; 8.179      ;
; -5.447 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.861      ; 7.799      ;
; -5.447 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.861      ; 7.799      ;
; -5.417 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.218      ; 8.126      ;
; -5.413 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.218      ; 8.122      ;
; -5.384 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.218      ; 8.093      ;
; -5.374 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.891      ; 7.756      ;
; -5.342 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.180      ; 8.013      ;
; -5.324 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.188      ; 8.003      ;
; -5.265 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.188      ; 7.944      ;
; -5.265 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.188      ; 7.944      ;
; -5.265 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.188      ; 7.944      ;
; -5.265 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.188      ; 7.944      ;
; -5.209 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.217      ; 7.917      ;
; -5.167 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.217      ; 7.875      ;
; -5.108 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.217      ; 7.816      ;
; -4.982 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.218      ; 7.691      ;
; -4.924 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.861      ; 7.276      ;
; -4.908 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.860      ; 7.259      ;
; -4.863 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.218      ; 7.572      ;
; -4.863 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.218      ; 7.572      ;
; -4.824 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.188      ; 7.503      ;
; -4.778 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.893      ; 7.162      ;
; -4.749 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.861      ; 7.101      ;
; -4.745 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.188      ; 7.424      ;
; -4.726 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.187      ; 7.404      ;
; -4.692 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.732      ; 7.462      ;
; -4.596 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.220      ; 7.307      ;
; -4.510 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.059      ; 7.607      ;
; -4.471 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.388     ; 5.084      ;
; -4.420 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.388     ; 5.033      ;
; -4.408 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.388     ; 5.021      ;
; -4.351 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.413      ; 6.755      ;
; -4.350 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.413      ; 6.754      ;
; -4.350 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.413      ; 6.754      ;
; -4.297 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.240      ; 5.585      ;
; -4.198 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.740      ; 6.929      ;
; -4.197 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.740      ; 6.928      ;
; -4.197 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.740      ; 6.928      ;
; -4.163 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.388     ; 4.776      ;
; -4.160 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.082      ;
; -4.159 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.081      ;
; -4.159 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.081      ;
; -4.136 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.388     ; 4.749      ;
; -4.130 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.388     ; 4.743      ;
; -4.117 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.388     ; 4.730      ;
; -4.115 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.388     ; 4.728      ;
; -3.920 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.418      ; 6.329      ;
; -3.920 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.418      ; 6.329      ;
; -3.920 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.418      ; 6.329      ;
; -3.920 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.418      ; 6.329      ;
; -3.920 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.418      ; 6.329      ;
; -3.920 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.418      ; 6.329      ;
; -3.920 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.418      ; 6.329      ;
; -3.920 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.418      ; 6.329      ;
; -3.823 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.418      ; 6.232      ;
; -3.821 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.418      ; 6.230      ;
; -3.818 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.418      ; 6.227      ;
; -3.818 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.418      ; 6.227      ;
; -3.767 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.235      ; 5.050      ;
; -3.738 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.745      ; 6.474      ;
; -3.738 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.745      ; 6.474      ;
; -3.738 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.745      ; 6.474      ;
; -3.738 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.745      ; 6.474      ;
; -3.738 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.745      ; 6.474      ;
; -3.738 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.745      ; 6.474      ;
; -3.738 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.745      ; 6.474      ;
; -3.738 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.745      ; 6.474      ;
; -3.641 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.745      ; 6.377      ;
; -3.639 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.745      ; 6.375      ;
; -3.636 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.745      ; 6.372      ;
; -3.636 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.745      ; 6.372      ;
; -3.598 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.084     ; 4.515      ;
; -3.597 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.084     ; 4.514      ;
; -3.597 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.084     ; 4.514      ;
; -3.553 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.074     ; 4.480      ;
; -3.549 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.074     ; 4.476      ;
; -3.548 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.074     ; 4.475      ;
; -3.545 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.074     ; 4.472      ;
; -3.389 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.311      ;
; -3.377 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.299      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.410 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.333      ;
; -0.353 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.079     ; 1.275      ;
; -0.311 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.234      ;
; -0.171 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.094      ;
; -0.163 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.087      ;
; -0.156 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.079      ;
; -0.154 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.077      ;
; -0.153 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.076      ;
; -0.132 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.055      ;
; -0.087 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.485      ; 1.063      ;
; 0.003  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.920      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.057 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.120      ; 1.919      ;
; 0.114 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.149      ; 2.005      ;
; 0.145 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.150      ; 2.037      ;
; 0.315 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.148      ; 2.205      ;
; 0.356 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.105      ; 2.203      ;
; 0.377 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.635      ; 2.754      ;
; 0.396 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.596      ; 2.734      ;
; 0.453 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.590      ; 2.785      ;
; 0.455 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.530 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.140      ; 2.412      ;
; 0.533 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.109      ; 2.384      ;
; 0.575 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.591      ; 2.908      ;
; 0.610 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.596      ; 2.948      ;
; 0.613 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.591      ; 2.946      ;
; 0.636 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.596      ; 2.974      ;
; 0.648 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.181      ; 2.571      ;
; 0.660 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.589      ; 2.991      ;
; 0.672 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.181      ; 2.595      ;
; 0.673 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.181      ; 2.596      ;
; 0.686 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.148      ; 3.076      ;
; 0.698 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.161      ; 3.101      ;
; 0.698 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.161      ; 3.101      ;
; 0.698 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.161      ; 3.101      ;
; 0.698 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.161      ; 3.101      ;
; 0.698 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.161      ; 3.101      ;
; 0.698 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.161      ; 3.101      ;
; 0.698 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.161      ; 3.101      ;
; 0.698 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.161      ; 3.101      ;
; 0.712 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.589      ; 3.043      ;
; 0.739 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.158      ; 2.639      ;
; 0.749 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.148      ; 3.139      ;
; 0.761 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.136      ; 2.639      ;
; 0.767 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.148      ; 3.157      ;
; 0.770 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.107      ; 2.619      ;
; 0.774 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.148      ; 3.164      ;
; 0.781 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.138      ; 2.661      ;
; 0.784 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.148      ; 3.174      ;
; 0.791 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.105      ; 2.638      ;
; 0.796 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.610      ; 3.148      ;
; 0.813 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.596      ; 3.151      ;
; 0.816 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.107      ;
; 0.817 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.108      ;
; 0.817 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.108      ;
; 0.818 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.109      ;
; 0.819 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.110      ;
; 0.819 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.110      ;
; 0.820 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.148      ; 3.210      ;
; 0.822 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.113      ;
; 0.822 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.113      ;
; 0.849 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.107      ; 2.698      ;
; 0.879 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.281      ;
; 0.880 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.282      ;
; 0.884 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.286      ;
; 0.890 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.137      ; 2.769      ;
; 0.908 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.310      ;
; 0.918 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.179      ; 2.839      ;
; 0.941 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.148      ; 3.331      ;
; 0.948 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.350      ;
; 0.948 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.100      ; 2.790      ;
; 0.949 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.351      ;
; 0.953 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.355      ;
; 0.956 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.596      ; 3.294      ;
; 0.966 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.148      ; 3.356      ;
; 0.968 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.159      ; 3.369      ;
; 0.972 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.628      ; 3.342      ;
; 0.977 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.379      ;
; 0.977 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.628      ; 3.347      ;
; 0.977 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.589      ; 3.308      ;
; 0.990 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.107      ; 2.839      ;
; 0.995 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.393      ; 1.642      ;
; 0.999 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.401      ;
; 1.015 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.179      ; 2.936      ;
; 1.017 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.179      ; 2.938      ;
; 1.023 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.425      ;
; 1.045 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.148      ; 2.935      ;
; 1.051 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.453      ;
; 1.056 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.137      ; 2.935      ;
; 1.056 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.621      ; 3.419      ;
; 1.067 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.141      ; 2.950      ;
; 1.101 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.181      ; 3.024      ;
; 1.108 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.510      ;
; 1.109 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.511      ;
; 1.113 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.515      ;
; 1.120 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.522      ;
; 1.122 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.181      ; 3.045      ;
; 1.137 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.160      ; 3.539      ;
; 1.137 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.393      ; 1.784      ;
; 1.137 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.627      ; 3.506      ;
; 1.138 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.627      ; 3.507      ;
; 1.154 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.591      ; 3.487      ;
; 1.169 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.622      ; 3.533      ;
; 1.169 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.150      ; 3.061      ;
; 1.177 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.579      ; 3.498      ;
; 1.178 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.622      ; 3.542      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.431 ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 0.746      ;
; 0.433 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                        ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                  ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                                                                                  ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                       ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopWR                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopWR                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                           ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                           ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                            ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 1.163      ;
; 0.450 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 1.177      ;
; 0.452 ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                        ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|hActive                                                                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|vActive                                                                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[1]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[1]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[2]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[2]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[9]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[9]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[4]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[4]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[5]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[5]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[8]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[8]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[7]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[7]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[6]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[6]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[3]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[3]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[11]                                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[11]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                         ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                            ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                            ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.508 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.753      ; 1.003      ;
; 0.535 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.825      ;
; 0.660 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.950      ;
; 0.705 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.995      ;
; 0.712 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.002      ;
; 0.724 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.014      ;
; 0.729 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.019      ;
; 0.735 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.079      ; 1.026      ;
; 0.855 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.145      ;
; 0.933 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.222      ;
; 0.994 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.284      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.324 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.751      ; 1.605      ;
; 1.396 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.186      ; 2.112      ;
; 1.448 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.228      ; 2.206      ;
; 1.603 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.602      ; 1.735      ;
; 1.636 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.698      ; 1.864      ;
; 1.710 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.103      ; 2.343      ;
; 1.916 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.082      ; 2.528      ;
; 1.959 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.082      ; 2.571      ;
; 2.063 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.071      ; 2.664      ;
; 2.206 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 2.351      ;
; 2.287 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.212      ; 3.029      ;
; 2.300 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.170      ; 3.000      ;
; 2.378 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.616      ; 2.524      ;
; 2.516 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 2.661      ;
; 2.535 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.423      ; 2.488      ;
; 2.537 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.066      ; 3.133      ;
; 2.560 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.057      ; 3.147      ;
; 2.579 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.616      ; 2.725      ;
; 2.614 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.592      ; 2.736      ;
; 2.614 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 2.759      ;
; 2.615 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.593      ; 2.738      ;
; 2.631 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.068      ; 3.229      ;
; 2.631 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.069      ; 3.230      ;
; 2.636 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.616      ; 2.782      ;
; 2.638 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.069      ; 3.237      ;
; 2.745 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.423      ; 2.698      ;
; 2.804 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.555      ; 2.889      ;
; 2.868 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.087      ; 3.485      ;
; 2.881 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.897      ; 3.308      ;
; 2.906 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.175      ; 3.611      ;
; 2.921 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.057      ; 3.508      ;
; 2.922 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.055      ; 3.507      ;
; 2.923 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.056      ; 3.509      ;
; 2.932 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.617      ; 3.079      ;
; 2.941 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.700      ; 3.171      ;
; 2.955 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.594      ; 3.079      ;
; 2.959 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.174      ; 3.663      ;
; 2.977 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.897      ; 3.404      ;
; 3.024 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.070      ; 3.624      ;
; 3.053 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[3]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.031      ; 3.614      ;
; 3.054 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.174      ; 3.758      ;
; 3.062 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.088      ; 3.680      ;
; 3.063 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.886      ; 3.479      ;
; 3.066 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.161      ; 3.757      ;
; 3.068 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.216      ; 3.814      ;
; 3.068 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.899      ; 3.497      ;
; 3.094 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.605      ; 3.229      ;
; 3.095 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.606      ; 3.231      ;
; 3.118 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.899      ; 3.547      ;
; 3.123 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.897      ; 3.550      ;
; 3.135 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.216      ; 3.881      ;
; 3.139 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.070      ; 3.739      ;
; 3.148 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.217      ; 3.895      ;
; 3.156 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.216      ; 3.902      ;
; 3.168 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.203      ; 3.901      ;
; 3.184 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.174      ; 3.888      ;
; 3.196 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.068      ; 3.794      ;
; 3.196 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.069      ; 3.795      ;
; 3.197 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.895      ; 3.622      ;
; 3.204 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.576      ; 3.310      ;
; 3.207 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.070      ; 3.807      ;
; 3.231 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.900      ; 3.661      ;
; 3.235 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.899      ; 3.664      ;
; 3.237 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.554      ; 3.321      ;
; 3.241 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.088      ; 3.859      ;
; 3.244 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.091      ; 3.865      ;
; 3.246 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.087      ; 3.863      ;
; 3.254 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.431      ; 3.215      ;
; 3.276 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.064      ; 3.870      ;
; 3.276 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.087      ; 3.893      ;
; 3.277 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.065      ; 3.872      ;
; 3.331 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.018      ; 3.879      ;
; 3.362 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.070      ; 3.962      ;
; 3.365 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.069      ; 3.964      ;
; 3.383 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.575      ; 3.488      ;
; 3.388 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.092      ; 4.010      ;
; 3.389 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.161      ; 4.080      ;
; 3.396 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.553      ; 3.479      ;
; 3.405 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.552      ; 3.487      ;
; 3.407 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.895      ; 3.832      ;
; 3.408 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.515      ; 3.453      ;
; 3.418 ; ePDP8:iPDP8|eRK8E:iDISK|rkstMOT                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.911      ; 3.859      ;
; 3.435 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.607      ; 3.572      ;
; 3.453 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.070      ; 4.053      ;
; 3.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.069      ; 4.054      ;
; 3.466 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.027      ; 4.023      ;
; 3.467 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.383      ; 3.380      ;
; 3.497 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.381      ; 3.408      ;
; 3.505 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.031      ; 4.066      ;
; 3.511 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.563      ; 3.604      ;
; 3.538 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.071      ; 4.139      ;
; 3.549 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.899      ; 3.978      ;
; 3.560 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.056      ; 4.146      ;
; 3.560 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.057      ; 4.147      ;
; 3.573 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.899      ; 4.002      ;
; 3.575 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.899      ; 4.004      ;
; 3.587 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.886      ; 4.003      ;
; 3.615 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.079      ; 4.224      ;
; 3.617 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.092      ; 4.239      ;
; 3.617 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.066      ; 4.213      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                              ;
+--------+------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.335      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.335      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.336      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.335      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.335      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.335      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.335      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.335      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.335      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.336      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateDONE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.338      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.335      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdLEN               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[10]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.335      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopNOP        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.338      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[21]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.339      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.339      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.339      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[18]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.339      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[17]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.339      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[16]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.339      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[15]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.339      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[14]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.339      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.339      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.339      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.336      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.336      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[10]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.336      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.336      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.335      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.335      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.335      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[10]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.347      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.335      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateIDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.338      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateWaitRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.338      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.338      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekONLY ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.338      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.347      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.334      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.334      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.334      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.334      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.334      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.334      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.334      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[10]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.334      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.334      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.338      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[21]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.338      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.338      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.338      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[18]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.338      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[17]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.338      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[16]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.338      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[15]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.338      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[14]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.338      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[13]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.338      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.347      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.347      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.347      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.346      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.347      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.347      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.333      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.345      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.346      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.346      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[21]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.346      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[21]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.345      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[21]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.333      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[21]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.333      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.345      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.346      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.346      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.333      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.347      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.347      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.346      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.346      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.345      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.333      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.332      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.333      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.345      ;
; -3.416 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.333      ;
+--------+------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                     ;
+--------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -2.851 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.784      ; 2.744      ;
; -2.806 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.784      ; 2.699      ;
; -2.782 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.821      ; 2.912      ;
; -2.769 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.820      ; 2.911      ;
; -2.737 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.821      ; 2.867      ;
; -2.731 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.658      ; 2.398      ;
; -2.724 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.820      ; 2.866      ;
; -2.686 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.658      ; 2.353      ;
; -2.672 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.923      ; 2.737      ;
; -2.627 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.923      ; 2.692      ;
; -2.539 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.658      ; 2.629      ;
; -2.494 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.658      ; 2.584      ;
; -2.493 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.822      ; 2.625      ;
; -2.480 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.962      ; 2.597      ;
; -2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.822      ; 2.580      ;
; -2.435 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.962      ; 2.552      ;
; -2.318 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.655      ; 2.614      ;
; -2.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.655      ; 2.569      ;
; -1.891 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.842      ; 2.050      ;
; -1.846 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.842      ; 2.005      ;
; -1.678 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.842      ; 1.839      ;
; -1.677 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.843      ; 1.840      ;
; -1.621 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.842      ; 1.782      ;
; -1.620 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.843      ; 1.783      ;
+--------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                          ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.544 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.813      ; 3.348      ;
; -0.544 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.813      ; 3.348      ;
; -0.544 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.813      ; 3.348      ;
; -0.538 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.818      ; 3.347      ;
; -0.538 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.818      ; 3.347      ;
; -0.538 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.818      ; 3.347      ;
; -0.538 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.818      ; 3.347      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.713 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.161      ; 3.116      ;
; 0.713 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.161      ; 3.116      ;
; 0.713 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.161      ; 3.116      ;
; 0.713 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.161      ; 3.116      ;
; 0.723 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.156      ; 3.121      ;
; 0.723 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.156      ; 3.121      ;
; 0.723 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.156      ; 3.121      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                     ;
+-------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.966 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.101      ; 1.597      ;
; 0.966 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.102      ; 1.598      ;
; 1.044 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.101      ; 1.675      ;
; 1.044 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.102      ; 1.676      ;
; 1.127 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.101      ; 1.758      ;
; 1.221 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.101      ; 1.852      ;
; 1.512 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.226      ; 2.268      ;
; 1.606 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.226      ; 2.362      ;
; 1.651 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.184      ; 2.365      ;
; 1.667 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.909      ; 2.106      ;
; 1.684 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.080      ; 2.294      ;
; 1.745 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.184      ; 2.459      ;
; 1.761 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.909      ; 2.200      ;
; 1.771 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.041      ; 2.342      ;
; 1.778 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.080      ; 2.388      ;
; 1.809 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.909      ; 2.248      ;
; 1.831 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.907      ; 2.268      ;
; 1.857 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.079      ; 2.466      ;
; 1.858 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.078      ; 2.466      ;
; 1.865 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.041      ; 2.436      ;
; 1.903 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.909      ; 2.342      ;
; 1.925 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.907      ; 2.362      ;
; 1.951 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.079      ; 2.560      ;
; 1.952 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.078      ; 2.560      ;
+-------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                ;
+-------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.453      ;
; 1.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.453      ;
; 1.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.453      ;
; 1.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.453      ;
; 1.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.453      ;
; 1.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.453      ;
; 1.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.453      ;
; 1.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.453      ;
; 1.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.453      ;
; 1.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.453      ;
; 1.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.671      ;
; 1.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.671      ;
; 1.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.671      ;
; 1.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.671      ;
; 1.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.671      ;
; 1.419 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.712      ;
; 1.419 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.712      ;
; 1.419 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.712      ;
; 1.419 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.712      ;
; 1.419 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.712      ;
; 1.419 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.712      ;
; 1.419 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.712      ;
; 1.419 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.712      ;
; 1.594 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.888      ;
; 1.594 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.888      ;
; 1.594 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.888      ;
; 1.594 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.888      ;
; 1.594 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.888      ;
; 1.594 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.888      ;
; 1.594 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.888      ;
; 1.651 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.944      ;
; 1.651 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.944      ;
; 1.651 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.944      ;
; 2.480 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 3.255      ;
; 2.482 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 3.261      ;
; 2.482 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opCLR          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 3.261      ;
; 2.482 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eRK8E:iDISK|bitopFNR.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 3.261      ;
; 2.698 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.666      ; 3.576      ;
; 2.698 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateReset               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.666      ; 3.576      ;
; 2.698 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateContinue            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.666      ; 3.576      ;
; 2.704 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateLALA                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.650      ; 3.566      ;
; 2.704 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEindReadData      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.650      ; 3.566      ;
; 2.704 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.565      ;
; 2.704 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.565      ;
; 2.704 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.565      ;
; 2.704 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.565      ;
; 2.704 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.565      ;
; 2.704 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.565      ;
; 2.704 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.565      ;
; 2.704 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.565      ;
; 2.704 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.565      ;
; 2.704 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.565      ;
; 2.704 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.565      ;
; 2.704 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.565      ;
; 2.706 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.642      ; 3.560      ;
; 2.706 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MQ[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.642      ; 3.560      ;
; 2.706 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.SC[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.642      ; 3.560      ;
; 2.706 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.642      ; 3.560      ;
; 2.706 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.642      ; 3.560      ;
; 2.706 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.642      ; 3.560      ;
; 2.706 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.642      ; 3.560      ;
; 2.706 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.642      ; 3.560      ;
; 2.706 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.642      ; 3.560      ;
; 2.706 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.642      ; 3.560      ;
; 2.718 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.630      ; 3.560      ;
; 2.718 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.630      ; 3.560      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.622      ; 3.564      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.622      ; 3.564      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.622      ; 3.564      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.622      ; 3.564      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.622      ; 3.564      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.622      ; 3.564      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.622      ; 3.564      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.622      ; 3.564      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.622      ; 3.564      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[22]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.622      ; 3.564      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[23]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.622      ; 3.564      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.622      ; 3.564      ;
; 2.739 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.590      ; 3.541      ;
; 2.739 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.590      ; 3.541      ;
; 2.739 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eHLTTRP:iHLTTRP|hlttrpREG      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.623      ; 3.574      ;
; 2.739 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.621      ; 3.572      ;
; 2.739 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.621      ; 3.572      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.620      ; 3.572      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.589      ; 3.541      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.589      ; 3.541      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.590      ; 3.542      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[11]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.621      ; 3.573      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[11]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.621      ; 3.573      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[10]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.621      ; 3.573      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[10]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.621      ; 3.573      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.620      ; 3.572      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.620      ; 3.572      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.ST[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.620      ; 3.572      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.620      ; 3.572      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.620      ; 3.572      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.620      ; 3.572      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.620      ; 3.572      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.620      ; 3.572      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.620      ; 3.572      ;
+-------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                                        ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                               ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 70.12 MHz  ; 70.12 MHz       ; CLOCK_50                                                                                                                                 ;                                                ;
; 157.68 MHz ; 157.68 MHz      ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 761.04 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                                    ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                                                                                 ; -13.262 ; -9286.298     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -8.668  ; -99.294       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -5.745  ; -183.447      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.314  ; -1.342        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0.065 ; 0.000         ;
; CLOCK_50                                                                                                                                 ; 0.374 ; 0.000         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.502 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 1.329 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                    ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; -3.012 ; -2469.593     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; -2.798 ; -28.356       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.416 ; -2.896        ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                    ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.519 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 1.007 ; 0.000         ;
; CLOCK_50                                                        ; 1.059 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -4.000 ; -2823.584     ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -65.573       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.213  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.262 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 14.562     ;
; -13.247 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 14.547     ;
; -13.200 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 14.500     ;
; -12.963 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 14.266     ;
; -12.948 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 14.251     ;
; -12.901 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 14.204     ;
; -12.868 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 14.185     ;
; -12.778 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 14.095     ;
; -12.751 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 14.068     ;
; -12.653 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.970     ;
; -12.569 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.889     ;
; -12.544 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.186     ; 13.397     ;
; -12.504 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 13.813     ;
; -12.485 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.805     ;
; -12.479 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.799     ;
; -12.452 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.772     ;
; -12.445 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.765     ;
; -12.419 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 13.728     ;
; -12.415 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.263      ; 13.717     ;
; -12.354 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.674     ;
; -12.348 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 13.661     ;
; -12.337 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.263      ; 13.639     ;
; -12.292 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.609     ;
; -12.283 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.600     ;
; -12.252 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.192     ; 13.099     ;
; -12.252 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.569     ;
; -12.245 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.183     ; 13.101     ;
; -12.239 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.559     ;
; -12.222 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.260      ; 13.521     ;
; -12.205 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.273      ; 13.517     ;
; -12.189 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.263      ; 13.491     ;
; -12.184 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.504     ;
; -12.174 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.494     ;
; -12.161 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.478     ;
; -12.144 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.260      ; 13.443     ;
; -12.120 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.273      ; 13.432     ;
; -12.120 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.986     ;
; -12.119 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.436     ;
; -12.110 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.976     ;
; -12.109 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.429     ;
; -12.057 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.923     ;
; -12.049 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 13.365     ;
; -12.046 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.363     ;
; -12.005 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.871     ;
; -11.996 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.260      ; 13.295     ;
; -11.994 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.860     ;
; -11.991 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.308     ;
; -11.984 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.304     ;
; -11.984 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.850     ;
; -11.981 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.298     ;
; -11.956 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 12.825     ;
; -11.955 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.821     ;
; -11.953 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.189     ; 12.803     ;
; -11.945 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.811     ;
; -11.931 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.797     ;
; -11.916 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.233     ;
; -11.892 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.758     ;
; -11.883 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 12.752     ;
; -11.879 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.745     ;
; -11.874 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 12.439     ;
; -11.868 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.734     ;
; -11.862 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.182     ;
; -11.858 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.724     ;
; -11.842 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.172     ; 12.672     ;
; -11.840 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.706     ;
; -11.834 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.154     ;
; -11.832 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.178     ; 12.656     ;
; -11.829 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.178     ; 12.653     ;
; -11.829 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.695     ;
; -11.820 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.140     ;
; -11.819 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.685     ;
; -11.809 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.559     ; 12.252     ;
; -11.805 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.671     ;
; -11.797 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.438     ; 12.361     ;
; -11.788 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.178     ; 12.612     ;
; -11.788 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a46~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.430     ; 12.360     ;
; -11.781 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 12.781     ;
; -11.766 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 12.331     ;
; -11.766 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.632     ;
; -11.763 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.173     ; 12.629     ;
; -11.758 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[7]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.521     ; 12.239     ;
; -11.753 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.619     ;
; -11.752 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.178     ; 12.576     ;
; -11.748 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.559     ; 12.191     ;
; -11.742 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 12.783     ;
; -11.742 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[6]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.608     ;
; -11.738 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.559     ; 12.181     ;
; -11.732 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[6]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.598     ;
; -11.728 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.433     ; 12.297     ;
; -11.726 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.417     ; 12.311     ;
; -11.714 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.580     ;
; -11.713 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.443     ; 12.272     ;
; -11.711 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 12.615     ;
; -11.707 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.172     ; 12.537     ;
; -11.703 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.569     ;
; -11.693 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.559     ;
; -11.690 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.173     ; 12.556     ;
; -11.679 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[6]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.136     ; 12.545     ;
; -11.673 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.436     ; 12.239     ;
; -11.664 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                                                                                         ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 12.552     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -8.668 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.163      ; 7.906      ;
; -8.639 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.283      ; 8.107      ;
; -8.607 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a47~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.187      ; 7.869      ;
; -8.591 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.162      ; 7.828      ;
; -8.562 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.282      ; 8.029      ;
; -8.560 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.163      ; 7.798      ;
; -8.543 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a11~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.182      ; 7.800      ;
; -8.531 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.283      ; 7.999      ;
; -8.526 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.314      ; 8.244      ;
; -8.505 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a14~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.335      ; 8.254      ;
; -8.467 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.164      ; 7.706      ;
; -8.449 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.313      ; 8.166      ;
; -8.443 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.501      ; 8.019      ;
; -8.438 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.284      ; 7.907      ;
; -8.418 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.314      ; 8.136      ;
; -8.414 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.621      ; 8.220      ;
; -8.407 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.501      ; 7.983      ;
; -8.386 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a35~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.170      ; 7.631      ;
; -8.378 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.621      ; 8.184      ;
; -8.375 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a8~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.305      ; 7.865      ;
; -8.347 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a27~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.318      ; 8.078      ;
; -8.325 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.315      ; 8.044      ;
; -8.312 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a20~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.299      ; 7.796      ;
; -8.301 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.357      ;
; -8.295 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.502      ; 7.872      ;
; -8.294 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.403      ; 7.950      ;
; -8.291 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a15~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.339      ; 8.043      ;
; -8.287 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a2~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.337      ; 8.038      ;
; -8.279 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a23~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.167      ; 7.521      ;
; -8.273 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.330      ; 8.016      ;
; -8.266 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.622      ; 8.073      ;
; -8.265 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.321      ;
; -8.253 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a39~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.318      ; 7.984      ;
; -8.228 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a36~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.327      ; 7.959      ;
; -8.222 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.668      ; 8.303      ;
; -8.214 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.331      ; 7.959      ;
; -8.204 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.501      ; 7.780      ;
; -8.201 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.668      ; 8.282      ;
; -8.199 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.315      ; 7.915      ;
; -8.196 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.329      ; 7.938      ;
; -8.189 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.314      ; 7.915      ;
; -8.177 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a46~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.183      ; 8.063      ;
; -8.175 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.621      ; 7.981      ;
; -8.167 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a26~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.320      ; 7.901      ;
; -8.165 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.330      ; 7.908      ;
; -8.153 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.653      ; 8.210      ;
; -8.139 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a32~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.284      ; 7.608      ;
; -8.138 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a3~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.332      ; 7.883      ;
; -8.137 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.330      ; 7.881      ;
; -8.128 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a43~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.405      ; 7.786      ;
; -8.127 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a24~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.309      ; 7.840      ;
; -8.124 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.501      ; 7.700      ;
; -8.122 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.314      ; 7.837      ;
; -8.119 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.501      ; 7.695      ;
; -8.112 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.313      ; 7.837      ;
; -8.106 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.331      ; 7.851      ;
; -8.095 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.621      ; 7.901      ;
; -8.091 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.315      ; 7.807      ;
; -8.090 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.621      ; 7.896      ;
; -8.081 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.314      ; 7.807      ;
; -8.080 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a12~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.329      ; 7.813      ;
; -8.073 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a44~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.293      ; 7.551      ;
; -8.072 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.331      ; 7.816      ;
; -8.062 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.118      ;
; -8.048 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a19~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.412      ; 7.713      ;
; -8.035 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.669      ; 8.117      ;
; -8.030 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.669      ; 8.113      ;
; -8.026 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a5~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.340      ; 7.778      ;
; -8.013 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.332      ; 7.759      ;
; -8.010 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.501      ; 7.586      ;
; -8.009 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.669      ; 8.092      ;
; -8.006 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.501      ; 7.582      ;
; -7.998 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.501      ; 7.574      ;
; -7.998 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.316      ; 7.715      ;
; -7.997 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a38~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.309      ; 7.720      ;
; -7.989 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a41~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.338      ; 7.739      ;
; -7.988 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.315      ; 7.715      ;
; -7.982 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.038      ;
; -7.981 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.621      ; 7.787      ;
; -7.980 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a33~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.177      ; 7.674      ;
; -7.977 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.621      ; 7.783      ;
; -7.977 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.033      ;
; -7.974 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.653      ; 8.028      ;
; -7.969 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.621      ; 7.775      ;
; -7.964 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.028      ;
; -7.963 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a42~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.319      ; 7.683      ;
; -7.962 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.668      ; 8.043      ;
; -7.962 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a30~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.325      ; 7.688      ;
; -7.940 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.164      ; 7.621      ;
; -7.938 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.653      ; 7.992      ;
; -7.934 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.668      ; 8.015      ;
; -7.928 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 7.992      ;
; -7.925 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.512      ; 7.512      ;
; -7.916 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a25~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.438      ; 7.619      ;
; -7.912 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a37~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.438      ; 7.615      ;
; -7.896 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.632      ; 7.713      ;
; -7.882 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.668      ; 7.963      ;
; -7.869 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.512      ; 7.456      ;
; -7.868 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 7.924      ;
; -7.864 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 7.920      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -5.745 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.793      ; 8.030      ;
; -5.688 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.761      ; 7.941      ;
; -5.593 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.761      ; 7.846      ;
; -5.509 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.022      ; 8.023      ;
; -5.498 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.761      ; 7.751      ;
; -5.471 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.761      ; 7.724      ;
; -5.455 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.793      ; 7.740      ;
; -5.449 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.022      ; 7.963      ;
; -5.441 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.792      ; 7.725      ;
; -5.429 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.793      ; 7.714      ;
; -5.429 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.793      ; 7.714      ;
; -5.425 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.795      ; 7.712      ;
; -5.401 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.761      ; 7.654      ;
; -5.362 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.793      ; 7.647      ;
; -5.328 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.056      ; 7.876      ;
; -5.284 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.792      ; 7.568      ;
; -5.162 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.795      ; 7.449      ;
; -5.158 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.795      ; 7.445      ;
; -5.114 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.754      ; 7.360      ;
; -5.050 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.761      ; 7.303      ;
; -5.050 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.761      ; 7.303      ;
; -5.019 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.054      ; 7.565      ;
; -4.991 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.015      ; 7.498      ;
; -4.983 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.056      ; 7.531      ;
; -4.979 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.056      ; 7.527      ;
; -4.953 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.795      ; 7.240      ;
; -4.927 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.022      ; 7.441      ;
; -4.927 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.022      ; 7.441      ;
; -4.927 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.022      ; 7.441      ;
; -4.927 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.022      ; 7.441      ;
; -4.927 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.022      ; 7.441      ;
; -4.903 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.056      ; 7.451      ;
; -4.776 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.053      ; 7.321      ;
; -4.776 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.053      ; 7.321      ;
; -4.764 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.054      ; 7.310      ;
; -4.561 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.054      ; 7.107      ;
; -4.528 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.760      ; 6.780      ;
; -4.515 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.764      ; 6.771      ;
; -4.420 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.797      ; 6.709      ;
; -4.407 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.025      ; 6.924      ;
; -4.405 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.021      ; 6.918      ;
; -4.397 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.054      ; 6.943      ;
; -4.397 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.054      ; 6.943      ;
; -4.353 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.764      ; 6.609      ;
; -4.336 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.025      ; 6.853      ;
; -4.297 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.058      ; 6.847      ;
; -4.224 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.673      ; 6.926      ;
; -4.101 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.934      ; 7.064      ;
; -4.021 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.341     ; 4.682      ;
; -3.994 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.211      ; 5.244      ;
; -3.965 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.341     ; 4.626      ;
; -3.959 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.341     ; 4.620      ;
; -3.925 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.855      ;
; -3.925 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.855      ;
; -3.925 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.855      ;
; -3.840 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.390      ; 6.222      ;
; -3.840 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.390      ; 6.222      ;
; -3.840 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.390      ; 6.222      ;
; -3.783 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.651      ; 6.426      ;
; -3.783 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.651      ; 6.426      ;
; -3.783 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.651      ; 6.426      ;
; -3.739 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.341     ; 4.400      ;
; -3.711 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.341     ; 4.372      ;
; -3.704 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.341     ; 4.365      ;
; -3.696 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.341     ; 4.357      ;
; -3.692 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.341     ; 4.353      ;
; -3.466 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.395      ; 5.853      ;
; -3.466 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.395      ; 5.853      ;
; -3.466 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.395      ; 5.853      ;
; -3.466 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.395      ; 5.853      ;
; -3.466 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.395      ; 5.853      ;
; -3.466 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.395      ; 5.853      ;
; -3.466 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.395      ; 5.853      ;
; -3.466 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.395      ; 5.853      ;
; -3.443 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.206      ; 4.688      ;
; -3.374 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.299      ;
; -3.374 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.299      ;
; -3.374 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.299      ;
; -3.371 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.395      ; 5.758      ;
; -3.370 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.395      ; 5.757      ;
; -3.367 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.395      ; 5.754      ;
; -3.366 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.395      ; 5.753      ;
; -3.343 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.656      ; 5.991      ;
; -3.343 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.656      ; 5.991      ;
; -3.343 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.656      ; 5.991      ;
; -3.343 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.656      ; 5.991      ;
; -3.343 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.656      ; 5.991      ;
; -3.343 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.656      ; 5.991      ;
; -3.343 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.656      ; 5.991      ;
; -3.343 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.656      ; 5.991      ;
; -3.329 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.067     ; 4.264      ;
; -3.325 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.067     ; 4.260      ;
; -3.324 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.067     ; 4.259      ;
; -3.314 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.067     ; 4.249      ;
; -3.248 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.656      ; 5.896      ;
; -3.247 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.656      ; 5.895      ;
; -3.244 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.656      ; 5.892      ;
; -3.243 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.656      ; 5.891      ;
; -3.156 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.086      ;
; -3.133 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.063      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.314 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.248      ;
; -0.244 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 1.177      ;
; -0.202 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.136      ;
; -0.138 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.371      ; 1.001      ;
; -0.087 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.022      ;
; -0.082 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.016      ;
; -0.081 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.015      ;
; -0.078 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.012      ;
; -0.059 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.993      ;
; -0.057 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.991      ;
; 0.106  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.828      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.065 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.004      ; 1.794      ;
; 0.081 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.970      ; 1.776      ;
; 0.095 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.001      ; 1.821      ;
; 0.255 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.001      ; 1.981      ;
; 0.296 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.958      ; 1.979      ;
; 0.306 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.419      ; 2.450      ;
; 0.350 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.455      ; 2.530      ;
; 0.365 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.410      ; 2.500      ;
; 0.402 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.442 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.994      ; 2.161      ;
; 0.447 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.963      ; 2.135      ;
; 0.471 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.410      ; 2.606      ;
; 0.484 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.044      ; 2.753      ;
; 0.495 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.416      ; 2.636      ;
; 0.514 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.416      ; 2.655      ;
; 0.524 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.055      ; 2.804      ;
; 0.524 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.055      ; 2.804      ;
; 0.524 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.055      ; 2.804      ;
; 0.524 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.055      ; 2.804      ;
; 0.524 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.055      ; 2.804      ;
; 0.524 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.055      ; 2.804      ;
; 0.524 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.055      ; 2.804      ;
; 0.524 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.055      ; 2.804      ;
; 0.537 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.037      ; 2.299      ;
; 0.539 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.044      ; 2.808      ;
; 0.542 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.413      ; 2.680      ;
; 0.544 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.411      ; 2.680      ;
; 0.557 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.035      ; 2.317      ;
; 0.557 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.035      ; 2.317      ;
; 0.559 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.044      ; 2.828      ;
; 0.576 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.044      ; 2.845      ;
; 0.579 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.044      ; 2.848      ;
; 0.590 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.411      ; 2.726      ;
; 0.623 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.044      ; 2.892      ;
; 0.627 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.014      ; 2.366      ;
; 0.642 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 2.921      ;
; 0.643 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 2.922      ;
; 0.647 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 2.926      ;
; 0.662 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.427      ; 2.814      ;
; 0.663 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.988      ; 2.376      ;
; 0.666 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.954      ; 2.345      ;
; 0.667 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.988      ; 2.380      ;
; 0.672 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 2.951      ;
; 0.678 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.416      ; 2.819      ;
; 0.700 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 2.979      ;
; 0.700 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.955      ; 2.380      ;
; 0.701 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 2.980      ;
; 0.705 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 2.984      ;
; 0.708 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.044      ; 2.977      ;
; 0.730 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 3.009      ;
; 0.744 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 3.023      ;
; 0.747 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.044      ; 3.016      ;
; 0.753 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.954      ; 2.432      ;
; 0.768 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.991      ; 2.484      ;
; 0.773 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 1.040      ;
; 0.775 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 1.042      ;
; 0.775 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 1.042      ;
; 0.776 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 1.043      ;
; 0.776 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 1.043      ;
; 0.777 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 1.044      ;
; 0.780 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 1.047      ;
; 0.780 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 1.047      ;
; 0.787 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 3.066      ;
; 0.805 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 3.084      ;
; 0.808 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.416      ; 2.949      ;
; 0.810 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.034      ; 2.569      ;
; 0.813 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.452      ; 2.990      ;
; 0.816 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 3.095      ;
; 0.818 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.452      ; 2.995      ;
; 0.823 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.953      ; 2.501      ;
; 0.831 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.409      ; 2.965      ;
; 0.860 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 3.139      ;
; 0.861 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 3.140      ;
; 0.865 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 3.144      ;
; 0.868 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.035      ; 2.628      ;
; 0.874 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 3.153      ;
; 0.879 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.954      ; 2.558      ;
; 0.888 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.034      ; 2.647      ;
; 0.890 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 3.169      ;
; 0.909 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.988      ; 2.622      ;
; 0.919 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.996      ; 2.640      ;
; 0.920 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.443      ; 3.088      ;
; 0.921 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.001      ; 2.647      ;
; 0.924 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.346      ; 1.500      ;
; 0.946 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.035      ; 2.706      ;
; 0.957 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.450      ; 3.132      ;
; 0.957 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.450      ; 3.132      ;
; 0.971 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.037      ; 2.733      ;
; 0.980 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.054      ; 3.259      ;
; 0.995 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.414      ; 3.134      ;
; 1.000 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.450      ; 3.175      ;
; 1.003 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.444      ; 3.172      ;
; 1.008 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.414      ; 3.147      ;
; 1.019 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.401      ; 3.145      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; 0.374 ; ePDP8:iPDP8|eCPU:iCPU|MD[0]                                   ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                        ; ePDP8:iPDP8|eCPU:iCPU|rdb ; CLOCK_50    ; -0.500       ; -0.029     ; 0.070      ;
; 0.382 ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                      ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                           ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                       ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                           ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                        ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                        ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                           ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                               ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                               ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                    ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR     ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopWR             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopWR             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                        ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                        ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]           ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]           ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]           ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]           ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]           ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]           ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]           ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]           ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]           ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]           ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]           ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]           ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.386 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]              ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG               ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                         ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                           ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                           ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param1[0]       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param1[0]       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[0]       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[0]       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]            ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]            ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]            ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]            ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]            ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]            ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxdFiltered              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxdFiltered              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                      ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                  ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                        ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                       ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                       ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG              ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG              ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG              ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG              ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|pixelCount[1]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|pixelCount[1]   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|hActive         ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|hActive         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|vActive         ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|vActive         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3] ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[0] ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[1] ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2] ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD09             ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD09             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD04             ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD04             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                              ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|rkcm[5]                               ; ePDP8:iPDP8|eRK8E:iDISK|rkcm[5]                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|rkcm[11]                              ; ePDP8:iPDP8|eRK8E:iDISK|rkcm[11]                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|rkcm[4]                               ; ePDP8:iPDP8|eRK8E:iDISK|rkcm[4]                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                               ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.502 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.765      ;
; 0.565 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.607      ; 0.897      ;
; 0.620 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.883      ;
; 0.630 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.893      ;
; 0.636 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.899      ;
; 0.647 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.910      ;
; 0.649 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.912      ;
; 0.657 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 0.921      ;
; 0.786 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 1.049      ;
; 0.862 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 1.124      ;
; 0.911 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 1.174      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.329 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.590      ; 1.449      ;
; 1.367 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.994      ; 1.891      ;
; 1.421 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.034      ; 1.985      ;
; 1.579 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.456      ; 1.565      ;
; 1.607 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.534      ; 1.671      ;
; 1.652 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.922      ; 2.104      ;
; 1.840 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.907      ; 2.277      ;
; 1.872 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.907      ; 2.309      ;
; 1.987 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.892      ; 2.409      ;
; 2.105 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.462      ; 2.097      ;
; 2.165 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.018      ; 2.713      ;
; 2.176 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.978      ; 2.684      ;
; 2.267 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.463      ; 2.260      ;
; 2.383 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.462      ; 2.375      ;
; 2.387 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.889      ; 2.806      ;
; 2.413 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.289      ; 2.232      ;
; 2.420 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.882      ; 2.832      ;
; 2.447 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.463      ; 2.440      ;
; 2.457 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.891      ; 2.878      ;
; 2.457 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.892      ; 2.879      ;
; 2.473 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.462      ; 2.465      ;
; 2.474 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.445      ; 2.449      ;
; 2.476 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.446      ; 2.452      ;
; 2.486 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.894      ; 2.910      ;
; 2.491 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.471      ; 2.492      ;
; 2.589 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.289      ; 2.408      ;
; 2.654 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.413      ; 2.597      ;
; 2.673 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.906      ; 3.109      ;
; 2.698 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.732      ; 2.960      ;
; 2.728 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.981      ; 3.239      ;
; 2.737 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.882      ; 3.149      ;
; 2.742 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.882      ; 3.154      ;
; 2.744 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.883      ; 3.157      ;
; 2.762 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.472      ; 2.764      ;
; 2.773 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.732      ; 3.035      ;
; 2.785 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.445      ; 2.760      ;
; 2.791 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.532      ; 2.853      ;
; 2.847 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.980      ; 3.357      ;
; 2.854 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.907      ; 3.291      ;
; 2.862 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[3]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.861      ; 3.253      ;
; 2.869 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.980      ; 3.379      ;
; 2.875 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.737      ; 3.142      ;
; 2.877 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.891      ; 3.298      ;
; 2.880 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.971      ; 3.381      ;
; 2.901 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.734      ; 3.165      ;
; 2.917 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.459      ; 2.906      ;
; 2.919 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.460      ; 2.909      ;
; 2.928 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.022      ; 3.480      ;
; 2.942 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.021      ; 3.493      ;
; 2.942 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.891      ; 3.363      ;
; 2.959 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.020      ; 3.509      ;
; 2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.891      ; 3.385      ;
; 2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.892      ; 3.386      ;
; 2.970 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.020      ; 3.520      ;
; 2.970 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.011      ; 3.511      ;
; 2.974 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.982      ; 3.486      ;
; 2.979 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.735      ; 3.244      ;
; 2.980 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.726      ; 3.236      ;
; 2.981 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.733      ; 3.244      ;
; 2.989 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.893      ; 3.412      ;
; 3.006 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.430      ; 2.966      ;
; 3.008 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.906      ; 3.444      ;
; 3.011 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.735      ; 3.276      ;
; 3.015 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.907      ; 3.452      ;
; 3.020 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.910      ; 3.460      ;
; 3.041 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.906      ; 3.477      ;
; 3.042 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.889      ; 3.461      ;
; 3.044 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.890      ; 3.464      ;
; 3.054 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.403      ; 2.987      ;
; 3.077 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.736      ; 3.343      ;
; 3.104 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.294      ; 2.928      ;
; 3.157 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.733      ; 3.420      ;
; 3.160 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.909      ; 3.599      ;
; 3.162 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.893      ; 3.585      ;
; 3.163 ; ePDP8:iPDP8|eRK8E:iDISK|rkstMOT                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.748      ; 3.441      ;
; 3.164 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.892      ; 3.586      ;
; 3.170 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.420      ; 3.120      ;
; 3.176 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.971      ; 3.677      ;
; 3.189 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.893      ; 3.612      ;
; 3.191 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.404      ; 3.125      ;
; 3.191 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.892      ; 3.613      ;
; 3.200 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.403      ; 3.133      ;
; 3.220 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.850      ; 3.600      ;
; 3.222 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.857      ; 3.609      ;
; 3.228 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.459      ; 3.217      ;
; 3.251 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.371      ; 3.152      ;
; 3.252 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.859      ; 3.641      ;
; 3.281 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.892      ; 3.703      ;
; 3.287 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.882      ; 3.699      ;
; 3.287 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.883      ; 3.700      ;
; 3.295 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.735      ; 3.560      ;
; 3.313 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.418      ; 3.261      ;
; 3.317 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.735      ; 3.582      ;
; 3.318 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.247      ; 3.095      ;
; 3.328 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.737      ; 3.595      ;
; 3.353 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.889      ; 3.772      ;
; 3.358 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.244      ; 3.132      ;
; 3.362 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.911      ; 3.803      ;
; 3.384 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.883      ; 3.797      ;
; 3.386 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.882      ; 3.798      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                           ;
+--------+------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.012 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[22]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.951      ;
; -3.012 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[22]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.951      ;
; -3.012 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[20]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.951      ;
; -3.012 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[20]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.951      ;
; -3.012 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.951      ;
; -3.012 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.951      ;
; -3.012 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.951      ;
; -3.012 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.951      ;
; -3.012 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.951      ;
; -3.012 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.951      ;
; -3.012 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.951      ;
; -3.012 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.951      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.950      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[21]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[21]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[21]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[21]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[25]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[25]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[25]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[25]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdLEN           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.940      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.940      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.940      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.940      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.940      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.940      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.940      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.940      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.940      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.940      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateIDLE ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.940      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.941      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.941      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.941      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.941      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.941      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.941      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.941      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.941      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.950      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.950      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.950      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdLEN           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.936      ;
; -3.011 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdLEN           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.949      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.950      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.950      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.950      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateDONE ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.941      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.950      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.950      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.950      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.950      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.950      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.950      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.950      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.950      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdLEN           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.950      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.950      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopNOP    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.941      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[21]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.942      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[20]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.942      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[19]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.942      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[18]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.942      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[17]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.942      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[16]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.942      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[15]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.942      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[14]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.942      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[22]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.942      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.942      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.950      ;
+--------+------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                      ;
+--------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -2.798 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.642      ; 2.625      ;
; -2.729 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.674      ; 2.804      ;
; -2.720 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.642      ; 2.547      ;
; -2.719 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.673      ; 2.804      ;
; -2.710 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.522      ; 2.307      ;
; -2.651 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.674      ; 2.726      ;
; -2.641 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.673      ; 2.726      ;
; -2.635 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.758      ; 2.646      ;
; -2.632 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.522      ; 2.229      ;
; -2.557 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.758      ; 2.568      ;
; -2.479 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.523      ; 2.519      ;
; -2.468 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.673      ; 2.545      ;
; -2.451 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.797      ; 2.513      ;
; -2.401 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.523      ; 2.441      ;
; -2.390 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.673      ; 2.467      ;
; -2.373 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.797      ; 2.435      ;
; -2.285 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.520      ; 2.508      ;
; -2.207 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.520      ; 2.430      ;
; -1.843 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.689      ; 1.944      ;
; -1.765 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.689      ; 1.866      ;
; -1.620 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.689      ; 1.722      ;
; -1.619 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.690      ; 1.723      ;
; -1.542 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.689      ; 1.644      ;
; -1.541 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.690      ; 1.645      ;
+--------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.416 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.738      ; 3.146      ;
; -0.416 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.738      ; 3.146      ;
; -0.416 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.738      ; 3.146      ;
; -0.412 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.743      ; 3.147      ;
; -0.412 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.743      ; 3.147      ;
; -0.412 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.743      ; 3.147      ;
; -0.412 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.743      ; 3.147      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.519 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.055      ; 2.799      ;
; 0.519 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.055      ; 2.799      ;
; 0.519 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.055      ; 2.799      ;
; 0.519 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.055      ; 2.799      ;
; 0.537 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.050      ; 2.812      ;
; 0.537 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.050      ; 2.812      ;
; 0.537 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.050      ; 2.812      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                      ;
+-------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.007 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.919      ; 1.456      ;
; 1.007 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.920      ; 1.457      ;
; 1.065 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.919      ; 1.514      ;
; 1.065 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.920      ; 1.515      ;
; 1.149 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.919      ; 1.598      ;
; 1.207 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.919      ; 1.656      ;
; 1.483 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.031      ; 2.044      ;
; 1.541 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.031      ; 2.102      ;
; 1.620 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.991      ; 2.141      ;
; 1.633 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.746      ; 1.909      ;
; 1.638 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.902      ; 2.070      ;
; 1.678 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.991      ; 2.199      ;
; 1.691 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.746      ; 1.967      ;
; 1.696 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.902      ; 2.128      ;
; 1.716 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.870      ; 2.116      ;
; 1.750 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.746      ; 2.026      ;
; 1.768 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.743      ; 2.041      ;
; 1.774 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.870      ; 2.174      ;
; 1.788 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.903      ; 2.221      ;
; 1.788 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.902      ; 2.220      ;
; 1.808 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.746      ; 2.084      ;
; 1.826 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.743      ; 2.099      ;
; 1.846 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.903      ; 2.279      ;
; 1.846 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.902      ; 2.278      ;
+-------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                 ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.059 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.325      ;
; 1.059 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.325      ;
; 1.059 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.325      ;
; 1.059 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.325      ;
; 1.059 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.325      ;
; 1.059 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.325      ;
; 1.059 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.325      ;
; 1.059 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.325      ;
; 1.059 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.325      ;
; 1.059 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.325      ;
; 1.267 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.543      ;
; 1.267 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.543      ;
; 1.267 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.543      ;
; 1.267 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.543      ;
; 1.267 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.543      ;
; 1.317 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.584      ;
; 1.317 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.584      ;
; 1.317 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.584      ;
; 1.317 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.584      ;
; 1.317 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.584      ;
; 1.317 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.584      ;
; 1.317 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.584      ;
; 1.317 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.584      ;
; 1.433 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.701      ;
; 1.433 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.701      ;
; 1.433 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.701      ;
; 1.433 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.701      ;
; 1.433 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.701      ;
; 1.433 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.701      ;
; 1.433 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.701      ;
; 1.484 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.751      ;
; 1.484 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.751      ;
; 1.484 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.751      ;
; 2.198 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.527      ; 2.920      ;
; 2.206 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.525      ; 2.926      ;
; 2.206 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opCLR                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.525      ; 2.926      ;
; 2.206 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eRK8E:iDISK|bitopFNR.bitopSET                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.525      ; 2.926      ;
; 2.416 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.616      ; 3.227      ;
; 2.416 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateReset                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.616      ; 3.227      ;
; 2.416 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateContinue                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.616      ; 3.227      ;
; 2.419 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateLALA                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.605      ; 3.219      ;
; 2.419 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEindReadData                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.605      ; 3.219      ;
; 2.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.219      ;
; 2.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.219      ;
; 2.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.219      ;
; 2.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.219      ;
; 2.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.219      ;
; 2.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.219      ;
; 2.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.219      ;
; 2.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.219      ;
; 2.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.219      ;
; 2.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.219      ;
; 2.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.219      ;
; 2.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.219      ;
; 2.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[9]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.213      ;
; 2.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MQ[8]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.213      ;
; 2.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.SC[8]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.213      ;
; 2.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[8]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.213      ;
; 2.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[7]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.213      ;
; 2.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[4]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.213      ;
; 2.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.213      ;
; 2.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.213      ;
; 2.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.213      ;
; 2.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.213      ;
; 2.431 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.587      ; 3.213      ;
; 2.431 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.587      ; 3.213      ;
; 2.444 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[21]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.578      ; 3.217      ;
; 2.444 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[18]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.578      ; 3.217      ;
; 2.444 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[15]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.578      ; 3.217      ;
; 2.444 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[14]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.578      ; 3.217      ;
; 2.444 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[19]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.578      ; 3.217      ;
; 2.444 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[20]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.578      ; 3.217      ;
; 2.444 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[17]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.578      ; 3.217      ;
; 2.444 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[16]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.578      ; 3.217      ;
; 2.444 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[13]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.578      ; 3.217      ;
; 2.444 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[22]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.578      ; 3.217      ;
; 2.444 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[23]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.578      ; 3.217      ;
; 2.444 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[24]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.578      ; 3.217      ;
; 2.451 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[5]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.550      ; 3.196      ;
; 2.451 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[11]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.550      ; 3.196      ;
; 2.454 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.591      ; 3.240      ;
; 2.454 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.591      ; 3.240      ;
; 2.454 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.591      ; 3.240      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.573      ; 3.223      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[11]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.575      ; 3.225      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[11]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.575      ; 3.225      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.ST[10]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.545      ; 3.195      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MQ[10]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.545      ; 3.195      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.SC[10]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.545      ; 3.195      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[10]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.575      ; 3.225      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[10]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.575      ; 3.225      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.ST[9]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.545      ; 3.195      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MQ[9]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.545      ; 3.195      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.SC[9]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.545      ; 3.195      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[9]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.573      ; 3.223      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[9]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.573      ; 3.223      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.ST[8]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.573      ; 3.223      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[8]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.573      ; 3.223      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[8]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.573      ; 3.223      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.ST[7]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.545      ; 3.195      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -5.661 ; -3474.365     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -3.458 ; -38.871       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -2.277 ; -65.930       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.362  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                                                                                 ; 0.139 ; 0.000         ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0.187 ; 0.000         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.208 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.613 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                    ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; -0.980 ; -743.468      ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; -0.852 ; -7.534        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.140  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                    ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.329 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0.501 ; 0.000         ;
; CLOCK_50                                                        ; 0.511 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -3.000 ; -2188.882     ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -1.000 ; -41.000       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.000 ; -11.000       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.370  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.661 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.130      ; 6.800      ;
; -5.620 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.130      ; 6.759      ;
; -5.584 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.130      ; 6.723      ;
; -5.522 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 6.664      ;
; -5.481 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 6.623      ;
; -5.451 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.600      ;
; -5.445 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 6.587      ;
; -5.403 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.552      ;
; -5.387 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.536      ;
; -5.365 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 6.313      ;
; -5.359 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.132      ; 6.500      ;
; -5.335 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.484      ;
; -5.312 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.464      ;
; -5.295 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.132      ; 6.436      ;
; -5.283 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 6.433      ;
; -5.278 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 6.428      ;
; -5.264 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.416      ;
; -5.248 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.400      ;
; -5.246 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.130      ; 6.385      ;
; -5.232 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.130      ; 6.371      ;
; -5.229 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 6.374      ;
; -5.226 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 6.177      ;
; -5.220 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.364      ;
; -5.212 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 6.362      ;
; -5.204 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 6.354      ;
; -5.196 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.348      ;
; -5.195 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.130      ; 6.334      ;
; -5.192 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 6.140      ;
; -5.190 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.339      ;
; -5.181 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.330      ;
; -5.160 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 6.307      ;
; -5.156 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.300      ;
; -5.155 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 6.302      ;
; -5.140 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 6.290      ;
; -5.133 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 6.283      ;
; -5.123 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 6.259      ;
; -5.109 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 6.245      ;
; -5.090 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 6.238      ;
; -5.089 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 6.236      ;
; -5.087 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.236      ;
; -5.081 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 6.228      ;
; -5.076 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.999      ;
; -5.072 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 6.208      ;
; -5.072 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.995      ;
; -5.053 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 6.004      ;
; -5.051 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.203      ;
; -5.047 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.970      ;
; -5.043 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.966      ;
; -5.042 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.194      ;
; -5.039 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.962      ;
; -5.035 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.958      ;
; -5.031 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.954      ;
; -5.027 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.950      ;
; -5.022 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 5.981      ;
; -5.017 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 6.164      ;
; -5.010 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 6.157      ;
; -5.008 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.931      ;
; -5.006 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 5.965      ;
; -5.004 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.927      ;
; -5.003 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 5.749      ;
; -4.999 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 5.745      ;
; -4.989 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 5.735      ;
; -4.985 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 5.731      ;
; -4.979 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.902      ;
; -4.975 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.898      ;
; -4.971 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.894      ;
; -4.967 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.890      ;
; -4.963 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.886      ;
; -4.959 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.882      ;
; -4.948 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.100      ;
; -4.941 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 6.091      ;
; -4.940 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.863      ;
; -4.936 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.859      ;
; -4.931 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 5.677      ;
; -4.928 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 5.674      ;
; -4.924 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 5.670      ;
; -4.917 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[7]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 5.674      ;
; -4.917 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 5.663      ;
; -4.913 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[7]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 5.670      ;
; -4.911 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.834      ;
; -4.907 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.830      ;
; -4.903 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 5.643      ;
; -4.903 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.826      ;
; -4.899 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 5.855      ;
; -4.899 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 5.639      ;
; -4.899 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.822      ;
; -4.895 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 5.829      ;
; -4.895 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.818      ;
; -4.891 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 5.825      ;
; -4.891 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.814      ;
; -4.884 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 5.630      ;
; -4.883 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 5.839      ;
; -4.880 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 5.626      ;
; -4.872 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[6]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.795      ;
; -4.868 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.791      ;
; -4.867 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 5.613      ;
; -4.866 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 5.750      ;
; -4.864 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 5.747      ;
; -4.863 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 5.609      ;
; -4.861 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 5.744      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -3.458 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a47~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.257      ; 3.545      ;
; -3.426 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 3.773      ;
; -3.426 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 3.773      ;
; -3.412 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.422      ; 3.664      ;
; -3.412 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a11~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.258      ; 3.500      ;
; -3.412 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.422      ; 3.664      ;
; -3.394 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 3.741      ;
; -3.380 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.422      ; 3.632      ;
; -3.378 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.839      ;
; -3.378 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.839      ;
; -3.360 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a20~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.297      ; 3.539      ;
; -3.346 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.807      ;
; -3.330 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a8~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.299      ; 3.511      ;
; -3.320 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.285      ; 3.487      ;
; -3.306 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.242      ; 3.378      ;
; -3.294 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.285      ; 3.461      ;
; -3.292 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.286      ; 3.460      ;
; -3.287 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 3.768      ;
; -3.280 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.242      ; 3.352      ;
; -3.278 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 3.625      ;
; -3.278 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.243      ; 3.351      ;
; -3.278 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 3.759      ;
; -3.276 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a14~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.322      ; 3.583      ;
; -3.272 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.306      ; 3.553      ;
; -3.269 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a35~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.251      ; 3.350      ;
; -3.264 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.422      ; 3.516      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 3.597      ;
; -3.246 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.306      ; 3.527      ;
; -3.244 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.307      ; 3.526      ;
; -3.241 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a12~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.316      ; 3.532      ;
; -3.241 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.285      ; 3.408      ;
; -3.236 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 3.583      ;
; -3.236 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.422      ; 3.488      ;
; -3.234 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a46~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.254      ; 3.612      ;
; -3.231 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a24~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.308      ; 3.514      ;
; -3.231 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a36~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.315      ; 3.521      ;
; -3.230 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.691      ;
; -3.227 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.242      ; 3.299      ;
; -3.227 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 3.574      ;
; -3.225 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a23~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.248      ; 3.303      ;
; -3.222 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.422      ; 3.474      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 3.567      ;
; -3.217 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a32~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.285      ; 3.384      ;
; -3.213 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.422      ; 3.465      ;
; -3.206 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.422      ; 3.458      ;
; -3.206 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.497      ; 3.688      ;
; -3.202 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.663      ;
; -3.197 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.473      ; 3.552      ;
; -3.196 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.485      ; 3.660      ;
; -3.196 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.497      ; 3.678      ;
; -3.196 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.485      ; 3.660      ;
; -3.193 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.306      ; 3.474      ;
; -3.189 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.659      ;
; -3.189 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.659      ;
; -3.188 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.649      ;
; -3.186 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 3.667      ;
; -3.183 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.430      ; 3.443      ;
; -3.180 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a19~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.364      ; 3.443      ;
; -3.180 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.473      ; 3.535      ;
; -3.179 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.640      ;
; -3.178 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a5~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.320      ; 3.484      ;
; -3.172 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.633      ;
; -3.166 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.430      ; 3.426      ;
; -3.164 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.485      ; 3.628      ;
; -3.164 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.497      ; 3.646      ;
; -3.163 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.360      ; 3.422      ;
; -3.157 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.627      ;
; -3.153 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 3.500      ;
; -3.149 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.494      ; 3.618      ;
; -3.147 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a15~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.326      ; 3.458      ;
; -3.141 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a27~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.309      ; 3.435      ;
; -3.140 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a2~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.324      ; 3.449      ;
; -3.139 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.422      ; 3.391      ;
; -3.139 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a44~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.292      ; 3.313      ;
; -3.139 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 3.486      ;
; -3.135 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 3.482      ;
; -3.133 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a1~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.392      ; 3.432      ;
; -3.133 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a42~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.309      ; 3.421      ;
; -3.132 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.494      ; 3.601      ;
; -3.130 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 3.611      ;
; -3.125 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.422      ; 3.377      ;
; -3.124 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.268      ; 3.274      ;
; -3.123 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 3.470      ;
; -3.123 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a41~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.319      ; 3.428      ;
; -3.121 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.422      ; 3.373      ;
; -3.115 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a17~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.318      ; 3.419      ;
; -3.114 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 3.461      ;
; -3.110 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.225      ; 3.165      ;
; -3.109 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.316      ; 3.410      ;
; -3.109 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.422      ; 3.361      ;
; -3.105 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.566      ;
; -3.102 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 3.583      ;
; -3.100 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.422      ; 3.352      ;
; -3.099 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a25~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.375      ; 3.381      ;
; -3.096 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a39~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.310      ; 3.391      ;
; -3.091 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.552      ;
; -3.090 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.305      ; 3.374      ;
; -3.090 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.317      ; 3.392      ;
; -3.088 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 3.569      ;
; -3.087 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.548      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -2.277 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.788      ; 3.542      ;
; -2.246 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.781      ; 3.504      ;
; -2.176 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.781      ; 3.434      ;
; -2.172 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.781      ; 3.430      ;
; -2.166 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.788      ; 3.431      ;
; -2.149 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.781      ; 3.407      ;
; -2.133 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.909      ; 3.519      ;
; -2.126 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.788      ; 3.391      ;
; -2.114 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.909      ; 3.500      ;
; -2.107 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.788      ; 3.372      ;
; -2.106 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.788      ; 3.371      ;
; -2.106 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.788      ; 3.371      ;
; -2.099 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.781      ; 3.357      ;
; -2.087 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.790      ; 3.354      ;
; -2.055 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.788      ; 3.320      ;
; -2.052 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.918      ; 3.447      ;
; -2.013 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.790      ; 3.280      ;
; -2.008 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.790      ; 3.275      ;
; -1.954 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.916      ; 3.347      ;
; -1.933 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.774      ; 3.184      ;
; -1.900 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.918      ; 3.295      ;
; -1.898 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.790      ; 3.165      ;
; -1.898 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.902      ; 3.277      ;
; -1.895 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.918      ; 3.290      ;
; -1.878 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.781      ; 3.136      ;
; -1.878 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.781      ; 3.136      ;
; -1.876 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.916      ; 3.269      ;
; -1.868 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.918      ; 3.263      ;
; -1.853 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.909      ; 3.239      ;
; -1.843 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.909      ; 3.229      ;
; -1.843 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.909      ; 3.229      ;
; -1.843 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.909      ; 3.229      ;
; -1.843 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.909      ; 3.229      ;
; -1.822 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.916      ; 3.215      ;
; -1.822 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.916      ; 3.215      ;
; -1.731 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.782      ; 2.990      ;
; -1.726 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.916      ; 3.119      ;
; -1.689 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.779      ; 2.945      ;
; -1.672 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.916      ; 3.065      ;
; -1.671 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.916      ; 3.064      ;
; -1.654 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.907      ; 3.038      ;
; -1.639 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.782      ; 2.898      ;
; -1.631 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.910      ; 3.018      ;
; -1.618 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.910      ; 3.005      ;
; -1.599 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.791      ; 2.867      ;
; -1.564 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.919      ; 2.960      ;
; -1.431 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.107      ; 2.547      ;
; -1.336 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.287      ;
; -1.336 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.287      ;
; -1.335 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.286      ;
; -1.334 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.683      ; 3.016      ;
; -1.300 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.811      ; 3.110      ;
; -1.205 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.668      ; 2.850      ;
; -1.205 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.668      ; 2.850      ;
; -1.204 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.668      ; 2.849      ;
; -1.202 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.176     ; 2.013      ;
; -1.198 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.540      ; 2.715      ;
; -1.198 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.540      ; 2.715      ;
; -1.198 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.540      ; 2.715      ;
; -1.190 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.176     ; 2.001      ;
; -1.177 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.105      ; 2.291      ;
; -1.174 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.176     ; 1.985      ;
; -1.099 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.978      ; 2.554      ;
; -1.082 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.038     ; 2.031      ;
; -1.082 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.038     ; 2.031      ;
; -1.081 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.038     ; 2.030      ;
; -1.077 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.970      ; 2.524      ;
; -1.076 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.783      ; 2.336      ;
; -1.075 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.783      ; 2.335      ;
; -1.060 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.034     ; 2.013      ;
; -1.057 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.034     ; 2.010      ;
; -1.056 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.034     ; 2.009      ;
; -1.055 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.034     ; 2.008      ;
; -1.043 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.176     ; 1.854      ;
; -1.033 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.176     ; 1.844      ;
; -1.031 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.176     ; 1.842      ;
; -1.026 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.176     ; 1.837      ;
; -1.019 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.176     ; 1.830      ;
; -0.990 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; -0.354     ; 1.123      ;
; -0.981 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.766      ; 2.224      ;
; -0.975 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.542      ; 2.494      ;
; -0.975 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.542      ; 2.494      ;
; -0.975 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.542      ; 2.494      ;
; -0.975 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.542      ; 2.494      ;
; -0.975 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.542      ; 2.494      ;
; -0.975 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.542      ; 2.494      ;
; -0.975 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.542      ; 2.494      ;
; -0.975 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.542      ; 2.494      ;
; -0.953 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.542      ; 2.472      ;
; -0.953 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]                                                                                                             ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.869      ; 2.821      ;
; -0.952 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.542      ; 2.471      ;
; -0.950 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.542      ; 2.469      ;
; -0.949 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.542      ; 2.468      ;
; -0.948 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.670      ; 2.595      ;
; -0.948 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.670      ; 2.595      ;
; -0.948 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.670      ; 2.595      ;
; -0.948 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.670      ; 2.595      ;
; -0.948 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.670      ; 2.595      ;
; -0.948 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.670      ; 2.595      ;
; -0.948 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.670      ; 2.595      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.362 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.345      ; 0.460      ;
; 0.395 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.555      ;
; 0.421 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.529      ;
; 0.422 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.527      ;
; 0.477 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.473      ;
; 0.480 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.470      ;
; 0.484 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.466      ;
; 0.489 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.461      ;
; 0.490 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.460      ;
; 0.491 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.459      ;
; 0.560 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.390      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                                                                                                                                     ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.139 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                       ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; CLOCK_50    ; 0.000        ; 1.453      ; 1.811      ;
; 0.139 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                       ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; CLOCK_50    ; 0.000        ; 1.453      ; 1.811      ;
; 0.139 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                       ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; CLOCK_50    ; 0.000        ; 1.453      ; 1.811      ;
; 0.139 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                       ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; CLOCK_50    ; 0.000        ; 1.453      ; 1.811      ;
; 0.154 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                         ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.219      ; 0.477      ;
; 0.162 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                         ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.219      ; 0.485      ;
; 0.177 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                         ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.219      ; 0.500      ;
; 0.178 ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                              ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                                                                    ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                               ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                                     ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                             ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                                                                   ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                   ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                               ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                                                                     ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                   ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                                                                      ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                                                                                                                      ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                   ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                       ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                       ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                                                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                            ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                   ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                   ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                                   ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                      ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                       ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                 ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                                                                       ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                   ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                   ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                                                                      ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                                                                      ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                   ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                   ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                   ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                                   ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                                   ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                                   ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                                   ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                                   ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                                   ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                                                                                                                                   ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                                     ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                                                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                     ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD                                     ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD                                                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                                     ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                                                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopWR                                     ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopWR                                                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                                     ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                                                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                     ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR                                     ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR                                                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                             ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                                                                   ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                              ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                                                                                                                                    ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                                               ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                                                                                                                                                     ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                                               ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                                                                                                                                                     ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|hActive                                 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                                       ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attBold                                 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attBold                                                                                                                                       ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attInverse                              ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                                    ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param1[0]                               ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                                     ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[0]                               ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                                     ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispWR                                  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                       ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                                    ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                                                                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                                    ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                                                                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                                    ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                                                                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                                    ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                                                                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                                    ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                                                                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                                    ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                                                                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                                    ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                                                                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxdFiltered                                      ; ANSITerm1:ANSITerm|bufferedUART:UART|rxdFiltered                                                                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                       ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r   ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l   ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                              ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                                    ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                       ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|e0_code   ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|e0_code                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break     ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.230 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.929      ; 0.773      ;
; 0.277 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.939      ; 0.830      ;
; 0.303 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.936      ; 0.853      ;
; 0.308 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.877      ; 1.299      ;
; 0.309 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.306      ;
; 0.309 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.306      ;
; 0.309 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.306      ;
; 0.309 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.306      ;
; 0.309 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.306      ;
; 0.309 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.306      ;
; 0.309 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.306      ;
; 0.309 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.306      ;
; 0.319 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.316      ;
; 0.320 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.317      ;
; 0.323 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.320      ;
; 0.326 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.323      ;
; 0.335 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.456      ;
; 0.337 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.457      ;
; 0.339 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.459      ;
; 0.340 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.460      ;
; 0.340 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.461      ;
; 0.342 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.339      ;
; 0.342 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.462      ;
; 0.343 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.340      ;
; 0.346 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.343      ;
; 0.349 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.346      ;
; 0.357 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.936      ; 0.907      ;
; 0.359 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.131      ; 1.104      ;
; 0.363 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.877      ; 1.354      ;
; 0.372 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.922      ; 0.908      ;
; 0.374 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.877      ; 1.365      ;
; 0.377 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.877      ; 1.368      ;
; 0.395 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.392      ;
; 0.396 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.393      ;
; 0.400 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.397      ;
; 0.403 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.882      ; 1.399      ;
; 0.404 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.115      ; 1.133      ;
; 0.409 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.877      ; 1.400      ;
; 0.423 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.420      ;
; 0.427 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.877      ; 1.418      ;
; 0.429 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.178      ; 0.711      ;
; 0.429 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.118      ; 1.161      ;
; 0.432 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.115      ; 1.161      ;
; 0.443 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.925      ; 0.982      ;
; 0.445 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.882      ; 1.441      ;
; 0.448 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.877      ; 1.439      ;
; 0.452 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.449      ;
; 0.453 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.450      ;
; 0.456 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.453      ;
; 0.459 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.456      ;
; 0.462 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.117      ; 1.193      ;
; 0.466 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.930      ; 1.010      ;
; 0.475 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.877      ; 1.466      ;
; 0.477 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.178      ; 0.759      ;
; 0.480 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.178      ; 0.762      ;
; 0.484 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.115      ; 1.213      ;
; 0.502 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.948      ; 1.064      ;
; 0.504 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.115      ; 1.233      ;
; 0.517 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.920      ; 1.051      ;
; 0.521 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.945      ; 1.080      ;
; 0.521 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.116      ; 1.251      ;
; 0.522 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.945      ; 1.081      ;
; 0.523 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.116      ; 1.253      ;
; 0.523 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.943      ; 1.080      ;
; 0.533 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.530      ;
; 0.533 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.928      ; 1.075      ;
; 0.540 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.920      ; 1.074      ;
; 0.542 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.124      ; 1.280      ;
; 0.558 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.881      ; 1.553      ;
; 0.558 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.881      ; 1.553      ;
; 0.559 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.881      ; 1.554      ;
; 0.560 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.557      ;
; 0.561 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.558      ;
; 0.564 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.561      ;
; 0.564 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.929      ; 1.107      ;
; 0.564 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.920      ; 1.098      ;
; 0.567 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.564      ;
; 0.569 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.675      ; 1.358      ;
; 0.572 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.675      ; 1.361      ;
; 0.581 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.881      ; 1.576      ;
; 0.581 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.881      ; 1.576      ;
; 0.582 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.881      ; 1.577      ;
; 0.583 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.116      ; 1.313      ;
; 0.586 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.944      ; 1.144      ;
; 0.597 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.931      ; 1.142      ;
; 0.605 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.602      ;
; 0.607 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.114      ; 1.335      ;
; 0.613 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.176      ; 0.893      ;
; 0.617 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.944      ; 1.175      ;
; 0.624 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.936      ; 1.174      ;
; 0.626 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.176      ; 0.906      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.208 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.329      ;
; 0.262 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.383      ;
; 0.265 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.386      ;
; 0.273 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.394      ;
; 0.278 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.400      ;
; 0.278 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.399      ;
; 0.304 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.473      ; 0.391      ;
; 0.324 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.445      ;
; 0.347 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.468      ;
; 0.370 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.491      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.613 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.500      ; 0.643      ;
; 0.659 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.672      ; 0.861      ;
; 0.662 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.691      ; 0.883      ;
; 0.745 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.430      ; 0.705      ;
; 0.780 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.473      ; 0.783      ;
; 0.804 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.631      ; 0.965      ;
; 0.870 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.620      ; 1.020      ;
; 0.885 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.620      ; 1.035      ;
; 0.917 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.617      ; 1.064      ;
; 1.035 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.682      ; 1.247      ;
; 1.044 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.433      ; 1.007      ;
; 1.053 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.663      ; 1.246      ;
; 1.089 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.433      ; 1.052      ;
; 1.120 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.609      ; 1.259      ;
; 1.133 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.357      ; 1.020      ;
; 1.156 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.612      ; 1.298      ;
; 1.160 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.432      ; 1.122      ;
; 1.179 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.421      ; 1.130      ;
; 1.180 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.422      ; 1.132      ;
; 1.182 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 1.327      ;
; 1.189 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.427      ; 1.146      ;
; 1.195 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.434      ; 1.159      ;
; 1.196 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.614      ; 1.340      ;
; 1.196 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 1.341      ;
; 1.204 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.433      ; 1.167      ;
; 1.237 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.356      ; 1.123      ;
; 1.262 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.609      ; 1.401      ;
; 1.267 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.479      ; 1.276      ;
; 1.276 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.547      ; 1.353      ;
; 1.278 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.668      ; 1.476      ;
; 1.299 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.401      ; 1.230      ;
; 1.311 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.423      ; 1.264      ;
; 1.316 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.607      ; 1.453      ;
; 1.317 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.455      ;
; 1.321 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.622      ; 1.473      ;
; 1.324 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.550      ; 1.404      ;
; 1.335 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.428      ; 1.293      ;
; 1.339 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.660      ; 1.529      ;
; 1.342 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.686      ; 1.558      ;
; 1.350 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.667      ; 1.547      ;
; 1.351 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.547      ; 1.428      ;
; 1.360 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.616      ; 1.506      ;
; 1.361 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.667      ; 1.558      ;
; 1.364 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.430      ; 1.324      ;
; 1.365 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.687      ; 1.582      ;
; 1.365 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.431      ; 1.326      ;
; 1.374 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.623      ; 1.527      ;
; 1.375 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.412      ; 1.317      ;
; 1.377 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.616      ; 1.523      ;
; 1.378 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.667      ; 1.575      ;
; 1.383 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.614      ; 1.527      ;
; 1.383 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 1.528      ;
; 1.384 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.679      ; 1.593      ;
; 1.385 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.547      ; 1.462      ;
; 1.386 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[3]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.594      ; 1.510      ;
; 1.387 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.543      ; 1.460      ;
; 1.390 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.686      ; 1.606      ;
; 1.392 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.409      ; 1.331      ;
; 1.395 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.616      ; 1.541      ;
; 1.406 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.549      ; 1.485      ;
; 1.406 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.686      ; 1.622      ;
; 1.410 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.360      ; 1.300      ;
; 1.410 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.546      ; 1.486      ;
; 1.426 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.550      ; 1.506      ;
; 1.446 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.626      ; 1.602      ;
; 1.452 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.616      ; 1.598      ;
; 1.454 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 1.599      ;
; 1.456 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 1.596      ;
; 1.457 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.611      ; 1.598      ;
; 1.460 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.622      ; 1.612      ;
; 1.461 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.407      ; 1.398      ;
; 1.466 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.408      ; 1.404      ;
; 1.472 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.623      ; 1.625      ;
; 1.480 ; ePDP8:iPDP8|eRK8E:iDISK|rkstMOT                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.553      ; 1.563      ;
; 1.481 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.622      ; 1.633      ;
; 1.492 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.660      ; 1.682      ;
; 1.496 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.432      ; 1.458      ;
; 1.500 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.616      ; 1.646      ;
; 1.501 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 1.646      ;
; 1.502 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.550      ; 1.582      ;
; 1.503 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.343      ; 1.376      ;
; 1.509 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.617      ; 1.656      ;
; 1.513 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.387      ; 1.430      ;
; 1.514 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.545      ; 1.589      ;
; 1.516 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.627      ; 1.673      ;
; 1.516 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.419      ; 1.465      ;
; 1.535 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.550      ; 1.615      ;
; 1.538 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.550      ; 1.618      ;
; 1.563 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.340      ; 1.433      ;
; 1.564 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.549      ; 1.643      ;
; 1.572 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.587      ; 1.689      ;
; 1.575 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.404      ; 1.509      ;
; 1.576 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.590      ; 1.696      ;
; 1.579 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.679      ; 1.788      ;
; 1.581 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.614      ; 1.725      ;
; 1.582 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 1.727      ;
; 1.587 ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.554      ; 1.671      ;
; 1.588 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.612      ; 1.730      ;
; 1.591 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.607      ; 1.728      ;
; 1.591 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.729      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                           ;
+--------+------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[22]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[21]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[20]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[19]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[18]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[17]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[16]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[15]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[14]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[13]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdLEN           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.932      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.931      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[23]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[23]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[23]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[23]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.927      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[22]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[22]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.924      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[21]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[21]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.924      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[21]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.924      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.924      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[20]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[20]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.924      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.924      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.924      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[25]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.924      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[25]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.924      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[24]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[24]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[24]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[24]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.927      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateDONE ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.929      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[19]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.924      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.924      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[19]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.927      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopNOP    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.929      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateIDLE ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.927      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[21]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[20]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[19]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[18]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[17]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[16]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[15]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[14]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[22]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.927      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.931      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.931      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.927      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.931      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdLEN           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.927      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[19]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.927      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.924      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.924      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.926      ;
; -0.979 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdLEN           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.930      ;
+--------+------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                      ;
+--------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -0.852 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.475      ; 1.209      ;
; -0.785 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.474      ; 1.141      ;
; -0.784 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.495      ; 1.258      ;
; -0.777 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.494      ; 1.257      ;
; -0.769 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.432      ; 1.031      ;
; -0.717 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.494      ; 1.190      ;
; -0.716 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.545      ; 1.160      ;
; -0.710 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.493      ; 1.189      ;
; -0.702 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.431      ; 0.963      ;
; -0.687 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.433      ; 1.150      ;
; -0.674 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 1.145      ;
; -0.653 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.563      ; 1.123      ;
; -0.649 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.544      ; 1.092      ;
; -0.620 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.432      ; 1.082      ;
; -0.607 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.495      ; 1.077      ;
; -0.586 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.562      ; 1.055      ;
; -0.582 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.430      ; 1.136      ;
; -0.515 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.429      ; 1.068      ;
; -0.404 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.506      ; 0.896      ;
; -0.337 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.505      ; 0.828      ;
; -0.318 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.506      ; 0.809      ;
; -0.318 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.507      ; 0.810      ;
; -0.251 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.505      ; 0.741      ;
; -0.251 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.506      ; 0.742      ;
+--------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.140 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.726      ; 1.563      ;
; 0.140 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.726      ; 1.563      ;
; 0.140 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.726      ; 1.563      ;
; 0.171 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.728      ; 1.534      ;
; 0.171 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.728      ; 1.534      ;
; 0.171 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.728      ; 1.534      ;
; 0.171 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.728      ; 1.534      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.329 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.326      ;
; 0.329 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.326      ;
; 0.329 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.326      ;
; 0.329 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.883      ; 1.326      ;
; 0.361 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.881      ; 1.356      ;
; 0.361 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.881      ; 1.356      ;
; 0.361 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.881      ; 1.356      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                      ;
+-------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.501 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.629      ; 0.660      ;
; 0.502 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.628      ; 0.660      ;
; 0.512 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.629      ; 0.671      ;
; 0.513 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.628      ; 0.671      ;
; 0.577 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.628      ; 0.735      ;
; 0.588 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.628      ; 0.746      ;
; 0.748 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.688      ; 0.966      ;
; 0.759 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.688      ; 0.977      ;
; 0.814 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.669      ; 1.013      ;
; 0.820 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.551      ; 0.901      ;
; 0.825 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.669      ; 1.024      ;
; 0.831 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.551      ; 0.912      ;
; 0.833 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.618      ; 0.981      ;
; 0.844 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.618      ; 0.992      ;
; 0.874 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.552      ; 0.956      ;
; 0.880 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.596      ; 1.006      ;
; 0.882 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.549      ; 0.961      ;
; 0.885 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.552      ; 0.967      ;
; 0.891 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.596      ; 1.017      ;
; 0.893 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.549      ; 0.972      ;
; 0.902 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.617      ; 1.049      ;
; 0.903 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.616      ; 1.049      ;
; 0.913 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.617      ; 1.060      ;
; 0.914 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.616      ; 1.060      ;
+-------+-----------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                 ;
+-------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.631      ;
; 0.580 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.706      ;
; 0.580 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.706      ;
; 0.580 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.706      ;
; 0.580 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.706      ;
; 0.580 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.706      ;
; 0.600 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.720      ;
; 0.671 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.792      ;
; 0.671 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.792      ;
; 0.671 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.792      ;
; 0.671 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.792      ;
; 0.671 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.792      ;
; 0.671 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.792      ;
; 0.671 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.792      ;
; 0.691 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.812      ;
; 0.691 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.812      ;
; 0.691 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset     ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.812      ;
; 1.144 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 1.453      ;
; 1.146 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.459      ;
; 1.146 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opCLR          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.459      ;
; 1.146 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eRK8E:iDISK|bitopFNR.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.459      ;
; 1.261 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.270      ; 1.615      ;
; 1.261 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateReset               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.270      ; 1.615      ;
; 1.261 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateContinue            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.270      ; 1.615      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateLALA                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.266      ; 1.612      ;
; 1.262 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.270      ; 1.616      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEindReadData      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.266      ; 1.612      ;
; 1.262 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|state.stateReset               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.270      ; 1.616      ;
; 1.262 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|state.stateContinue            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.270      ; 1.616      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.611      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.611      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.611      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.611      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.611      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.611      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.611      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.611      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.611      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.611      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.611      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.611      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|state.stateLALA                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.266      ; 1.613      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEindReadData      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.266      ; 1.613      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.612      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.612      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.612      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.612      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.612      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.612      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.612      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.612      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.612      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.612      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.612      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.612      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MQ[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MQ[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.SC[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.SC[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.263 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.605      ;
; 1.268 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.610      ;
; 1.268 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.610      ;
; 1.268 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.610      ;
; 1.268 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.610      ;
; 1.268 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.610      ;
; 1.268 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.610      ;
; 1.268 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.610      ;
; 1.268 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.610      ;
; 1.268 ; debounceSW:debounceReset|o_PinOut                   ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.610      ;
+-------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-----------+---------+---------------------+
; Clock                                                                                                                                     ; Setup      ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-----------+---------+---------------------+
; Worst-case Slack                                                                                                                          ; -14.481    ; 0.057 ; -3.418    ; 0.329   ; -4.000              ;
;  ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -6.174     ; 0.057 ; -0.544    ; 0.329   ; -3.201              ;
;  ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.410     ; 0.208 ; N/A       ; N/A     ; -1.487              ;
;  CLOCK_50                                                                                                                                 ; -14.481    ; 0.139 ; -3.418    ; 0.511   ; -4.000              ;
;  ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.179     ; 0.613 ; -2.851    ; 0.501   ; 0.213               ;
; Design-wide TNS                                                                                                                           ; -10309.353 ; 0.0   ; -2852.353 ; 0.0     ; -2905.514           ;
;  ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -200.680   ; 0.000 ; -3.784    ; 0.000   ; -65.573             ;
;  ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -2.090     ; 0.000 ; N/A       ; N/A     ; -16.357             ;
;  CLOCK_50                                                                                                                                 ; -10001.002 ; 0.000 ; -2819.688 ; 0.000   ; -2823.820           ;
;  ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -105.581   ; 0.000 ; -28.881   ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dispLEDs[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispLEDs[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispLEDs[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispLEDs[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispLEDs[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispLEDs[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispLEDs[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispLEDs[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispLEDs[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispLEDs[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispLEDs[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispLEDs[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; runLED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispPCLED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispMALED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispMDLED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dispACLED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; linkLED         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdDI            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ldACPB                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TTY1_CTS_ser            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_CLK              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_DAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; linkSW                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; serSelect               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; runSwitch               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdCD                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdDO                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset_n                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dispPB                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ldPCPB                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; stepPB                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; depPB                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; examinePB               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TTY1_RXD_Ser            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dispLEDs[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; runLED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; dispPCLED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; dispMALED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; dispMDLED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; dispACLED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; linkLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dispLEDs[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; dispLEDs[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; dispLEDs[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; dispLEDs[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; dispLEDs[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; dispLEDs[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; dispLEDs[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; dispLEDs[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; dispLEDs[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; dispLEDs[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; dispLEDs[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; dispLEDs[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; runLED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; dispPCLED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; dispMALED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; dispMDLED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; dispACLED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; linkLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dispLEDs[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; dispLEDs[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; dispLEDs[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; dispLEDs[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; dispLEDs[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; dispLEDs[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; dispLEDs[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; dispLEDs[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; dispLEDs[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; runLED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; dispPCLED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; dispMALED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; dispMDLED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; dispACLED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; linkLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                               ; To Clock                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 174      ; 9        ; 0        ; 8        ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 144      ; 0        ; 614      ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; CLOCK_50                                                                                                                                 ; 194      ; 11222    ; 0        ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLOCK_50                                                                                                                                 ; 25       ; 132      ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; CLOCK_50                                                                                                                                 ; 10778638 ; 0        ; 0        ; 0        ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; CLOCK_50                                                                                                                                 ; 30       ; 18076    ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0        ; 0        ; 4146     ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                               ; To Clock                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 174      ; 9        ; 0        ; 8        ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 144      ; 0        ; 614      ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; CLOCK_50                                                                                                                                 ; 194      ; 11222    ; 0        ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLOCK_50                                                                                                                                 ; 25       ; 132      ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; CLOCK_50                                                                                                                                 ; 10778638 ; 0        ; 0        ; 0        ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; CLOCK_50                                                                                                                                 ; 30       ; 18076    ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0        ; 0        ; 4146     ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                       ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
; CLOCK_50   ; CLOCK_50                                                        ; 1766     ; 0        ; 0        ; 0        ;
; CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0        ; 0        ; 24       ; 0        ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                        ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
; CLOCK_50   ; CLOCK_50                                                        ; 1766     ; 0        ; 0        ; 0        ;
; CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0        ; 0        ; 24       ; 0        ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 230   ; 230  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                                                   ; Clock                                                                                                                                    ; Type ; Status      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; Constrained ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; Constrained ;
; CLOCK_50                                                                                                                                 ; CLOCK_50                                                                                                                                 ; Base ; Constrained ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; Base ; Constrained ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; TTY1_RXD_Ser ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; depPB        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispPB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; examinePB    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldPCPB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; linkSW       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; runSwitch    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCD         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serSelect    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stepPB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[4]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[5]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[6]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[7]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[8]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[9]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[10]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[11]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; TTY1_TXD_Ser ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispACLED    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispMALED    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispMDLED    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispPCLED    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; linkLED      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; runLED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDI         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; TTY1_RXD_Ser ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; depPB        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispPB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; examinePB    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldPCPB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; linkSW       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; runSwitch    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCD         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serSelect    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stepPB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[4]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[5]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[6]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[7]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[8]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[9]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[10]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[11]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; TTY1_TXD_Ser ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispACLED    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispLEDs[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispMALED    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispMDLED    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dispPCLED    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; linkLED      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; runLED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDI         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Jul 03 10:55:16 2021
Info: Command: quartus_sta pdp8_top -c pdp8_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pdp8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name ePDP8:iPDP8|eCPU:iCPU|rdb ePDP8:iPDP8|eCPU:iCPU|rdb
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.481          -10001.002 CLOCK_50 
    Info (332119):    -9.179            -105.581 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -6.174            -200.680 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -0.410              -2.090 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is 0.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.057               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.431               0.000 CLOCK_50 
    Info (332119):     0.508               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     1.324               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -3.418
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.418           -2819.688 CLOCK_50 
    Info (332119):    -2.851             -28.881 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -0.544              -3.784 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.713               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.966               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     1.161               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2823.820 CLOCK_50 
    Info (332119):    -3.201             -62.681 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -16.357 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.327               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.262           -9286.298 CLOCK_50 
    Info (332119):    -8.668             -99.294 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -5.745            -183.447 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -0.314              -1.342 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is 0.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.065               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.374               0.000 CLOCK_50 
    Info (332119):     0.502               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     1.329               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -3.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.012           -2469.593 CLOCK_50 
    Info (332119):    -2.798             -28.356 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -0.416              -2.896 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.519
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.519               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     1.007               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     1.059               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2823.584 CLOCK_50 
    Info (332119):    -3.201             -65.573 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -16.357 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.213               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.661
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.661           -3474.365 CLOCK_50 
    Info (332119):    -3.458             -38.871 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -2.277             -65.930 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.362               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is 0.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.139               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.208               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.613               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -0.980
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.980            -743.468 CLOCK_50 
    Info (332119):    -0.852              -7.534 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     0.140               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.329               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.501               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     0.511               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2188.882 CLOCK_50 
    Info (332119):    -1.000             -41.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.000             -11.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.370               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Sat Jul 03 10:55:23 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


