// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_finalize_ipv4_ch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        subSumFifo_V_sum_V_0_dout,
        subSumFifo_V_sum_V_0_empty_n,
        subSumFifo_V_sum_V_0_read,
        subSumFifo_V_sum_V_1_dout,
        subSumFifo_V_sum_V_1_empty_n,
        subSumFifo_V_sum_V_1_read,
        subSumFifo_V_sum_V_2_dout,
        subSumFifo_V_sum_V_2_empty_n,
        subSumFifo_V_sum_V_2_read,
        subSumFifo_V_sum_V_3_dout,
        subSumFifo_V_sum_V_3_empty_n,
        subSumFifo_V_sum_V_3_read,
        subSumFifo_V_sum_V_4_dout,
        subSumFifo_V_sum_V_4_empty_n,
        subSumFifo_V_sum_V_4_read,
        subSumFifo_V_sum_V_5_dout,
        subSumFifo_V_sum_V_5_empty_n,
        subSumFifo_V_sum_V_5_read,
        subSumFifo_V_sum_V_6_dout,
        subSumFifo_V_sum_V_6_empty_n,
        subSumFifo_V_sum_V_6_read,
        subSumFifo_V_sum_V_7_dout,
        subSumFifo_V_sum_V_7_empty_n,
        subSumFifo_V_sum_V_7_read,
        subSumFifo_V_sum_V_8_dout,
        subSumFifo_V_sum_V_8_empty_n,
        subSumFifo_V_sum_V_8_read,
        subSumFifo_V_sum_V_9_dout,
        subSumFifo_V_sum_V_9_empty_n,
        subSumFifo_V_sum_V_9_read,
        subSumFifo_V_sum_V_10_dout,
        subSumFifo_V_sum_V_10_empty_n,
        subSumFifo_V_sum_V_10_read,
        subSumFifo_V_sum_V_11_dout,
        subSumFifo_V_sum_V_11_empty_n,
        subSumFifo_V_sum_V_11_read,
        subSumFifo_V_sum_V_12_dout,
        subSumFifo_V_sum_V_12_empty_n,
        subSumFifo_V_sum_V_12_read,
        subSumFifo_V_sum_V_13_dout,
        subSumFifo_V_sum_V_13_empty_n,
        subSumFifo_V_sum_V_13_read,
        subSumFifo_V_sum_V_14_dout,
        subSumFifo_V_sum_V_14_empty_n,
        subSumFifo_V_sum_V_14_read,
        subSumFifo_V_sum_V_15_dout,
        subSumFifo_V_sum_V_15_empty_n,
        subSumFifo_V_sum_V_15_read,
        subSumFifo_V_sum_V_16_dout,
        subSumFifo_V_sum_V_16_empty_n,
        subSumFifo_V_sum_V_16_read,
        subSumFifo_V_sum_V_17_dout,
        subSumFifo_V_sum_V_17_empty_n,
        subSumFifo_V_sum_V_17_read,
        subSumFifo_V_sum_V_18_dout,
        subSumFifo_V_sum_V_18_empty_n,
        subSumFifo_V_sum_V_18_read,
        subSumFifo_V_sum_V_19_dout,
        subSumFifo_V_sum_V_19_empty_n,
        subSumFifo_V_sum_V_19_read,
        subSumFifo_V_sum_V_20_dout,
        subSumFifo_V_sum_V_20_empty_n,
        subSumFifo_V_sum_V_20_read,
        subSumFifo_V_sum_V_21_dout,
        subSumFifo_V_sum_V_21_empty_n,
        subSumFifo_V_sum_V_21_read,
        subSumFifo_V_sum_V_22_dout,
        subSumFifo_V_sum_V_22_empty_n,
        subSumFifo_V_sum_V_22_read,
        subSumFifo_V_sum_V_23_dout,
        subSumFifo_V_sum_V_23_empty_n,
        subSumFifo_V_sum_V_23_read,
        subSumFifo_V_sum_V_24_dout,
        subSumFifo_V_sum_V_24_empty_n,
        subSumFifo_V_sum_V_24_read,
        subSumFifo_V_sum_V_25_dout,
        subSumFifo_V_sum_V_25_empty_n,
        subSumFifo_V_sum_V_25_read,
        subSumFifo_V_sum_V_26_dout,
        subSumFifo_V_sum_V_26_empty_n,
        subSumFifo_V_sum_V_26_read,
        subSumFifo_V_sum_V_27_dout,
        subSumFifo_V_sum_V_27_empty_n,
        subSumFifo_V_sum_V_27_read,
        subSumFifo_V_sum_V_28_dout,
        subSumFifo_V_sum_V_28_empty_n,
        subSumFifo_V_sum_V_28_read,
        subSumFifo_V_sum_V_29_dout,
        subSumFifo_V_sum_V_29_empty_n,
        subSumFifo_V_sum_V_29_read,
        subSumFifo_V_sum_V_30_dout,
        subSumFifo_V_sum_V_30_empty_n,
        subSumFifo_V_sum_V_30_read,
        subSumFifo_V_sum_V_31_dout,
        subSumFifo_V_sum_V_31_empty_n,
        subSumFifo_V_sum_V_31_read,
        checksumFifo_V_V_din,
        checksumFifo_V_V_full_n,
        checksumFifo_V_V_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [16:0] subSumFifo_V_sum_V_0_dout;
input   subSumFifo_V_sum_V_0_empty_n;
output   subSumFifo_V_sum_V_0_read;
input  [16:0] subSumFifo_V_sum_V_1_dout;
input   subSumFifo_V_sum_V_1_empty_n;
output   subSumFifo_V_sum_V_1_read;
input  [16:0] subSumFifo_V_sum_V_2_dout;
input   subSumFifo_V_sum_V_2_empty_n;
output   subSumFifo_V_sum_V_2_read;
input  [16:0] subSumFifo_V_sum_V_3_dout;
input   subSumFifo_V_sum_V_3_empty_n;
output   subSumFifo_V_sum_V_3_read;
input  [16:0] subSumFifo_V_sum_V_4_dout;
input   subSumFifo_V_sum_V_4_empty_n;
output   subSumFifo_V_sum_V_4_read;
input  [16:0] subSumFifo_V_sum_V_5_dout;
input   subSumFifo_V_sum_V_5_empty_n;
output   subSumFifo_V_sum_V_5_read;
input  [16:0] subSumFifo_V_sum_V_6_dout;
input   subSumFifo_V_sum_V_6_empty_n;
output   subSumFifo_V_sum_V_6_read;
input  [16:0] subSumFifo_V_sum_V_7_dout;
input   subSumFifo_V_sum_V_7_empty_n;
output   subSumFifo_V_sum_V_7_read;
input  [16:0] subSumFifo_V_sum_V_8_dout;
input   subSumFifo_V_sum_V_8_empty_n;
output   subSumFifo_V_sum_V_8_read;
input  [16:0] subSumFifo_V_sum_V_9_dout;
input   subSumFifo_V_sum_V_9_empty_n;
output   subSumFifo_V_sum_V_9_read;
input  [16:0] subSumFifo_V_sum_V_10_dout;
input   subSumFifo_V_sum_V_10_empty_n;
output   subSumFifo_V_sum_V_10_read;
input  [16:0] subSumFifo_V_sum_V_11_dout;
input   subSumFifo_V_sum_V_11_empty_n;
output   subSumFifo_V_sum_V_11_read;
input  [16:0] subSumFifo_V_sum_V_12_dout;
input   subSumFifo_V_sum_V_12_empty_n;
output   subSumFifo_V_sum_V_12_read;
input  [16:0] subSumFifo_V_sum_V_13_dout;
input   subSumFifo_V_sum_V_13_empty_n;
output   subSumFifo_V_sum_V_13_read;
input  [16:0] subSumFifo_V_sum_V_14_dout;
input   subSumFifo_V_sum_V_14_empty_n;
output   subSumFifo_V_sum_V_14_read;
input  [16:0] subSumFifo_V_sum_V_15_dout;
input   subSumFifo_V_sum_V_15_empty_n;
output   subSumFifo_V_sum_V_15_read;
input  [16:0] subSumFifo_V_sum_V_16_dout;
input   subSumFifo_V_sum_V_16_empty_n;
output   subSumFifo_V_sum_V_16_read;
input  [16:0] subSumFifo_V_sum_V_17_dout;
input   subSumFifo_V_sum_V_17_empty_n;
output   subSumFifo_V_sum_V_17_read;
input  [16:0] subSumFifo_V_sum_V_18_dout;
input   subSumFifo_V_sum_V_18_empty_n;
output   subSumFifo_V_sum_V_18_read;
input  [16:0] subSumFifo_V_sum_V_19_dout;
input   subSumFifo_V_sum_V_19_empty_n;
output   subSumFifo_V_sum_V_19_read;
input  [16:0] subSumFifo_V_sum_V_20_dout;
input   subSumFifo_V_sum_V_20_empty_n;
output   subSumFifo_V_sum_V_20_read;
input  [16:0] subSumFifo_V_sum_V_21_dout;
input   subSumFifo_V_sum_V_21_empty_n;
output   subSumFifo_V_sum_V_21_read;
input  [16:0] subSumFifo_V_sum_V_22_dout;
input   subSumFifo_V_sum_V_22_empty_n;
output   subSumFifo_V_sum_V_22_read;
input  [16:0] subSumFifo_V_sum_V_23_dout;
input   subSumFifo_V_sum_V_23_empty_n;
output   subSumFifo_V_sum_V_23_read;
input  [16:0] subSumFifo_V_sum_V_24_dout;
input   subSumFifo_V_sum_V_24_empty_n;
output   subSumFifo_V_sum_V_24_read;
input  [16:0] subSumFifo_V_sum_V_25_dout;
input   subSumFifo_V_sum_V_25_empty_n;
output   subSumFifo_V_sum_V_25_read;
input  [16:0] subSumFifo_V_sum_V_26_dout;
input   subSumFifo_V_sum_V_26_empty_n;
output   subSumFifo_V_sum_V_26_read;
input  [16:0] subSumFifo_V_sum_V_27_dout;
input   subSumFifo_V_sum_V_27_empty_n;
output   subSumFifo_V_sum_V_27_read;
input  [16:0] subSumFifo_V_sum_V_28_dout;
input   subSumFifo_V_sum_V_28_empty_n;
output   subSumFifo_V_sum_V_28_read;
input  [16:0] subSumFifo_V_sum_V_29_dout;
input   subSumFifo_V_sum_V_29_empty_n;
output   subSumFifo_V_sum_V_29_read;
input  [16:0] subSumFifo_V_sum_V_30_dout;
input   subSumFifo_V_sum_V_30_empty_n;
output   subSumFifo_V_sum_V_30_read;
input  [16:0] subSumFifo_V_sum_V_31_dout;
input   subSumFifo_V_sum_V_31_empty_n;
output   subSumFifo_V_sum_V_31_read;
output  [15:0] checksumFifo_V_V_din;
input   checksumFifo_V_V_full_n;
output   checksumFifo_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg subSumFifo_V_sum_V_0_read;
reg subSumFifo_V_sum_V_1_read;
reg subSumFifo_V_sum_V_2_read;
reg subSumFifo_V_sum_V_3_read;
reg subSumFifo_V_sum_V_4_read;
reg subSumFifo_V_sum_V_5_read;
reg subSumFifo_V_sum_V_6_read;
reg subSumFifo_V_sum_V_7_read;
reg subSumFifo_V_sum_V_8_read;
reg subSumFifo_V_sum_V_9_read;
reg subSumFifo_V_sum_V_10_read;
reg subSumFifo_V_sum_V_11_read;
reg subSumFifo_V_sum_V_12_read;
reg subSumFifo_V_sum_V_13_read;
reg subSumFifo_V_sum_V_14_read;
reg subSumFifo_V_sum_V_15_read;
reg subSumFifo_V_sum_V_16_read;
reg subSumFifo_V_sum_V_17_read;
reg subSumFifo_V_sum_V_18_read;
reg subSumFifo_V_sum_V_19_read;
reg subSumFifo_V_sum_V_20_read;
reg subSumFifo_V_sum_V_21_read;
reg subSumFifo_V_sum_V_22_read;
reg subSumFifo_V_sum_V_23_read;
reg subSumFifo_V_sum_V_24_read;
reg subSumFifo_V_sum_V_25_read;
reg subSumFifo_V_sum_V_26_read;
reg subSumFifo_V_sum_V_27_read;
reg subSumFifo_V_sum_V_28_read;
reg subSumFifo_V_sum_V_29_read;
reg subSumFifo_V_sum_V_30_read;
reg subSumFifo_V_sum_V_31_read;
reg checksumFifo_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    io_acc_block_signal_op8;
wire   [0:0] tmp_nbreadreq_fu_92_p34;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] tmp_reg_1479;
reg   [0:0] tmp_reg_1479_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg    subSumFifo_V_sum_V_0_blk_n;
wire    ap_block_pp0_stage0;
reg    subSumFifo_V_sum_V_1_blk_n;
reg    subSumFifo_V_sum_V_2_blk_n;
reg    subSumFifo_V_sum_V_3_blk_n;
reg    subSumFifo_V_sum_V_4_blk_n;
reg    subSumFifo_V_sum_V_5_blk_n;
reg    subSumFifo_V_sum_V_6_blk_n;
reg    subSumFifo_V_sum_V_7_blk_n;
reg    subSumFifo_V_sum_V_8_blk_n;
reg    subSumFifo_V_sum_V_9_blk_n;
reg    subSumFifo_V_sum_V_10_blk_n;
reg    subSumFifo_V_sum_V_11_blk_n;
reg    subSumFifo_V_sum_V_12_blk_n;
reg    subSumFifo_V_sum_V_13_blk_n;
reg    subSumFifo_V_sum_V_14_blk_n;
reg    subSumFifo_V_sum_V_15_blk_n;
reg    subSumFifo_V_sum_V_16_blk_n;
reg    subSumFifo_V_sum_V_17_blk_n;
reg    subSumFifo_V_sum_V_18_blk_n;
reg    subSumFifo_V_sum_V_19_blk_n;
reg    subSumFifo_V_sum_V_20_blk_n;
reg    subSumFifo_V_sum_V_21_blk_n;
reg    subSumFifo_V_sum_V_22_blk_n;
reg    subSumFifo_V_sum_V_23_blk_n;
reg    subSumFifo_V_sum_V_24_blk_n;
reg    subSumFifo_V_sum_V_25_blk_n;
reg    subSumFifo_V_sum_V_26_blk_n;
reg    subSumFifo_V_sum_V_27_blk_n;
reg    subSumFifo_V_sum_V_28_blk_n;
reg    subSumFifo_V_sum_V_29_blk_n;
reg    subSumFifo_V_sum_V_30_blk_n;
reg    subSumFifo_V_sum_V_31_blk_n;
reg    checksumFifo_V_V_blk_n;
reg   [0:0] tmp_reg_1479_pp0_iter1_reg;
reg   [0:0] tmp_reg_1479_pp0_iter2_reg;
wire   [15:0] trunc_ln700_fu_365_p1;
reg   [15:0] trunc_ln700_reg_1483;
wire   [15:0] trunc_ln700_1_fu_369_p1;
reg   [15:0] trunc_ln700_1_reg_1488;
reg   [0:0] tmp_3_reg_1493;
wire   [15:0] trunc_ln700_2_fu_387_p1;
reg   [15:0] trunc_ln700_2_reg_1498;
wire   [15:0] trunc_ln700_3_fu_391_p1;
reg   [15:0] trunc_ln700_3_reg_1503;
reg   [0:0] tmp_4_reg_1508;
wire   [15:0] trunc_ln700_4_fu_409_p1;
reg   [15:0] trunc_ln700_4_reg_1513;
wire   [15:0] trunc_ln700_5_fu_413_p1;
reg   [15:0] trunc_ln700_5_reg_1518;
reg   [0:0] tmp_5_reg_1523;
wire   [15:0] trunc_ln700_6_fu_431_p1;
reg   [15:0] trunc_ln700_6_reg_1528;
wire   [15:0] trunc_ln700_7_fu_435_p1;
reg   [15:0] trunc_ln700_7_reg_1533;
reg   [0:0] tmp_6_reg_1538;
wire   [15:0] trunc_ln700_8_fu_453_p1;
reg   [15:0] trunc_ln700_8_reg_1543;
wire   [15:0] trunc_ln700_9_fu_457_p1;
reg   [15:0] trunc_ln700_9_reg_1548;
reg   [0:0] tmp_7_reg_1553;
wire   [15:0] trunc_ln700_10_fu_475_p1;
reg   [15:0] trunc_ln700_10_reg_1558;
wire   [15:0] trunc_ln700_11_fu_479_p1;
reg   [15:0] trunc_ln700_11_reg_1563;
reg   [0:0] tmp_8_reg_1568;
wire   [15:0] trunc_ln700_12_fu_497_p1;
reg   [15:0] trunc_ln700_12_reg_1573;
wire   [15:0] trunc_ln700_13_fu_501_p1;
reg   [15:0] trunc_ln700_13_reg_1578;
reg   [0:0] tmp_9_reg_1583;
wire   [15:0] trunc_ln700_14_fu_519_p1;
reg   [15:0] trunc_ln700_14_reg_1588;
wire   [15:0] trunc_ln700_15_fu_523_p1;
reg   [15:0] trunc_ln700_15_reg_1593;
reg   [0:0] tmp_10_reg_1598;
wire   [15:0] trunc_ln700_16_fu_541_p1;
reg   [15:0] trunc_ln700_16_reg_1603;
wire   [15:0] trunc_ln700_17_fu_545_p1;
reg   [15:0] trunc_ln700_17_reg_1608;
reg   [0:0] tmp_11_reg_1613;
wire   [15:0] trunc_ln700_18_fu_563_p1;
reg   [15:0] trunc_ln700_18_reg_1618;
wire   [15:0] trunc_ln700_19_fu_567_p1;
reg   [15:0] trunc_ln700_19_reg_1623;
reg   [0:0] tmp_12_reg_1628;
wire   [15:0] trunc_ln700_20_fu_585_p1;
reg   [15:0] trunc_ln700_20_reg_1633;
wire   [15:0] trunc_ln700_21_fu_589_p1;
reg   [15:0] trunc_ln700_21_reg_1638;
reg   [0:0] tmp_13_reg_1643;
wire   [15:0] trunc_ln700_22_fu_607_p1;
reg   [15:0] trunc_ln700_22_reg_1648;
wire   [15:0] trunc_ln700_23_fu_611_p1;
reg   [15:0] trunc_ln700_23_reg_1653;
reg   [0:0] tmp_14_reg_1658;
wire   [15:0] trunc_ln700_24_fu_629_p1;
reg   [15:0] trunc_ln700_24_reg_1663;
wire   [15:0] trunc_ln700_25_fu_633_p1;
reg   [15:0] trunc_ln700_25_reg_1668;
reg   [0:0] tmp_15_reg_1673;
wire   [15:0] trunc_ln700_26_fu_651_p1;
reg   [15:0] trunc_ln700_26_reg_1678;
wire   [15:0] trunc_ln700_27_fu_655_p1;
reg   [15:0] trunc_ln700_27_reg_1683;
reg   [0:0] tmp_16_reg_1688;
wire   [15:0] trunc_ln700_28_fu_673_p1;
reg   [15:0] trunc_ln700_28_reg_1693;
wire   [15:0] trunc_ln700_29_fu_677_p1;
reg   [15:0] trunc_ln700_29_reg_1698;
reg   [0:0] tmp_17_reg_1703;
wire   [15:0] trunc_ln700_30_fu_695_p1;
reg   [15:0] trunc_ln700_30_reg_1708;
wire   [15:0] trunc_ln700_31_fu_699_p1;
reg   [15:0] trunc_ln700_31_reg_1713;
reg   [0:0] tmp_18_reg_1718;
wire   [15:0] add_ln214_33_fu_1013_p2;
reg   [15:0] add_ln214_33_reg_1723;
wire   [15:0] add_ln214_35_fu_1043_p2;
reg   [15:0] add_ln214_35_reg_1729;
wire   [15:0] add_ln214_37_fu_1073_p2;
reg   [15:0] add_ln214_37_reg_1735;
wire   [15:0] add_ln214_39_fu_1103_p2;
reg   [15:0] add_ln214_39_reg_1741;
wire   [15:0] tmp_sum_4_V_1_fu_1133_p2;
reg   [15:0] tmp_sum_4_V_1_reg_1747;
wire   [15:0] tmp_sum_5_V_1_fu_1163_p2;
reg   [15:0] tmp_sum_5_V_1_reg_1753;
wire   [15:0] tmp_sum_6_V_1_fu_1193_p2;
reg   [15:0] tmp_sum_6_V_1_reg_1759;
wire   [15:0] tmp_sum_7_V_1_fu_1223_p2;
reg   [15:0] tmp_sum_7_V_1_reg_1765;
wire   [15:0] add_ln214_49_fu_1276_p2;
reg   [15:0] add_ln214_49_reg_1771;
wire   [15:0] add_ln214_51_fu_1308_p2;
reg   [15:0] add_ln214_51_reg_1776;
wire   [15:0] tmp_sum_2_V_1_fu_1340_p2;
reg   [15:0] tmp_sum_2_V_1_reg_1781;
wire   [15:0] tmp_sum_3_V_1_fu_1372_p2;
reg   [15:0] tmp_sum_3_V_1_reg_1786;
reg   [0:0] tmp_31_reg_1791;
reg   [0:0] tmp_32_reg_1796;
wire   [15:0] add_ln769_fu_1467_p2;
reg   [15:0] add_ln769_reg_1801;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] add_ln700_fu_373_p2;
wire   [16:0] add_ln700_1_fu_395_p2;
wire   [16:0] add_ln700_2_fu_417_p2;
wire   [16:0] add_ln700_3_fu_439_p2;
wire   [16:0] add_ln700_4_fu_461_p2;
wire   [16:0] add_ln700_5_fu_483_p2;
wire   [16:0] add_ln700_6_fu_505_p2;
wire   [16:0] add_ln700_7_fu_527_p2;
wire   [16:0] add_ln700_8_fu_549_p2;
wire   [16:0] add_ln700_9_fu_571_p2;
wire   [16:0] add_ln700_10_fu_593_p2;
wire   [16:0] add_ln700_11_fu_615_p2;
wire   [16:0] add_ln700_12_fu_637_p2;
wire   [16:0] add_ln700_13_fu_659_p2;
wire   [16:0] add_ln700_14_fu_681_p2;
wire   [16:0] add_ln700_15_fu_703_p2;
wire   [15:0] zext_ln214_8_fu_717_p1;
wire   [15:0] add_ln214_fu_720_p2;
wire   [15:0] add_ln214_1_fu_725_p2;
wire   [15:0] zext_ln214_9_fu_734_p1;
wire   [15:0] add_ln214_2_fu_737_p2;
wire   [15:0] add_ln214_3_fu_742_p2;
wire   [15:0] zext_ln214_10_fu_751_p1;
wire   [15:0] add_ln214_4_fu_754_p2;
wire   [15:0] add_ln214_5_fu_759_p2;
wire   [15:0] zext_ln214_11_fu_768_p1;
wire   [15:0] add_ln214_6_fu_771_p2;
wire   [15:0] add_ln214_7_fu_776_p2;
wire   [15:0] zext_ln214_12_fu_785_p1;
wire   [15:0] add_ln214_8_fu_788_p2;
wire   [15:0] add_ln214_9_fu_793_p2;
wire   [15:0] zext_ln214_13_fu_802_p1;
wire   [15:0] add_ln214_10_fu_805_p2;
wire   [15:0] add_ln214_11_fu_810_p2;
wire   [15:0] zext_ln214_14_fu_819_p1;
wire   [15:0] add_ln214_12_fu_822_p2;
wire   [15:0] add_ln214_13_fu_827_p2;
wire   [15:0] zext_ln214_15_fu_836_p1;
wire   [15:0] add_ln214_14_fu_839_p2;
wire   [15:0] add_ln214_15_fu_844_p2;
wire   [15:0] zext_ln214_20_fu_853_p1;
wire   [15:0] add_ln214_16_fu_856_p2;
wire   [15:0] tmp_sum_8_V_1_fu_861_p2;
wire   [15:0] zext_ln214_22_fu_870_p1;
wire   [15:0] add_ln214_18_fu_873_p2;
wire   [15:0] tmp_sum_9_V_1_fu_878_p2;
wire   [15:0] zext_ln214_26_fu_887_p1;
wire   [15:0] add_ln214_20_fu_890_p2;
wire   [15:0] tmp_sum_10_V_1_fu_895_p2;
wire   [15:0] zext_ln214_29_fu_904_p1;
wire   [15:0] add_ln214_22_fu_907_p2;
wire   [15:0] tmp_sum_11_V_1_fu_912_p2;
wire   [15:0] zext_ln214_31_fu_921_p1;
wire   [15:0] add_ln214_24_fu_924_p2;
wire   [15:0] tmp_sum_12_V_1_fu_929_p2;
wire   [15:0] zext_ln214_33_fu_938_p1;
wire   [15:0] add_ln214_26_fu_941_p2;
wire   [15:0] tmp_sum_13_V_1_fu_946_p2;
wire   [15:0] zext_ln214_35_fu_955_p1;
wire   [15:0] add_ln214_28_fu_958_p2;
wire   [15:0] tmp_sum_14_V_1_fu_963_p2;
wire   [15:0] zext_ln214_37_fu_972_p1;
wire   [15:0] add_ln214_30_fu_975_p2;
wire   [15:0] tmp_sum_15_V_1_fu_980_p2;
wire   [16:0] tmp_sum_8_V_2_fu_866_p1;
wire   [16:0] zext_ln214_fu_730_p1;
wire   [16:0] add_ln700_16_fu_989_p2;
wire   [0:0] tmp_19_fu_995_p3;
wire   [15:0] zext_ln214_39_fu_1003_p1;
wire   [15:0] add_ln214_32_fu_1007_p2;
wire   [16:0] tmp_sum_9_V_2_fu_883_p1;
wire   [16:0] zext_ln214_1_fu_747_p1;
wire   [16:0] add_ln700_17_fu_1019_p2;
wire   [0:0] tmp_20_fu_1025_p3;
wire   [15:0] zext_ln214_40_fu_1033_p1;
wire   [15:0] add_ln214_34_fu_1037_p2;
wire   [16:0] tmp_sum_10_V_2_fu_900_p1;
wire   [16:0] zext_ln214_2_fu_764_p1;
wire   [16:0] add_ln700_18_fu_1049_p2;
wire   [0:0] tmp_21_fu_1055_p3;
wire   [15:0] zext_ln214_41_fu_1063_p1;
wire   [15:0] add_ln214_36_fu_1067_p2;
wire   [16:0] tmp_sum_11_V_2_fu_917_p1;
wire   [16:0] zext_ln214_3_fu_781_p1;
wire   [16:0] add_ln700_19_fu_1079_p2;
wire   [0:0] tmp_22_fu_1085_p3;
wire   [15:0] zext_ln214_42_fu_1093_p1;
wire   [15:0] add_ln214_38_fu_1097_p2;
wire   [16:0] tmp_sum_12_V_2_fu_934_p1;
wire   [16:0] zext_ln214_4_fu_798_p1;
wire   [16:0] add_ln700_20_fu_1109_p2;
wire   [0:0] tmp_23_fu_1115_p3;
wire   [15:0] zext_ln214_43_fu_1123_p1;
wire   [15:0] add_ln214_40_fu_1127_p2;
wire   [16:0] tmp_sum_13_V_2_fu_951_p1;
wire   [16:0] zext_ln214_5_fu_815_p1;
wire   [16:0] add_ln700_21_fu_1139_p2;
wire   [0:0] tmp_24_fu_1145_p3;
wire   [15:0] zext_ln214_45_fu_1153_p1;
wire   [15:0] add_ln214_42_fu_1157_p2;
wire   [16:0] tmp_sum_14_V_2_fu_968_p1;
wire   [16:0] zext_ln214_6_fu_832_p1;
wire   [16:0] add_ln700_22_fu_1169_p2;
wire   [0:0] tmp_25_fu_1175_p3;
wire   [15:0] zext_ln214_47_fu_1183_p1;
wire   [15:0] add_ln214_44_fu_1187_p2;
wire   [16:0] tmp_sum_15_V_2_fu_985_p1;
wire   [16:0] zext_ln214_7_fu_849_p1;
wire   [16:0] add_ln700_23_fu_1199_p2;
wire   [0:0] tmp_26_fu_1205_p3;
wire   [15:0] zext_ln214_49_fu_1213_p1;
wire   [15:0] add_ln214_46_fu_1217_p2;
wire   [16:0] tmp_sum_4_V_2_fu_1241_p1;
wire   [16:0] zext_ln214_16_fu_1229_p1;
wire   [16:0] add_ln700_24_fu_1253_p2;
wire   [0:0] tmp_27_fu_1259_p3;
wire   [15:0] zext_ln214_51_fu_1267_p1;
wire   [15:0] add_ln214_48_fu_1271_p2;
wire   [16:0] tmp_sum_5_V_2_fu_1244_p1;
wire   [16:0] zext_ln214_17_fu_1232_p1;
wire   [16:0] add_ln700_25_fu_1285_p2;
wire   [0:0] tmp_28_fu_1291_p3;
wire   [15:0] zext_ln214_52_fu_1299_p1;
wire   [15:0] add_ln214_50_fu_1303_p2;
wire   [16:0] tmp_sum_6_V_2_fu_1247_p1;
wire   [16:0] zext_ln214_18_fu_1235_p1;
wire   [16:0] add_ln700_26_fu_1317_p2;
wire   [0:0] tmp_29_fu_1323_p3;
wire   [15:0] zext_ln214_53_fu_1331_p1;
wire   [15:0] add_ln214_52_fu_1335_p2;
wire   [16:0] tmp_sum_7_V_2_fu_1250_p1;
wire   [16:0] zext_ln214_19_fu_1238_p1;
wire   [16:0] add_ln700_27_fu_1349_p2;
wire   [0:0] tmp_30_fu_1355_p3;
wire   [15:0] zext_ln214_55_fu_1363_p1;
wire   [15:0] add_ln214_54_fu_1367_p2;
wire   [16:0] zext_ln214_24_fu_1281_p1;
wire   [16:0] tmp_sum_2_V_2_fu_1345_p1;
wire   [16:0] zext_ln214_25_fu_1313_p1;
wire   [16:0] tmp_sum_3_V_2_fu_1377_p1;
wire   [16:0] add_ln700_28_fu_1381_p2;
wire   [16:0] add_ln700_29_fu_1387_p2;
wire   [15:0] zext_ln214_57_fu_1409_p1;
wire   [15:0] add_ln214_56_fu_1412_p2;
wire   [15:0] add_ln214_57_fu_1417_p2;
wire   [15:0] zext_ln214_58_fu_1426_p1;
wire   [15:0] add_ln214_58_fu_1429_p2;
wire   [15:0] tmp_sum_1_V_1_fu_1434_p2;
wire   [16:0] tmp_sum_1_V_2_fu_1439_p1;
wire   [16:0] zext_ln214_28_fu_1422_p1;
wire   [16:0] add_ln700_30_fu_1449_p2;
wire   [0:0] tmp_33_fu_1455_p3;
wire   [15:0] zext_ln214_60_fu_1463_p1;
wire   [15:0] add_ln700_31_fu_1443_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1479 == 1'd1))) begin
        add_ln214_33_reg_1723 <= add_ln214_33_fu_1013_p2;
        add_ln214_35_reg_1729 <= add_ln214_35_fu_1043_p2;
        add_ln214_37_reg_1735 <= add_ln214_37_fu_1073_p2;
        add_ln214_39_reg_1741 <= add_ln214_39_fu_1103_p2;
        tmp_sum_4_V_1_reg_1747 <= tmp_sum_4_V_1_fu_1133_p2;
        tmp_sum_5_V_1_reg_1753 <= tmp_sum_5_V_1_fu_1163_p2;
        tmp_sum_6_V_1_reg_1759 <= tmp_sum_6_V_1_fu_1193_p2;
        tmp_sum_7_V_1_reg_1765 <= tmp_sum_7_V_1_fu_1223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1479_pp0_iter1_reg == 1'd1))) begin
        add_ln214_49_reg_1771 <= add_ln214_49_fu_1276_p2;
        add_ln214_51_reg_1776 <= add_ln214_51_fu_1308_p2;
        tmp_31_reg_1791 <= add_ln700_28_fu_1381_p2[32'd16];
        tmp_32_reg_1796 <= add_ln700_29_fu_1387_p2[32'd16];
        tmp_sum_2_V_1_reg_1781 <= tmp_sum_2_V_1_fu_1340_p2;
        tmp_sum_3_V_1_reg_1786 <= tmp_sum_3_V_1_fu_1372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1479_pp0_iter2_reg == 1'd1))) begin
        add_ln769_reg_1801 <= add_ln769_fu_1467_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        tmp_10_reg_1598 <= add_ln700_7_fu_527_p2[32'd16];
        tmp_11_reg_1613 <= add_ln700_8_fu_549_p2[32'd16];
        tmp_12_reg_1628 <= add_ln700_9_fu_571_p2[32'd16];
        tmp_13_reg_1643 <= add_ln700_10_fu_593_p2[32'd16];
        tmp_14_reg_1658 <= add_ln700_11_fu_615_p2[32'd16];
        tmp_15_reg_1673 <= add_ln700_12_fu_637_p2[32'd16];
        tmp_16_reg_1688 <= add_ln700_13_fu_659_p2[32'd16];
        tmp_17_reg_1703 <= add_ln700_14_fu_681_p2[32'd16];
        tmp_18_reg_1718 <= add_ln700_15_fu_703_p2[32'd16];
        tmp_3_reg_1493 <= add_ln700_fu_373_p2[32'd16];
        tmp_4_reg_1508 <= add_ln700_1_fu_395_p2[32'd16];
        tmp_5_reg_1523 <= add_ln700_2_fu_417_p2[32'd16];
        tmp_6_reg_1538 <= add_ln700_3_fu_439_p2[32'd16];
        tmp_7_reg_1553 <= add_ln700_4_fu_461_p2[32'd16];
        tmp_8_reg_1568 <= add_ln700_5_fu_483_p2[32'd16];
        tmp_9_reg_1583 <= add_ln700_6_fu_505_p2[32'd16];
        trunc_ln700_10_reg_1558 <= trunc_ln700_10_fu_475_p1;
        trunc_ln700_11_reg_1563 <= trunc_ln700_11_fu_479_p1;
        trunc_ln700_12_reg_1573 <= trunc_ln700_12_fu_497_p1;
        trunc_ln700_13_reg_1578 <= trunc_ln700_13_fu_501_p1;
        trunc_ln700_14_reg_1588 <= trunc_ln700_14_fu_519_p1;
        trunc_ln700_15_reg_1593 <= trunc_ln700_15_fu_523_p1;
        trunc_ln700_16_reg_1603 <= trunc_ln700_16_fu_541_p1;
        trunc_ln700_17_reg_1608 <= trunc_ln700_17_fu_545_p1;
        trunc_ln700_18_reg_1618 <= trunc_ln700_18_fu_563_p1;
        trunc_ln700_19_reg_1623 <= trunc_ln700_19_fu_567_p1;
        trunc_ln700_1_reg_1488 <= trunc_ln700_1_fu_369_p1;
        trunc_ln700_20_reg_1633 <= trunc_ln700_20_fu_585_p1;
        trunc_ln700_21_reg_1638 <= trunc_ln700_21_fu_589_p1;
        trunc_ln700_22_reg_1648 <= trunc_ln700_22_fu_607_p1;
        trunc_ln700_23_reg_1653 <= trunc_ln700_23_fu_611_p1;
        trunc_ln700_24_reg_1663 <= trunc_ln700_24_fu_629_p1;
        trunc_ln700_25_reg_1668 <= trunc_ln700_25_fu_633_p1;
        trunc_ln700_26_reg_1678 <= trunc_ln700_26_fu_651_p1;
        trunc_ln700_27_reg_1683 <= trunc_ln700_27_fu_655_p1;
        trunc_ln700_28_reg_1693 <= trunc_ln700_28_fu_673_p1;
        trunc_ln700_29_reg_1698 <= trunc_ln700_29_fu_677_p1;
        trunc_ln700_2_reg_1498 <= trunc_ln700_2_fu_387_p1;
        trunc_ln700_30_reg_1708 <= trunc_ln700_30_fu_695_p1;
        trunc_ln700_31_reg_1713 <= trunc_ln700_31_fu_699_p1;
        trunc_ln700_3_reg_1503 <= trunc_ln700_3_fu_391_p1;
        trunc_ln700_4_reg_1513 <= trunc_ln700_4_fu_409_p1;
        trunc_ln700_5_reg_1518 <= trunc_ln700_5_fu_413_p1;
        trunc_ln700_6_reg_1528 <= trunc_ln700_6_fu_431_p1;
        trunc_ln700_7_reg_1533 <= trunc_ln700_7_fu_435_p1;
        trunc_ln700_8_reg_1543 <= trunc_ln700_8_fu_453_p1;
        trunc_ln700_9_reg_1548 <= trunc_ln700_9_fu_457_p1;
        trunc_ln700_reg_1483 <= trunc_ln700_fu_365_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_1479 <= tmp_nbreadreq_fu_92_p34;
        tmp_reg_1479_pp0_iter1_reg <= tmp_reg_1479;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_reg_1479_pp0_iter2_reg <= tmp_reg_1479_pp0_iter1_reg;
        tmp_reg_1479_pp0_iter3_reg <= tmp_reg_1479_pp0_iter2_reg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_1479_pp0_iter3_reg == 1'd1))) begin
        checksumFifo_V_V_blk_n = checksumFifo_V_V_full_n;
    end else begin
        checksumFifo_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1479_pp0_iter3_reg == 1'd1))) begin
        checksumFifo_V_V_write = 1'b1;
    end else begin
        checksumFifo_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_0_blk_n = subSumFifo_V_sum_V_0_empty_n;
    end else begin
        subSumFifo_V_sum_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_0_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_10_blk_n = subSumFifo_V_sum_V_10_empty_n;
    end else begin
        subSumFifo_V_sum_V_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_10_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_10_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_11_blk_n = subSumFifo_V_sum_V_11_empty_n;
    end else begin
        subSumFifo_V_sum_V_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_11_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_11_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_12_blk_n = subSumFifo_V_sum_V_12_empty_n;
    end else begin
        subSumFifo_V_sum_V_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_12_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_12_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_13_blk_n = subSumFifo_V_sum_V_13_empty_n;
    end else begin
        subSumFifo_V_sum_V_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_13_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_13_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_14_blk_n = subSumFifo_V_sum_V_14_empty_n;
    end else begin
        subSumFifo_V_sum_V_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_14_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_14_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_15_blk_n = subSumFifo_V_sum_V_15_empty_n;
    end else begin
        subSumFifo_V_sum_V_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_15_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_15_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_16_blk_n = subSumFifo_V_sum_V_16_empty_n;
    end else begin
        subSumFifo_V_sum_V_16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_16_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_16_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_17_blk_n = subSumFifo_V_sum_V_17_empty_n;
    end else begin
        subSumFifo_V_sum_V_17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_17_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_17_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_18_blk_n = subSumFifo_V_sum_V_18_empty_n;
    end else begin
        subSumFifo_V_sum_V_18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_18_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_18_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_19_blk_n = subSumFifo_V_sum_V_19_empty_n;
    end else begin
        subSumFifo_V_sum_V_19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_19_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_19_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_1_blk_n = subSumFifo_V_sum_V_1_empty_n;
    end else begin
        subSumFifo_V_sum_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_1_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_20_blk_n = subSumFifo_V_sum_V_20_empty_n;
    end else begin
        subSumFifo_V_sum_V_20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_20_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_20_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_21_blk_n = subSumFifo_V_sum_V_21_empty_n;
    end else begin
        subSumFifo_V_sum_V_21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_21_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_21_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_22_blk_n = subSumFifo_V_sum_V_22_empty_n;
    end else begin
        subSumFifo_V_sum_V_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_22_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_22_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_23_blk_n = subSumFifo_V_sum_V_23_empty_n;
    end else begin
        subSumFifo_V_sum_V_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_23_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_23_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_24_blk_n = subSumFifo_V_sum_V_24_empty_n;
    end else begin
        subSumFifo_V_sum_V_24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_24_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_24_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_25_blk_n = subSumFifo_V_sum_V_25_empty_n;
    end else begin
        subSumFifo_V_sum_V_25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_25_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_25_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_26_blk_n = subSumFifo_V_sum_V_26_empty_n;
    end else begin
        subSumFifo_V_sum_V_26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_26_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_26_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_27_blk_n = subSumFifo_V_sum_V_27_empty_n;
    end else begin
        subSumFifo_V_sum_V_27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_27_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_27_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_28_blk_n = subSumFifo_V_sum_V_28_empty_n;
    end else begin
        subSumFifo_V_sum_V_28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_28_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_28_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_29_blk_n = subSumFifo_V_sum_V_29_empty_n;
    end else begin
        subSumFifo_V_sum_V_29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_29_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_29_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_2_blk_n = subSumFifo_V_sum_V_2_empty_n;
    end else begin
        subSumFifo_V_sum_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_2_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_30_blk_n = subSumFifo_V_sum_V_30_empty_n;
    end else begin
        subSumFifo_V_sum_V_30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_30_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_30_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_31_blk_n = subSumFifo_V_sum_V_31_empty_n;
    end else begin
        subSumFifo_V_sum_V_31_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_31_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_31_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_3_blk_n = subSumFifo_V_sum_V_3_empty_n;
    end else begin
        subSumFifo_V_sum_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_3_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_4_blk_n = subSumFifo_V_sum_V_4_empty_n;
    end else begin
        subSumFifo_V_sum_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_4_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_5_blk_n = subSumFifo_V_sum_V_5_empty_n;
    end else begin
        subSumFifo_V_sum_V_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_5_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_5_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_6_blk_n = subSumFifo_V_sum_V_6_empty_n;
    end else begin
        subSumFifo_V_sum_V_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_6_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_6_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_7_blk_n = subSumFifo_V_sum_V_7_empty_n;
    end else begin
        subSumFifo_V_sum_V_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_7_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_7_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_8_blk_n = subSumFifo_V_sum_V_8_empty_n;
    end else begin
        subSumFifo_V_sum_V_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_8_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_8_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_9_blk_n = subSumFifo_V_sum_V_9_empty_n;
    end else begin
        subSumFifo_V_sum_V_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_92_p34 == 1'd1))) begin
        subSumFifo_V_sum_V_9_read = 1'b1;
    end else begin
        subSumFifo_V_sum_V_9_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln214_10_fu_805_p2 = (zext_ln214_13_fu_802_p1 + trunc_ln700_10_reg_1558);

assign add_ln214_11_fu_810_p2 = (trunc_ln700_11_reg_1563 + add_ln214_10_fu_805_p2);

assign add_ln214_12_fu_822_p2 = (zext_ln214_14_fu_819_p1 + trunc_ln700_12_reg_1573);

assign add_ln214_13_fu_827_p2 = (trunc_ln700_13_reg_1578 + add_ln214_12_fu_822_p2);

assign add_ln214_14_fu_839_p2 = (zext_ln214_15_fu_836_p1 + trunc_ln700_14_reg_1588);

assign add_ln214_15_fu_844_p2 = (trunc_ln700_15_reg_1593 + add_ln214_14_fu_839_p2);

assign add_ln214_16_fu_856_p2 = (zext_ln214_20_fu_853_p1 + trunc_ln700_16_reg_1603);

assign add_ln214_18_fu_873_p2 = (zext_ln214_22_fu_870_p1 + trunc_ln700_18_reg_1618);

assign add_ln214_1_fu_725_p2 = (trunc_ln700_1_reg_1488 + add_ln214_fu_720_p2);

assign add_ln214_20_fu_890_p2 = (zext_ln214_26_fu_887_p1 + trunc_ln700_20_reg_1633);

assign add_ln214_22_fu_907_p2 = (zext_ln214_29_fu_904_p1 + trunc_ln700_22_reg_1648);

assign add_ln214_24_fu_924_p2 = (zext_ln214_31_fu_921_p1 + trunc_ln700_24_reg_1663);

assign add_ln214_26_fu_941_p2 = (zext_ln214_33_fu_938_p1 + trunc_ln700_26_reg_1678);

assign add_ln214_28_fu_958_p2 = (zext_ln214_35_fu_955_p1 + trunc_ln700_28_reg_1693);

assign add_ln214_2_fu_737_p2 = (zext_ln214_9_fu_734_p1 + trunc_ln700_2_reg_1498);

assign add_ln214_30_fu_975_p2 = (zext_ln214_37_fu_972_p1 + trunc_ln700_30_reg_1708);

assign add_ln214_32_fu_1007_p2 = (zext_ln214_39_fu_1003_p1 + add_ln214_1_fu_725_p2);

assign add_ln214_33_fu_1013_p2 = (tmp_sum_8_V_1_fu_861_p2 + add_ln214_32_fu_1007_p2);

assign add_ln214_34_fu_1037_p2 = (zext_ln214_40_fu_1033_p1 + add_ln214_3_fu_742_p2);

assign add_ln214_35_fu_1043_p2 = (tmp_sum_9_V_1_fu_878_p2 + add_ln214_34_fu_1037_p2);

assign add_ln214_36_fu_1067_p2 = (zext_ln214_41_fu_1063_p1 + add_ln214_5_fu_759_p2);

assign add_ln214_37_fu_1073_p2 = (tmp_sum_10_V_1_fu_895_p2 + add_ln214_36_fu_1067_p2);

assign add_ln214_38_fu_1097_p2 = (zext_ln214_42_fu_1093_p1 + add_ln214_7_fu_776_p2);

assign add_ln214_39_fu_1103_p2 = (tmp_sum_11_V_1_fu_912_p2 + add_ln214_38_fu_1097_p2);

assign add_ln214_3_fu_742_p2 = (trunc_ln700_3_reg_1503 + add_ln214_2_fu_737_p2);

assign add_ln214_40_fu_1127_p2 = (zext_ln214_43_fu_1123_p1 + add_ln214_9_fu_793_p2);

assign add_ln214_42_fu_1157_p2 = (zext_ln214_45_fu_1153_p1 + add_ln214_11_fu_810_p2);

assign add_ln214_44_fu_1187_p2 = (zext_ln214_47_fu_1183_p1 + add_ln214_13_fu_827_p2);

assign add_ln214_46_fu_1217_p2 = (zext_ln214_49_fu_1213_p1 + add_ln214_15_fu_844_p2);

assign add_ln214_48_fu_1271_p2 = (zext_ln214_51_fu_1267_p1 + add_ln214_33_reg_1723);

assign add_ln214_49_fu_1276_p2 = (tmp_sum_4_V_1_reg_1747 + add_ln214_48_fu_1271_p2);

assign add_ln214_4_fu_754_p2 = (zext_ln214_10_fu_751_p1 + trunc_ln700_4_reg_1513);

assign add_ln214_50_fu_1303_p2 = (zext_ln214_52_fu_1299_p1 + add_ln214_35_reg_1729);

assign add_ln214_51_fu_1308_p2 = (tmp_sum_5_V_1_reg_1753 + add_ln214_50_fu_1303_p2);

assign add_ln214_52_fu_1335_p2 = (zext_ln214_53_fu_1331_p1 + add_ln214_37_reg_1735);

assign add_ln214_54_fu_1367_p2 = (zext_ln214_55_fu_1363_p1 + add_ln214_39_reg_1741);

assign add_ln214_56_fu_1412_p2 = (zext_ln214_57_fu_1409_p1 + tmp_sum_2_V_1_reg_1781);

assign add_ln214_57_fu_1417_p2 = (add_ln214_49_reg_1771 + add_ln214_56_fu_1412_p2);

assign add_ln214_58_fu_1429_p2 = (zext_ln214_58_fu_1426_p1 + tmp_sum_3_V_1_reg_1786);

assign add_ln214_5_fu_759_p2 = (trunc_ln700_5_reg_1518 + add_ln214_4_fu_754_p2);

assign add_ln214_6_fu_771_p2 = (zext_ln214_11_fu_768_p1 + trunc_ln700_6_reg_1528);

assign add_ln214_7_fu_776_p2 = (trunc_ln700_7_reg_1533 + add_ln214_6_fu_771_p2);

assign add_ln214_8_fu_788_p2 = (zext_ln214_12_fu_785_p1 + trunc_ln700_8_reg_1543);

assign add_ln214_9_fu_793_p2 = (trunc_ln700_9_reg_1548 + add_ln214_8_fu_788_p2);

assign add_ln214_fu_720_p2 = (zext_ln214_8_fu_717_p1 + trunc_ln700_reg_1483);

assign add_ln700_10_fu_593_p2 = (subSumFifo_V_sum_V_26_dout + subSumFifo_V_sum_V_10_dout);

assign add_ln700_11_fu_615_p2 = (subSumFifo_V_sum_V_27_dout + subSumFifo_V_sum_V_11_dout);

assign add_ln700_12_fu_637_p2 = (subSumFifo_V_sum_V_28_dout + subSumFifo_V_sum_V_12_dout);

assign add_ln700_13_fu_659_p2 = (subSumFifo_V_sum_V_29_dout + subSumFifo_V_sum_V_13_dout);

assign add_ln700_14_fu_681_p2 = (subSumFifo_V_sum_V_30_dout + subSumFifo_V_sum_V_14_dout);

assign add_ln700_15_fu_703_p2 = (subSumFifo_V_sum_V_31_dout + subSumFifo_V_sum_V_15_dout);

assign add_ln700_16_fu_989_p2 = (tmp_sum_8_V_2_fu_866_p1 + zext_ln214_fu_730_p1);

assign add_ln700_17_fu_1019_p2 = (tmp_sum_9_V_2_fu_883_p1 + zext_ln214_1_fu_747_p1);

assign add_ln700_18_fu_1049_p2 = (tmp_sum_10_V_2_fu_900_p1 + zext_ln214_2_fu_764_p1);

assign add_ln700_19_fu_1079_p2 = (tmp_sum_11_V_2_fu_917_p1 + zext_ln214_3_fu_781_p1);

assign add_ln700_1_fu_395_p2 = (subSumFifo_V_sum_V_17_dout + subSumFifo_V_sum_V_1_dout);

assign add_ln700_20_fu_1109_p2 = (tmp_sum_12_V_2_fu_934_p1 + zext_ln214_4_fu_798_p1);

assign add_ln700_21_fu_1139_p2 = (tmp_sum_13_V_2_fu_951_p1 + zext_ln214_5_fu_815_p1);

assign add_ln700_22_fu_1169_p2 = (tmp_sum_14_V_2_fu_968_p1 + zext_ln214_6_fu_832_p1);

assign add_ln700_23_fu_1199_p2 = (tmp_sum_15_V_2_fu_985_p1 + zext_ln214_7_fu_849_p1);

assign add_ln700_24_fu_1253_p2 = (tmp_sum_4_V_2_fu_1241_p1 + zext_ln214_16_fu_1229_p1);

assign add_ln700_25_fu_1285_p2 = (tmp_sum_5_V_2_fu_1244_p1 + zext_ln214_17_fu_1232_p1);

assign add_ln700_26_fu_1317_p2 = (tmp_sum_6_V_2_fu_1247_p1 + zext_ln214_18_fu_1235_p1);

assign add_ln700_27_fu_1349_p2 = (tmp_sum_7_V_2_fu_1250_p1 + zext_ln214_19_fu_1238_p1);

assign add_ln700_28_fu_1381_p2 = (zext_ln214_24_fu_1281_p1 + tmp_sum_2_V_2_fu_1345_p1);

assign add_ln700_29_fu_1387_p2 = (zext_ln214_25_fu_1313_p1 + tmp_sum_3_V_2_fu_1377_p1);

assign add_ln700_2_fu_417_p2 = (subSumFifo_V_sum_V_18_dout + subSumFifo_V_sum_V_2_dout);

assign add_ln700_30_fu_1449_p2 = (tmp_sum_1_V_2_fu_1439_p1 + zext_ln214_28_fu_1422_p1);

assign add_ln700_31_fu_1443_p2 = (add_ln214_57_fu_1417_p2 + tmp_sum_1_V_1_fu_1434_p2);

assign add_ln700_3_fu_439_p2 = (subSumFifo_V_sum_V_19_dout + subSumFifo_V_sum_V_3_dout);

assign add_ln700_4_fu_461_p2 = (subSumFifo_V_sum_V_20_dout + subSumFifo_V_sum_V_4_dout);

assign add_ln700_5_fu_483_p2 = (subSumFifo_V_sum_V_21_dout + subSumFifo_V_sum_V_5_dout);

assign add_ln700_6_fu_505_p2 = (subSumFifo_V_sum_V_22_dout + subSumFifo_V_sum_V_6_dout);

assign add_ln700_7_fu_527_p2 = (subSumFifo_V_sum_V_23_dout + subSumFifo_V_sum_V_7_dout);

assign add_ln700_8_fu_549_p2 = (subSumFifo_V_sum_V_24_dout + subSumFifo_V_sum_V_8_dout);

assign add_ln700_9_fu_571_p2 = (subSumFifo_V_sum_V_25_dout + subSumFifo_V_sum_V_9_dout);

assign add_ln700_fu_373_p2 = (subSumFifo_V_sum_V_16_dout + subSumFifo_V_sum_V_0_dout);

assign add_ln769_fu_1467_p2 = (zext_ln214_60_fu_1463_p1 + add_ln700_31_fu_1443_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op8 == 1'b0) & (tmp_nbreadreq_fu_92_p34 == 1'd1)))) | ((checksumFifo_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_1479_pp0_iter3_reg == 1'd1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op8 == 1'b0) & (tmp_nbreadreq_fu_92_p34 == 1'd1)))) | ((checksumFifo_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_1479_pp0_iter3_reg == 1'd1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op8 == 1'b0) & (tmp_nbreadreq_fu_92_p34 == 1'd1)))) | ((checksumFifo_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_1479_pp0_iter3_reg == 1'd1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op8 == 1'b0) & (tmp_nbreadreq_fu_92_p34 == 1'd1)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((checksumFifo_V_V_full_n == 1'b0) & (tmp_reg_1479_pp0_iter3_reg == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign checksumFifo_V_V_din = (16'd65535 ^ add_ln769_reg_1801);

assign io_acc_block_signal_op8 = (subSumFifo_V_sum_V_9_empty_n & subSumFifo_V_sum_V_8_empty_n & subSumFifo_V_sum_V_7_empty_n & subSumFifo_V_sum_V_6_empty_n & subSumFifo_V_sum_V_5_empty_n & subSumFifo_V_sum_V_4_empty_n & subSumFifo_V_sum_V_3_empty_n & subSumFifo_V_sum_V_31_empty_n & subSumFifo_V_sum_V_30_empty_n & subSumFifo_V_sum_V_2_empty_n & subSumFifo_V_sum_V_29_empty_n & subSumFifo_V_sum_V_28_empty_n & subSumFifo_V_sum_V_27_empty_n & subSumFifo_V_sum_V_26_empty_n & subSumFifo_V_sum_V_25_empty_n & subSumFifo_V_sum_V_24_empty_n & subSumFifo_V_sum_V_23_empty_n & subSumFifo_V_sum_V_22_empty_n & subSumFifo_V_sum_V_21_empty_n & subSumFifo_V_sum_V_20_empty_n & subSumFifo_V_sum_V_1_empty_n & subSumFifo_V_sum_V_19_empty_n & subSumFifo_V_sum_V_18_empty_n & subSumFifo_V_sum_V_17_empty_n & subSumFifo_V_sum_V_16_empty_n & subSumFifo_V_sum_V_15_empty_n & subSumFifo_V_sum_V_14_empty_n & subSumFifo_V_sum_V_13_empty_n & subSumFifo_V_sum_V_12_empty_n & subSumFifo_V_sum_V_11_empty_n & subSumFifo_V_sum_V_10_empty_n & subSumFifo_V_sum_V_0_empty_n);

assign tmp_19_fu_995_p3 = add_ln700_16_fu_989_p2[32'd16];

assign tmp_20_fu_1025_p3 = add_ln700_17_fu_1019_p2[32'd16];

assign tmp_21_fu_1055_p3 = add_ln700_18_fu_1049_p2[32'd16];

assign tmp_22_fu_1085_p3 = add_ln700_19_fu_1079_p2[32'd16];

assign tmp_23_fu_1115_p3 = add_ln700_20_fu_1109_p2[32'd16];

assign tmp_24_fu_1145_p3 = add_ln700_21_fu_1139_p2[32'd16];

assign tmp_25_fu_1175_p3 = add_ln700_22_fu_1169_p2[32'd16];

assign tmp_26_fu_1205_p3 = add_ln700_23_fu_1199_p2[32'd16];

assign tmp_27_fu_1259_p3 = add_ln700_24_fu_1253_p2[32'd16];

assign tmp_28_fu_1291_p3 = add_ln700_25_fu_1285_p2[32'd16];

assign tmp_29_fu_1323_p3 = add_ln700_26_fu_1317_p2[32'd16];

assign tmp_30_fu_1355_p3 = add_ln700_27_fu_1349_p2[32'd16];

assign tmp_33_fu_1455_p3 = add_ln700_30_fu_1449_p2[32'd16];

assign tmp_nbreadreq_fu_92_p34 = (subSumFifo_V_sum_V_9_empty_n & subSumFifo_V_sum_V_8_empty_n & subSumFifo_V_sum_V_7_empty_n & subSumFifo_V_sum_V_6_empty_n & subSumFifo_V_sum_V_5_empty_n & subSumFifo_V_sum_V_4_empty_n & subSumFifo_V_sum_V_3_empty_n & subSumFifo_V_sum_V_31_empty_n & subSumFifo_V_sum_V_30_empty_n & subSumFifo_V_sum_V_2_empty_n & subSumFifo_V_sum_V_29_empty_n & subSumFifo_V_sum_V_28_empty_n & subSumFifo_V_sum_V_27_empty_n & subSumFifo_V_sum_V_26_empty_n & subSumFifo_V_sum_V_25_empty_n & subSumFifo_V_sum_V_24_empty_n & subSumFifo_V_sum_V_23_empty_n & subSumFifo_V_sum_V_22_empty_n & subSumFifo_V_sum_V_21_empty_n & subSumFifo_V_sum_V_20_empty_n & subSumFifo_V_sum_V_1_empty_n & subSumFifo_V_sum_V_19_empty_n & subSumFifo_V_sum_V_18_empty_n & subSumFifo_V_sum_V_17_empty_n & subSumFifo_V_sum_V_16_empty_n & subSumFifo_V_sum_V_15_empty_n & subSumFifo_V_sum_V_14_empty_n & subSumFifo_V_sum_V_13_empty_n & subSumFifo_V_sum_V_12_empty_n & subSumFifo_V_sum_V_11_empty_n & subSumFifo_V_sum_V_10_empty_n & subSumFifo_V_sum_V_0_empty_n);

assign tmp_sum_10_V_1_fu_895_p2 = (trunc_ln700_21_reg_1638 + add_ln214_20_fu_890_p2);

assign tmp_sum_10_V_2_fu_900_p1 = tmp_sum_10_V_1_fu_895_p2;

assign tmp_sum_11_V_1_fu_912_p2 = (trunc_ln700_23_reg_1653 + add_ln214_22_fu_907_p2);

assign tmp_sum_11_V_2_fu_917_p1 = tmp_sum_11_V_1_fu_912_p2;

assign tmp_sum_12_V_1_fu_929_p2 = (trunc_ln700_25_reg_1668 + add_ln214_24_fu_924_p2);

assign tmp_sum_12_V_2_fu_934_p1 = tmp_sum_12_V_1_fu_929_p2;

assign tmp_sum_13_V_1_fu_946_p2 = (trunc_ln700_27_reg_1683 + add_ln214_26_fu_941_p2);

assign tmp_sum_13_V_2_fu_951_p1 = tmp_sum_13_V_1_fu_946_p2;

assign tmp_sum_14_V_1_fu_963_p2 = (trunc_ln700_29_reg_1698 + add_ln214_28_fu_958_p2);

assign tmp_sum_14_V_2_fu_968_p1 = tmp_sum_14_V_1_fu_963_p2;

assign tmp_sum_15_V_1_fu_980_p2 = (trunc_ln700_31_reg_1713 + add_ln214_30_fu_975_p2);

assign tmp_sum_15_V_2_fu_985_p1 = tmp_sum_15_V_1_fu_980_p2;

assign tmp_sum_1_V_1_fu_1434_p2 = (add_ln214_51_reg_1776 + add_ln214_58_fu_1429_p2);

assign tmp_sum_1_V_2_fu_1439_p1 = tmp_sum_1_V_1_fu_1434_p2;

assign tmp_sum_2_V_1_fu_1340_p2 = (tmp_sum_6_V_1_reg_1759 + add_ln214_52_fu_1335_p2);

assign tmp_sum_2_V_2_fu_1345_p1 = tmp_sum_2_V_1_fu_1340_p2;

assign tmp_sum_3_V_1_fu_1372_p2 = (tmp_sum_7_V_1_reg_1765 + add_ln214_54_fu_1367_p2);

assign tmp_sum_3_V_2_fu_1377_p1 = tmp_sum_3_V_1_fu_1372_p2;

assign tmp_sum_4_V_1_fu_1133_p2 = (tmp_sum_12_V_1_fu_929_p2 + add_ln214_40_fu_1127_p2);

assign tmp_sum_4_V_2_fu_1241_p1 = tmp_sum_4_V_1_reg_1747;

assign tmp_sum_5_V_1_fu_1163_p2 = (tmp_sum_13_V_1_fu_946_p2 + add_ln214_42_fu_1157_p2);

assign tmp_sum_5_V_2_fu_1244_p1 = tmp_sum_5_V_1_reg_1753;

assign tmp_sum_6_V_1_fu_1193_p2 = (tmp_sum_14_V_1_fu_963_p2 + add_ln214_44_fu_1187_p2);

assign tmp_sum_6_V_2_fu_1247_p1 = tmp_sum_6_V_1_reg_1759;

assign tmp_sum_7_V_1_fu_1223_p2 = (tmp_sum_15_V_1_fu_980_p2 + add_ln214_46_fu_1217_p2);

assign tmp_sum_7_V_2_fu_1250_p1 = tmp_sum_7_V_1_reg_1765;

assign tmp_sum_8_V_1_fu_861_p2 = (trunc_ln700_17_reg_1608 + add_ln214_16_fu_856_p2);

assign tmp_sum_8_V_2_fu_866_p1 = tmp_sum_8_V_1_fu_861_p2;

assign tmp_sum_9_V_1_fu_878_p2 = (trunc_ln700_19_reg_1623 + add_ln214_18_fu_873_p2);

assign tmp_sum_9_V_2_fu_883_p1 = tmp_sum_9_V_1_fu_878_p2;

assign trunc_ln700_10_fu_475_p1 = subSumFifo_V_sum_V_5_dout[15:0];

assign trunc_ln700_11_fu_479_p1 = subSumFifo_V_sum_V_21_dout[15:0];

assign trunc_ln700_12_fu_497_p1 = subSumFifo_V_sum_V_6_dout[15:0];

assign trunc_ln700_13_fu_501_p1 = subSumFifo_V_sum_V_22_dout[15:0];

assign trunc_ln700_14_fu_519_p1 = subSumFifo_V_sum_V_7_dout[15:0];

assign trunc_ln700_15_fu_523_p1 = subSumFifo_V_sum_V_23_dout[15:0];

assign trunc_ln700_16_fu_541_p1 = subSumFifo_V_sum_V_8_dout[15:0];

assign trunc_ln700_17_fu_545_p1 = subSumFifo_V_sum_V_24_dout[15:0];

assign trunc_ln700_18_fu_563_p1 = subSumFifo_V_sum_V_9_dout[15:0];

assign trunc_ln700_19_fu_567_p1 = subSumFifo_V_sum_V_25_dout[15:0];

assign trunc_ln700_1_fu_369_p1 = subSumFifo_V_sum_V_16_dout[15:0];

assign trunc_ln700_20_fu_585_p1 = subSumFifo_V_sum_V_10_dout[15:0];

assign trunc_ln700_21_fu_589_p1 = subSumFifo_V_sum_V_26_dout[15:0];

assign trunc_ln700_22_fu_607_p1 = subSumFifo_V_sum_V_11_dout[15:0];

assign trunc_ln700_23_fu_611_p1 = subSumFifo_V_sum_V_27_dout[15:0];

assign trunc_ln700_24_fu_629_p1 = subSumFifo_V_sum_V_12_dout[15:0];

assign trunc_ln700_25_fu_633_p1 = subSumFifo_V_sum_V_28_dout[15:0];

assign trunc_ln700_26_fu_651_p1 = subSumFifo_V_sum_V_13_dout[15:0];

assign trunc_ln700_27_fu_655_p1 = subSumFifo_V_sum_V_29_dout[15:0];

assign trunc_ln700_28_fu_673_p1 = subSumFifo_V_sum_V_14_dout[15:0];

assign trunc_ln700_29_fu_677_p1 = subSumFifo_V_sum_V_30_dout[15:0];

assign trunc_ln700_2_fu_387_p1 = subSumFifo_V_sum_V_1_dout[15:0];

assign trunc_ln700_30_fu_695_p1 = subSumFifo_V_sum_V_15_dout[15:0];

assign trunc_ln700_31_fu_699_p1 = subSumFifo_V_sum_V_31_dout[15:0];

assign trunc_ln700_3_fu_391_p1 = subSumFifo_V_sum_V_17_dout[15:0];

assign trunc_ln700_4_fu_409_p1 = subSumFifo_V_sum_V_2_dout[15:0];

assign trunc_ln700_5_fu_413_p1 = subSumFifo_V_sum_V_18_dout[15:0];

assign trunc_ln700_6_fu_431_p1 = subSumFifo_V_sum_V_3_dout[15:0];

assign trunc_ln700_7_fu_435_p1 = subSumFifo_V_sum_V_19_dout[15:0];

assign trunc_ln700_8_fu_453_p1 = subSumFifo_V_sum_V_4_dout[15:0];

assign trunc_ln700_9_fu_457_p1 = subSumFifo_V_sum_V_20_dout[15:0];

assign trunc_ln700_fu_365_p1 = subSumFifo_V_sum_V_0_dout[15:0];

assign zext_ln214_10_fu_751_p1 = tmp_5_reg_1523;

assign zext_ln214_11_fu_768_p1 = tmp_6_reg_1538;

assign zext_ln214_12_fu_785_p1 = tmp_7_reg_1553;

assign zext_ln214_13_fu_802_p1 = tmp_8_reg_1568;

assign zext_ln214_14_fu_819_p1 = tmp_9_reg_1583;

assign zext_ln214_15_fu_836_p1 = tmp_10_reg_1598;

assign zext_ln214_16_fu_1229_p1 = add_ln214_33_reg_1723;

assign zext_ln214_17_fu_1232_p1 = add_ln214_35_reg_1729;

assign zext_ln214_18_fu_1235_p1 = add_ln214_37_reg_1735;

assign zext_ln214_19_fu_1238_p1 = add_ln214_39_reg_1741;

assign zext_ln214_1_fu_747_p1 = add_ln214_3_fu_742_p2;

assign zext_ln214_20_fu_853_p1 = tmp_11_reg_1613;

assign zext_ln214_22_fu_870_p1 = tmp_12_reg_1628;

assign zext_ln214_24_fu_1281_p1 = add_ln214_49_fu_1276_p2;

assign zext_ln214_25_fu_1313_p1 = add_ln214_51_fu_1308_p2;

assign zext_ln214_26_fu_887_p1 = tmp_13_reg_1643;

assign zext_ln214_28_fu_1422_p1 = add_ln214_57_fu_1417_p2;

assign zext_ln214_29_fu_904_p1 = tmp_14_reg_1658;

assign zext_ln214_2_fu_764_p1 = add_ln214_5_fu_759_p2;

assign zext_ln214_31_fu_921_p1 = tmp_15_reg_1673;

assign zext_ln214_33_fu_938_p1 = tmp_16_reg_1688;

assign zext_ln214_35_fu_955_p1 = tmp_17_reg_1703;

assign zext_ln214_37_fu_972_p1 = tmp_18_reg_1718;

assign zext_ln214_39_fu_1003_p1 = tmp_19_fu_995_p3;

assign zext_ln214_3_fu_781_p1 = add_ln214_7_fu_776_p2;

assign zext_ln214_40_fu_1033_p1 = tmp_20_fu_1025_p3;

assign zext_ln214_41_fu_1063_p1 = tmp_21_fu_1055_p3;

assign zext_ln214_42_fu_1093_p1 = tmp_22_fu_1085_p3;

assign zext_ln214_43_fu_1123_p1 = tmp_23_fu_1115_p3;

assign zext_ln214_45_fu_1153_p1 = tmp_24_fu_1145_p3;

assign zext_ln214_47_fu_1183_p1 = tmp_25_fu_1175_p3;

assign zext_ln214_49_fu_1213_p1 = tmp_26_fu_1205_p3;

assign zext_ln214_4_fu_798_p1 = add_ln214_9_fu_793_p2;

assign zext_ln214_51_fu_1267_p1 = tmp_27_fu_1259_p3;

assign zext_ln214_52_fu_1299_p1 = tmp_28_fu_1291_p3;

assign zext_ln214_53_fu_1331_p1 = tmp_29_fu_1323_p3;

assign zext_ln214_55_fu_1363_p1 = tmp_30_fu_1355_p3;

assign zext_ln214_57_fu_1409_p1 = tmp_31_reg_1791;

assign zext_ln214_58_fu_1426_p1 = tmp_32_reg_1796;

assign zext_ln214_5_fu_815_p1 = add_ln214_11_fu_810_p2;

assign zext_ln214_60_fu_1463_p1 = tmp_33_fu_1455_p3;

assign zext_ln214_6_fu_832_p1 = add_ln214_13_fu_827_p2;

assign zext_ln214_7_fu_849_p1 = add_ln214_15_fu_844_p2;

assign zext_ln214_8_fu_717_p1 = tmp_3_reg_1493;

assign zext_ln214_9_fu_734_p1 = tmp_4_reg_1508;

assign zext_ln214_fu_730_p1 = add_ln214_1_fu_725_p2;

endmodule //mac_finalize_ipv4_ch
