Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 20 23:36:36 2023
| Host         : DESKTOP-AG1PL4P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FSM_timing_summary_routed.rpt -pb FSM_timing_summary_routed.pb -rpx FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (22)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   80          inf        0.000                      0                   80           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 money[5]
                            (input port)
  Destination:            change[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.573ns  (logic 4.233ns (49.374%)  route 4.340ns (50.626%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  money[5] (IN)
                         net (fo=0)                   0.000     0.000    money[5]
    P21                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  money_IBUF[5]_inst/O
                         net (fo=4, routed)           1.349     2.174    accumulator_inst/money_IBUF[5]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.053     2.227 r  accumulator_inst/change0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.227    subtraction_inst/change_OBUF[4]_inst_i_1[1]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     2.537 r  subtraction_inst/change0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.537    subtraction_inst/change0_carry__0_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.597 r  subtraction_inst/change0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.597    subtraction_inst/change0_carry__1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     2.778 r  subtraction_inst/change0_carry__2/O[3]
                         net (fo=1, routed)           0.800     3.578    accumulator_inst/change0[15]
    SLICE_X0Y32          LUT2 (Prop_lut2_I1_O)        0.153     3.731 r  accumulator_inst/change_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.191     5.922    change_OBUF[15]
    E26                  OBUF (Prop_obuf_I_O)         2.650     8.573 r  change_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.573    change[15]
    E26                                                               r  change[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 money[5]
                            (input port)
  Destination:            change[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.460ns  (logic 4.255ns (50.290%)  route 4.206ns (49.710%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  money[5] (IN)
                         net (fo=0)                   0.000     0.000    money[5]
    P21                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  money_IBUF[5]_inst/O
                         net (fo=4, routed)           1.349     2.174    accumulator_inst/money_IBUF[5]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.053     2.227 r  accumulator_inst/change0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.227    subtraction_inst/change_OBUF[4]_inst_i_1[1]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     2.537 r  subtraction_inst/change0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.537    subtraction_inst/change0_carry__0_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.597 r  subtraction_inst/change0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.597    subtraction_inst/change0_carry__1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     2.809 r  subtraction_inst/change0_carry__2/O[1]
                         net (fo=1, routed)           0.817     3.626    accumulator_inst/change0[13]
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.170     3.796 r  accumulator_inst/change_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.040     5.836    change_OBUF[13]
    H26                  OBUF (Prop_obuf_I_O)         2.625     8.460 r  change_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.460    change[13]
    H26                                                               r  change[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 money[0]
                            (input port)
  Destination:            change[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 3.922ns (47.243%)  route 4.380ns (52.757%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  money[0] (IN)
                         net (fo=0)                   0.000     0.000    money[0]
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  money_IBUF[0]_inst/O
                         net (fo=4, routed)           1.370     2.192    accumulator_inst/money_IBUF[0]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.053     2.245 r  accumulator_inst/success_carry_i_8/O
                         net (fo=1, routed)           0.000     2.245    subtraction_inst/success_carry__0_0[0]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.558 r  subtraction_inst/success_carry/CO[3]
                         net (fo=1, routed)           0.000     2.558    subtraction_inst/success_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.616 r  subtraction_inst/success_carry__0/CO[3]
                         net (fo=18, routed)          1.123     3.739    accumulator_inst/CO[0]
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.064     3.803 r  accumulator_inst/change_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.887     5.690    change_OBUF[9]
    H24                  OBUF (Prop_obuf_I_O)         2.612     8.302 r  change_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.302    change[9]
    H24                                                               r  change[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 money[0]
                            (input port)
  Destination:            change[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.184ns  (logic 3.921ns (47.914%)  route 4.263ns (52.086%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  money[0] (IN)
                         net (fo=0)                   0.000     0.000    money[0]
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  money_IBUF[0]_inst/O
                         net (fo=4, routed)           1.370     2.192    accumulator_inst/money_IBUF[0]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.053     2.245 r  accumulator_inst/success_carry_i_8/O
                         net (fo=1, routed)           0.000     2.245    subtraction_inst/success_carry__0_0[0]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.558 r  subtraction_inst/success_carry/CO[3]
                         net (fo=1, routed)           0.000     2.558    subtraction_inst/success_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.616 r  subtraction_inst/success_carry__0/CO[3]
                         net (fo=18, routed)          0.862     3.477    accumulator_inst/CO[0]
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.056     3.533 r  accumulator_inst/change_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.031     5.565    change_OBUF[11]
    G21                  OBUF (Prop_obuf_I_O)         2.619     8.184 r  change_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.184    change[11]
    G21                                                               r  change[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 money[0]
                            (input port)
  Destination:            change[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 3.919ns (47.959%)  route 4.252ns (52.041%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  money[0] (IN)
                         net (fo=0)                   0.000     0.000    money[0]
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  money_IBUF[0]_inst/O
                         net (fo=4, routed)           1.370     2.192    accumulator_inst/money_IBUF[0]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.053     2.245 r  accumulator_inst/success_carry_i_8/O
                         net (fo=1, routed)           0.000     2.245    subtraction_inst/success_carry__0_0[0]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.558 r  subtraction_inst/success_carry/CO[3]
                         net (fo=1, routed)           0.000     2.558    subtraction_inst/success_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.616 r  subtraction_inst/success_carry__0/CO[3]
                         net (fo=18, routed)          1.120     3.736    accumulator_inst/CO[0]
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.062     3.798 r  accumulator_inst/change_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.762     5.560    change_OBUF[5]
    J25                  OBUF (Prop_obuf_I_O)         2.610     8.171 r  change_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.171    change[5]
    J25                                                               r  change[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 money[0]
                            (input port)
  Destination:            change[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.088ns  (logic 3.806ns (47.053%)  route 4.282ns (52.947%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  money[0] (IN)
                         net (fo=0)                   0.000     0.000    money[0]
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  money_IBUF[0]_inst/O
                         net (fo=4, routed)           1.370     2.192    accumulator_inst/money_IBUF[0]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.053     2.245 r  accumulator_inst/success_carry_i_8/O
                         net (fo=1, routed)           0.000     2.245    subtraction_inst/success_carry__0_0[0]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.558 r  subtraction_inst/success_carry/CO[3]
                         net (fo=1, routed)           0.000     2.558    subtraction_inst/success_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.616 r  subtraction_inst/success_carry__0/CO[3]
                         net (fo=18, routed)          1.120     3.736    accumulator_inst/CO[0]
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.053     3.789 r  accumulator_inst/change_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.792     5.581    change_OBUF[4]
    L22                  OBUF (Prop_obuf_I_O)         2.506     8.088 r  change_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.088    change[4]
    L22                                                               r  change[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 money[0]
                            (input port)
  Destination:            change[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.064ns  (logic 3.813ns (47.289%)  route 4.251ns (52.711%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  money[0] (IN)
                         net (fo=0)                   0.000     0.000    money[0]
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  money_IBUF[0]_inst/O
                         net (fo=4, routed)           1.370     2.192    accumulator_inst/money_IBUF[0]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.053     2.245 r  accumulator_inst/success_carry_i_8/O
                         net (fo=1, routed)           0.000     2.245    subtraction_inst/success_carry__0_0[0]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.558 r  subtraction_inst/success_carry/CO[3]
                         net (fo=1, routed)           0.000     2.558    subtraction_inst/success_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.616 r  subtraction_inst/success_carry__0/CO[3]
                         net (fo=18, routed)          1.123     3.739    accumulator_inst/CO[0]
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.053     3.792 r  accumulator_inst/change_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.758     5.550    change_OBUF[8]
    J21                  OBUF (Prop_obuf_I_O)         2.514     8.064 r  change_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.064    change[8]
    J21                                                               r  change[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 money[0]
                            (input port)
  Destination:            change[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.048ns  (logic 3.936ns (48.905%)  route 4.112ns (51.095%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  money[0] (IN)
                         net (fo=0)                   0.000     0.000    money[0]
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  money_IBUF[0]_inst/O
                         net (fo=4, routed)           1.370     2.192    accumulator_inst/money_IBUF[0]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.053     2.245 r  accumulator_inst/success_carry_i_8/O
                         net (fo=1, routed)           0.000     2.245    subtraction_inst/success_carry__0_0[0]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.558 r  subtraction_inst/success_carry/CO[3]
                         net (fo=1, routed)           0.000     2.558    subtraction_inst/success_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.616 r  subtraction_inst/success_carry__0/CO[3]
                         net (fo=18, routed)          0.979     3.595    accumulator_inst/CO[0]
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.068     3.663 r  accumulator_inst/change_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.763     5.426    change_OBUF[0]
    L23                  OBUF (Prop_obuf_I_O)         2.622     8.048 r  change_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.048    change[0]
    L23                                                               r  change[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 money[0]
                            (input port)
  Destination:            change[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.047ns  (logic 3.934ns (48.891%)  route 4.113ns (51.109%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  money[0] (IN)
                         net (fo=0)                   0.000     0.000    money[0]
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  money_IBUF[0]_inst/O
                         net (fo=4, routed)           1.370     2.192    accumulator_inst/money_IBUF[0]
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.053     2.245 r  accumulator_inst/success_carry_i_8/O
                         net (fo=1, routed)           0.000     2.245    subtraction_inst/success_carry__0_0[0]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.558 r  subtraction_inst/success_carry/CO[3]
                         net (fo=1, routed)           0.000     2.558    subtraction_inst/success_carry_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.616 r  subtraction_inst/success_carry__0/CO[3]
                         net (fo=18, routed)          0.861     3.476    accumulator_inst/CO[0]
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.057     3.533 r  accumulator_inst/change_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.883     5.416    change_OBUF[7]
    H22                  OBUF (Prop_obuf_I_O)         2.631     8.047 r  change_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.047    change[7]
    H22                                                               r  change[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 money[5]
                            (input port)
  Destination:            change[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.028ns  (logic 4.036ns (50.268%)  route 3.993ns (49.732%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  money[5] (IN)
                         net (fo=0)                   0.000     0.000    money[5]
    P21                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  money_IBUF[5]_inst/O
                         net (fo=4, routed)           1.349     2.174    accumulator_inst/money_IBUF[5]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.053     2.227 r  accumulator_inst/change0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.227    subtraction_inst/change_OBUF[4]_inst_i_1[1]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     2.537 r  subtraction_inst/change0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.537    subtraction_inst/change0_carry__0_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.597 r  subtraction_inst/change0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.597    subtraction_inst/change0_carry__1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     2.732 r  subtraction_inst/change0_carry__2/O[0]
                         net (fo=1, routed)           0.718     3.450    accumulator_inst/change0[12]
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.153     3.603 r  accumulator_inst/change_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.926     5.529    change_OBUF[12]
    H21                  OBUF (Prop_obuf_I_O)         2.499     8.028 r  change_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.028    change[12]
    H21                                                               r  change[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accumulator_inst/n_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accumulator_inst/n_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.190ns (68.084%)  route 0.089ns (31.916%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE                         0.000     0.000 r  accumulator_inst/n_reg[4]/C
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  accumulator_inst/n_reg[4]/Q
                         net (fo=6, routed)           0.089     0.189    accumulator_inst/balance_OBUF[4]
    SLICE_X1Y25          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     0.279 r  accumulator_inst/n_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.279    accumulator_inst/n_reg[4]_i_1_n_6
    SLICE_X1Y25          FDRE                                         r  accumulator_inst/n_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_inst/n_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accumulator_inst/n_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.190ns (65.358%)  route 0.101ns (34.642%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  accumulator_inst/n_reg[0]/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  accumulator_inst/n_reg[0]/Q
                         net (fo=6, routed)           0.101     0.201    accumulator_inst/balance_OBUF[0]
    SLICE_X1Y24          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     0.291 r  accumulator_inst/n_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.291    accumulator_inst/n_reg[0]_i_1_n_6
    SLICE_X1Y24          FDRE                                         r  accumulator_inst/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.128ns (43.318%)  route 0.167ns (56.682%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          0.167     0.267    accumulator_inst/state_OBUF[0]
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.028     0.295 r  accumulator_inst/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.295    accumulator_inst_n_17
    SLICE_X0Y28          FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.130ns (43.699%)  route 0.167ns (56.301%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          0.167     0.267    accumulator_inst/state_OBUF[0]
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.030     0.297 r  accumulator_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.297    accumulator_inst_n_16
    SLICE_X0Y28          FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_inst/n_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accumulator_inst/n_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.198ns (66.556%)  route 0.099ns (33.444%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE                         0.000     0.000 r  accumulator_inst/n_reg[6]/C
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  accumulator_inst/n_reg[6]/Q
                         net (fo=6, routed)           0.099     0.199    accumulator_inst/balance_OBUF[6]
    SLICE_X1Y25          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     0.297 r  accumulator_inst/n_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.297    accumulator_inst/n_reg[4]_i_1_n_4
    SLICE_X1Y25          FDRE                                         r  accumulator_inst/n_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_inst/n_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accumulator_inst/n_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.198ns (66.286%)  route 0.101ns (33.714%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  accumulator_inst/n_reg[2]/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  accumulator_inst/n_reg[2]/Q
                         net (fo=6, routed)           0.101     0.201    accumulator_inst/balance_OBUF[2]
    SLICE_X1Y24          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     0.299 r  accumulator_inst/n_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.299    accumulator_inst/n_reg[0]_i_1_n_4
    SLICE_X1Y24          FDRE                                         r  accumulator_inst/n_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.572%)  route 0.173ns (57.428%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          0.173     0.273    state_OBUF[0]
    SLICE_X0Y28          LUT3 (Prop_lut3_I2_O)        0.028     0.301 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.301    FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_inst/n_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accumulator_inst/n_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.177ns (57.719%)  route 0.130ns (42.281%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  accumulator_inst/n_reg[15]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  accumulator_inst/n_reg[15]/Q
                         net (fo=5, routed)           0.130     0.230    accumulator_inst/balance_OBUF[15]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.307 r  accumulator_inst/n_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.307    accumulator_inst/n_reg[12]_i_1_n_4
    SLICE_X1Y27          FDRE                                         r  accumulator_inst/n_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_inst/n_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accumulator_inst/n_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.219ns (71.340%)  route 0.088ns (28.660%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE                         0.000     0.000 r  accumulator_inst/n_reg[5]/C
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  accumulator_inst/n_reg[5]/Q
                         net (fo=6, routed)           0.088     0.188    accumulator_inst/balance_OBUF[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     0.307 r  accumulator_inst/n_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.307    accumulator_inst/n_reg[4]_i_1_n_5
    SLICE_X1Y25          FDRE                                         r  accumulator_inst/n_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulator_inst/n_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accumulator_inst/n_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.177ns (57.125%)  route 0.133ns (42.875%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  accumulator_inst/n_reg[11]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  accumulator_inst/n_reg[11]/Q
                         net (fo=5, routed)           0.133     0.233    accumulator_inst/balance_OBUF[11]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.310 r  accumulator_inst/n_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.310    accumulator_inst/n_reg[8]_i_1_n_4
    SLICE_X1Y26          FDRE                                         r  accumulator_inst/n_reg[11]/D
  -------------------------------------------------------------------    -------------------





