<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<title>TI Deep Learning Product User Guide: sTIDL_IOBufDesc_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TI Deep Learning Product User Guide
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structsTIDL__IOBufDesc__t.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">sTIDL_IOBufDesc_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This structure defines the Input and output buffer descriptors required for a given Layer group. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a79385409ecbb792b85e51d3159391ad5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a79385409ecbb792b85e51d3159391ad5">numInputBuf</a></td></tr>
<tr class="separator:a79385409ecbb792b85e51d3159391ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ff6345d642892a082bc16fc212e8dd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a88ff6345d642892a082bc16fc212e8dd">numOutputBuf</a></td></tr>
<tr class="separator:a88ff6345d642892a082bc16fc212e8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1aa3f3a4187e0d33c2340fcd945a83f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#ab1aa3f3a4187e0d33c2340fcd945a83f">numCores</a></td></tr>
<tr class="separator:ab1aa3f3a4187e0d33c2340fcd945a83f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5f310ec6de213ecfd703bb15699a89"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a5f5f310ec6de213ecfd703bb15699a89">numVirtualCores</a></td></tr>
<tr class="separator:a5f5f310ec6de213ecfd703bb15699a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfc90fd08ce45edbe2faadab4b8d806"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a3dfc90fd08ce45edbe2faadab4b8d806">numSuperBatches</a></td></tr>
<tr class="separator:a3dfc90fd08ce45edbe2faadab4b8d806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed897a28429349407ef1199a240f17ff"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#aed897a28429349407ef1199a240f17ff">inferenceMode</a></td></tr>
<tr class="separator:aed897a28429349407ef1199a240f17ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bbf5234c402974f46858f656065f52"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a96bbf5234c402974f46858f656065f52">inDataFormat</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:a96bbf5234c402974f46858f656065f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91db4d5c9d92ac320da085bb3cc779f0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a91db4d5c9d92ac320da085bb3cc779f0">inResizeType</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:a91db4d5c9d92ac320da085bb3cc779f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a3e9fe32bc179cf0ddec15048a4e60"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a06a3e9fe32bc179cf0ddec15048a4e60">resizeWidth</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:a06a3e9fe32bc179cf0ddec15048a4e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781c3127a255bae06545043e867d4a7a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a781c3127a255bae06545043e867d4a7a">resizeHeight</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:a781c3127a255bae06545043e867d4a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa03a91b85b878a38a221d5aacd4a7b8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#aaa03a91b85b878a38a221d5aacd4a7b8">inWidth</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:aaa03a91b85b878a38a221d5aacd4a7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c9781d37deb539f6262085e79d5d18"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#ae2c9781d37deb539f6262085e79d5d18">inHeight</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:ae2c9781d37deb539f6262085e79d5d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37e1f3e8fc2a327ad2cfe6d81ac8d33"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#ac37e1f3e8fc2a327ad2cfe6d81ac8d33">inNumChannels</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:ac37e1f3e8fc2a327ad2cfe6d81ac8d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce7a123fe05c3653daa93ef0d69b51f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a9ce7a123fe05c3653daa93ef0d69b51f">inChannelPitch</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:a9ce7a123fe05c3653daa93ef0d69b51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26135be212b23590be5c8522e0bfe132"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a26135be212b23590be5c8522e0bfe132">inNumBatches</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:a26135be212b23590be5c8522e0bfe132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b555f6895fb88ad342858f9caab22a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a13b555f6895fb88ad342858f9caab22a">inPadL</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:a13b555f6895fb88ad342858f9caab22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0efdefc2c06010943ad2c786b28116b1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a0efdefc2c06010943ad2c786b28116b1">inPadT</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:a0efdefc2c06010943ad2c786b28116b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3ee383d7f3503df5de78da07612b52"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a3e3ee383d7f3503df5de78da07612b52">inPadR</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:a3e3ee383d7f3503df5de78da07612b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a439f794021cb1b5d0fa640b284ffd91b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a439f794021cb1b5d0fa640b284ffd91b">inPadB</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:a439f794021cb1b5d0fa640b284ffd91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbd55aa83989fe021277c218a4f36292"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#adbd55aa83989fe021277c218a4f36292">inPadCh</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:adbd55aa83989fe021277c218a4f36292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87bb6223d468e810dddd30d12a570db2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a87bb6223d468e810dddd30d12a570db2">rawDataInElementType</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:a87bb6223d468e810dddd30d12a570db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6355e16b18c23ef04e8d447654da0d8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#ad6355e16b18c23ef04e8d447654da0d8">inElementType</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:ad6355e16b18c23ef04e8d447654da0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3fb398bed48884de3ed6bfcd3cad63c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#ab3fb398bed48884de3ed6bfcd3cad63c">inZeroPoint</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:ab3fb398bed48884de3ed6bfcd3cad63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae00933a0f95061f9283d79ff5db850ce"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#ae00933a0f95061f9283d79ff5db850ce">inLayout</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:ae00933a0f95061f9283d79ff5db850ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9da1461fe77df10c833163309870d660"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a9da1461fe77df10c833163309870d660">inDataId</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:a9da1461fe77df10c833163309870d660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b9ebdff951ec175a8588c53349ad02b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="itidl__ti_8h.html#af294a1d0464fb3b3bd6d8b4cab1a75bd">float32_tidl</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a2b9ebdff951ec175a8588c53349ad02b">inTensorScale</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td></tr>
<tr class="separator:a2b9ebdff951ec175a8588c53349ad02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df29622de6b95f5b21f18f988b27d29"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a9df29622de6b95f5b21f18f988b27d29">inDataName</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>][<a class="el" href="itidl__ti_8h.html#acc898815a213da018d1b08af7fb4719c">TIDL_STRING_SIZE</a>]</td></tr>
<tr class="separator:a9df29622de6b95f5b21f18f988b27d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2ca7b5b15916a3065e24ae713facef"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#ada2ca7b5b15916a3065e24ae713facef">outWidth</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:ada2ca7b5b15916a3065e24ae713facef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f71725f58d5babf71d1037e7425fb6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a78f71725f58d5babf71d1037e7425fb6">outHeight</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:a78f71725f58d5babf71d1037e7425fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dbd15840bbf1b8672744a4285f7bfda"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a2dbd15840bbf1b8672744a4285f7bfda">outNumChannels</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:a2dbd15840bbf1b8672744a4285f7bfda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1518148d4c1e0ed70c724eb4bc05e237"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a1518148d4c1e0ed70c724eb4bc05e237">outChannelPitch</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:a1518148d4c1e0ed70c724eb4bc05e237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2466dd403b17cccf979263944e706974"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a2466dd403b17cccf979263944e706974">outNumBatches</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:a2466dd403b17cccf979263944e706974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6c2bf0bc25467c5b4e9b40df9331dab"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#ae6c2bf0bc25467c5b4e9b40df9331dab">outPadL</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:ae6c2bf0bc25467c5b4e9b40df9331dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab0d2d151d6625a4c7a6c8184587481b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#aab0d2d151d6625a4c7a6c8184587481b">outPadT</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:aab0d2d151d6625a4c7a6c8184587481b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab49a02f45920bcb50af00dcf5cd0f49f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#ab49a02f45920bcb50af00dcf5cd0f49f">outPadR</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:ab49a02f45920bcb50af00dcf5cd0f49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d8f635d32033c468177b549751f5971"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a7d8f635d32033c468177b549751f5971">outPadB</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:a7d8f635d32033c468177b549751f5971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a263daf20d3bd2d5b360cd97d2f0af7cb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a263daf20d3bd2d5b360cd97d2f0af7cb">outPadCh</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:a263daf20d3bd2d5b360cd97d2f0af7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2aacc7a84f402f90205255f49844fa"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#aba2aacc7a84f402f90205255f49844fa">outElementType</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:aba2aacc7a84f402f90205255f49844fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5be554ff780463cc32932cca84a08c7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#aa5be554ff780463cc32932cca84a08c7">outDataId</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:aa5be554ff780463cc32932cca84a08c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37113b20535d0185fd672037cc2e04d3"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a37113b20535d0185fd672037cc2e04d3">outDataName</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>][<a class="el" href="itidl__ti_8h.html#acc898815a213da018d1b08af7fb4719c">TIDL_STRING_SIZE</a>]</td></tr>
<tr class="separator:a37113b20535d0185fd672037cc2e04d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fc700fe8d8cd829880299a89cbd01cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="itidl__ti_8h.html#af294a1d0464fb3b3bd6d8b4cab1a75bd">float32_tidl</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a0fc700fe8d8cd829880299a89cbd01cd">outTensorScale</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:a0fc700fe8d8cd829880299a89cbd01cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0050be4de12e97a57ae4c78b8323a6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a5f0050be4de12e97a57ae4c78b8323a6">outZeroPoint</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:a5f0050be4de12e97a57ae4c78b8323a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a749a31006c480cb77048adca79dad622"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsTIDL__IOBufDesc__t.html#a749a31006c480cb77048adca79dad622">outLayout</a> [<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td></tr>
<tr class="separator:a749a31006c480cb77048adca79dad622"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a79385409ecbb792b85e51d3159391ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79385409ecbb792b85e51d3159391ad5">&#9670;&nbsp;</a></span>numInputBuf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::numInputBuf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of Input buffer required by the Layer group </p>

</div>
</div>
<a id="a88ff6345d642892a082bc16fc212e8dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88ff6345d642892a082bc16fc212e8dd">&#9670;&nbsp;</a></span>numOutputBuf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::numOutputBuf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of Output buffer required by the Layer group </p>

</div>
</div>
<a id="ab1aa3f3a4187e0d33c2340fcd945a83f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1aa3f3a4187e0d33c2340fcd945a83f">&#9670;&nbsp;</a></span>numCores</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::numCores</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of cores used for compute </p>

</div>
</div>
<a id="a5f5f310ec6de213ecfd703bb15699a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5f310ec6de213ecfd703bb15699a89">&#9670;&nbsp;</a></span>numVirtualCores</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::numVirtualCores</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of virtual cores from application point of view for a given mode of implementation </p>

</div>
</div>
<a id="a3dfc90fd08ce45edbe2faadab4b8d806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dfc90fd08ce45edbe2faadab4b8d806">&#9670;&nbsp;</a></span>numSuperBatches</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::numSuperBatches</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of times batch processing call needs to be invoked in multi core devices (each call can handle numVirtualCores number of batches) </p>

</div>
</div>
<a id="aed897a28429349407ef1199a240f17ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed897a28429349407ef1199a240f17ff">&#9670;&nbsp;</a></span>inferenceMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inferenceMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIDL inference implementation mode <a class="el" href="itidl__ti_8h.html#aebb1cb90d65019d57ecae7fca9d7d40e">eTIDL_inferenceMode</a> </p>

</div>
</div>
<a id="a96bbf5234c402974f46858f656065f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96bbf5234c402974f46858f656065f52">&#9670;&nbsp;</a></span>inDataFormat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inDataFormat[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Input Tensor format <a class="el" href="itidl__ti_8h.html#ab6b0fc2c95abf8a22eff9b7413bcc796">eTIDL_inDataFormat</a> </p>

</div>
</div>
<a id="a91db4d5c9d92ac320da085bb3cc779f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91db4d5c9d92ac320da085bb3cc779f0">&#9670;&nbsp;</a></span>inResizeType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inResizeType[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Input Tensor resize Type <a class="el" href="itidl__ti_8h.html#a6a57046fc81eacab7929f999cdc81934">eTIDL_inResizeType</a> </p>

</div>
</div>
<a id="a06a3e9fe32bc179cf0ddec15048a4e60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a3e9fe32bc179cf0ddec15048a4e60">&#9670;&nbsp;</a></span>resizeWidth</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::resizeWidth[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Resize width for compressed image before crop </p>

</div>
</div>
<a id="a781c3127a255bae06545043e867d4a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a781c3127a255bae06545043e867d4a7a">&#9670;&nbsp;</a></span>resizeHeight</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::resizeHeight[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Resize Height for compressed image before crop </p>

</div>
</div>
<a id="aaa03a91b85b878a38a221d5aacd4a7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa03a91b85b878a38a221d5aacd4a7b8">&#9670;&nbsp;</a></span>inWidth</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inWidth[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Feature width of each input buffer </p>

</div>
</div>
<a id="ae2c9781d37deb539f6262085e79d5d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2c9781d37deb539f6262085e79d5d18">&#9670;&nbsp;</a></span>inHeight</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inHeight[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Feature Height of each input buffer </p>

</div>
</div>
<a id="ac37e1f3e8fc2a327ad2cfe6d81ac8d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac37e1f3e8fc2a327ad2cfe6d81ac8d33">&#9670;&nbsp;</a></span>inNumChannels</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inNumChannels[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of channels in each input buffer </p>

</div>
</div>
<a id="a9ce7a123fe05c3653daa93ef0d69b51f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce7a123fe05c3653daa93ef0d69b51f">&#9670;&nbsp;</a></span>inChannelPitch</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inChannelPitch[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Minimum Channel pitch for the input tensor </p>

</div>
</div>
<a id="a26135be212b23590be5c8522e0bfe132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26135be212b23590be5c8522e0bfe132">&#9670;&nbsp;</a></span>inNumBatches</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inNumBatches[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of Batches in each input buffer </p>

</div>
</div>
<a id="a13b555f6895fb88ad342858f9caab22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b555f6895fb88ad342858f9caab22a">&#9670;&nbsp;</a></span>inPadL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inPadL[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Left zero padding required for each input buffer </p>

</div>
</div>
<a id="a0efdefc2c06010943ad2c786b28116b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0efdefc2c06010943ad2c786b28116b1">&#9670;&nbsp;</a></span>inPadT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inPadT[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Top zero padding required for each input buffer </p>

</div>
</div>
<a id="a3e3ee383d7f3503df5de78da07612b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e3ee383d7f3503df5de78da07612b52">&#9670;&nbsp;</a></span>inPadR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inPadR[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Right zero padding required for each input buffer </p>

</div>
</div>
<a id="a439f794021cb1b5d0fa640b284ffd91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a439f794021cb1b5d0fa640b284ffd91b">&#9670;&nbsp;</a></span>inPadB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inPadB[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bottom zero padding required for each input buffer </p>

</div>
</div>
<a id="adbd55aa83989fe021277c218a4f36292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbd55aa83989fe021277c218a4f36292">&#9670;&nbsp;</a></span>inPadCh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inPadCh[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of extra channels required in each input buffer </p>

</div>
</div>
<a id="a87bb6223d468e810dddd30d12a570db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87bb6223d468e810dddd30d12a570db2">&#9670;&nbsp;</a></span>rawDataInElementType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::rawDataInElementType[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Element type of each input data buffer <a class="el" href="itidl__ti_8h.html#eTIDL_ElementType">eTIDL_ElementType</a> </p>

</div>
</div>
<a id="ad6355e16b18c23ef04e8d447654da0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6355e16b18c23ef04e8d447654da0d8">&#9670;&nbsp;</a></span>inElementType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inElementType[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Element type of each input buffer <a class="el" href="itidl__ti_8h.html#eTIDL_ElementType">eTIDL_ElementType</a> </p>

</div>
</div>
<a id="ab3fb398bed48884de3ed6bfcd3cad63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3fb398bed48884de3ed6bfcd3cad63c">&#9670;&nbsp;</a></span>inZeroPoint</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inZeroPoint[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>zero Point of each input data buffer </p>

</div>
</div>
<a id="ae00933a0f95061f9283d79ff5db850ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00933a0f95061f9283d79ff5db850ce">&#9670;&nbsp;</a></span>inLayout</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inLayout[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Layout of each input data buffer <a class="el" href="itidl__ti_8h.html#eTIDL_TensorLayout">eTIDL_TensorLayout</a> </p>

</div>
</div>
<a id="a9da1461fe77df10c833163309870d660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9da1461fe77df10c833163309870d660">&#9670;&nbsp;</a></span>inDataId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::inDataId[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data ID as per Net structure for each input buffer </p>

</div>
</div>
<a id="a2b9ebdff951ec175a8588c53349ad02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b9ebdff951ec175a8588c53349ad02b">&#9670;&nbsp;</a></span>inTensorScale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="itidl__ti_8h.html#af294a1d0464fb3b3bd6d8b4cab1a75bd">float32_tidl</a> sTIDL_IOBufDesc_t::inTensorScale[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tensor scale for input data </p>

</div>
</div>
<a id="a9df29622de6b95f5b21f18f988b27d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9df29622de6b95f5b21f18f988b27d29">&#9670;&nbsp;</a></span>inDataName</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t sTIDL_IOBufDesc_t::inDataName[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a06111832cd60d09ddd21325c054cfd71">TIDL_MAX_ALG_IN_BUFS</a>][<a class="el" href="itidl__ti_8h.html#acc898815a213da018d1b08af7fb4719c">TIDL_STRING_SIZE</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>In Tensor name in the original input networks </p>

</div>
</div>
<a id="ada2ca7b5b15916a3065e24ae713facef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada2ca7b5b15916a3065e24ae713facef">&#9670;&nbsp;</a></span>outWidth</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::outWidth[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Feature width of each output buffer </p>

</div>
</div>
<a id="a78f71725f58d5babf71d1037e7425fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78f71725f58d5babf71d1037e7425fb6">&#9670;&nbsp;</a></span>outHeight</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::outHeight[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Feature Height of each output buffer </p>

</div>
</div>
<a id="a2dbd15840bbf1b8672744a4285f7bfda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dbd15840bbf1b8672744a4285f7bfda">&#9670;&nbsp;</a></span>outNumChannels</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::outNumChannels[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of channels in each output buffer </p>

</div>
</div>
<a id="a1518148d4c1e0ed70c724eb4bc05e237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1518148d4c1e0ed70c724eb4bc05e237">&#9670;&nbsp;</a></span>outChannelPitch</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::outChannelPitch[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel pitch for the output tensor </p>

</div>
</div>
<a id="a2466dd403b17cccf979263944e706974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2466dd403b17cccf979263944e706974">&#9670;&nbsp;</a></span>outNumBatches</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::outNumBatches[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of Batches in each output buffer </p>

</div>
</div>
<a id="ae6c2bf0bc25467c5b4e9b40df9331dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6c2bf0bc25467c5b4e9b40df9331dab">&#9670;&nbsp;</a></span>outPadL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::outPadL[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Left zero padding required for each output buffer </p>

</div>
</div>
<a id="aab0d2d151d6625a4c7a6c8184587481b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab0d2d151d6625a4c7a6c8184587481b">&#9670;&nbsp;</a></span>outPadT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::outPadT[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>top zero padding required for each output buffer </p>

</div>
</div>
<a id="ab49a02f45920bcb50af00dcf5cd0f49f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab49a02f45920bcb50af00dcf5cd0f49f">&#9670;&nbsp;</a></span>outPadR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::outPadR[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Right zero padding required for each output buffer </p>

</div>
</div>
<a id="a7d8f635d32033c468177b549751f5971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d8f635d32033c468177b549751f5971">&#9670;&nbsp;</a></span>outPadB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::outPadB[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bottom zero padding required for each output buffer </p>

</div>
</div>
<a id="a263daf20d3bd2d5b360cd97d2f0af7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a263daf20d3bd2d5b360cd97d2f0af7cb">&#9670;&nbsp;</a></span>outPadCh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::outPadCh[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of extra channels required in each output buffer </p>

</div>
</div>
<a id="aba2aacc7a84f402f90205255f49844fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2aacc7a84f402f90205255f49844fa">&#9670;&nbsp;</a></span>outElementType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::outElementType[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Element type of each output buffer <a class="el" href="itidl__ti_8h.html#eTIDL_ElementType">eTIDL_ElementType</a> </p>

</div>
</div>
<a id="aa5be554ff780463cc32932cca84a08c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5be554ff780463cc32932cca84a08c7">&#9670;&nbsp;</a></span>outDataId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::outDataId[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data ID as per Net structure for each output buffer </p>

</div>
</div>
<a id="a37113b20535d0185fd672037cc2e04d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37113b20535d0185fd672037cc2e04d3">&#9670;&nbsp;</a></span>outDataName</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t sTIDL_IOBufDesc_t::outDataName[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>][<a class="el" href="itidl__ti_8h.html#acc898815a213da018d1b08af7fb4719c">TIDL_STRING_SIZE</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Out Tensor name in the original input networks </p>

</div>
</div>
<a id="a0fc700fe8d8cd829880299a89cbd01cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fc700fe8d8cd829880299a89cbd01cd">&#9670;&nbsp;</a></span>outTensorScale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="itidl__ti_8h.html#af294a1d0464fb3b3bd6d8b4cab1a75bd">float32_tidl</a> sTIDL_IOBufDesc_t::outTensorScale[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TensorScale of each input data buffer </p>

</div>
</div>
<a id="a5f0050be4de12e97a57ae4c78b8323a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f0050be4de12e97a57ae4c78b8323a6">&#9670;&nbsp;</a></span>outZeroPoint</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::outZeroPoint[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>zero Point of each input data buffer </p>

</div>
</div>
<a id="a749a31006c480cb77048adca79dad622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a749a31006c480cb77048adca79dad622">&#9670;&nbsp;</a></span>outLayout</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t sTIDL_IOBufDesc_t::outLayout[<a class="el" href="itidl__ti_8h.html#a2c12ddb449d24d619eb326061c0fbe61">TIDL_MAX_NUM_CORES</a> *<a class="el" href="itidl__ti_8h.html#a448839ba07a518d438513ea611838a0d">TIDL_MAX_ALG_OUT_BUFS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Layout of each input data buffer <a class="el" href="itidl__ti_8h.html#eTIDL_TensorLayout">eTIDL_TensorLayout</a> </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structsTIDL__IOBufDesc__t.html">sTIDL_IOBufDesc_t</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
