{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699378868314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699378868322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 09:41:08 2023 " "Processing started: Tue Nov 07 09:41:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699378868322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378868322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task3 -c task3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task3 -c task3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378868322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699378868698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699378868698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/vga_adapter.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378875652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task3 " "Found entity 1: task3" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378875664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_x VGA_X fillscreenb.sv(3) " "Verilog HDL Declaration information at fillscreenb.sv(3): object \"vga_x\" differs only in case from object \"VGA_X\" in the same scope" {  } { { "fillscreenb.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/fillscreenb.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378875664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_y VGA_Y fillscreenb.sv(3) " "Verilog HDL Declaration information at fillscreenb.sv(3): object \"vga_y\" differs only in case from object \"VGA_Y\" in the same scope" {  } { { "fillscreenb.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/fillscreenb.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378875664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fillscreenb.sv(2) " "Verilog HDL Declaration information at fillscreenb.sv(2): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "fillscreenb.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/fillscreenb.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378875664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fillscreenb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fillscreenb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fillscreenb " "Found entity 1: fillscreenb" {  } { { "fillscreenb.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/fillscreenb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378875664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE circle.sv(3) " "Verilog HDL Declaration information at circle.sv(3): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378875668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circle.sv 1 1 " "Found 1 design units, including 1 entities, in source file circle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circle " "Found entity 1: circle" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378875668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task3 " "Elaborating entity \"task3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699378875679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 task3.sv(49) " "Verilog HDL assignment warning at task3.sv(49): truncated value with size 8 to match size of target (3)" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875679 "|task3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 task3.sv(96) " "Verilog HDL assignment warning at task3.sv(96): truncated value with size 32 to match size of target (3)" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875694 "|task3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 task3.sv(99) " "Verilog HDL assignment warning at task3.sv(99): truncated value with size 32 to match size of target (3)" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875694 "|task3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 task3.sv(100) " "Verilog HDL assignment warning at task3.sv(100): truncated value with size 32 to match size of target (3)" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875694 "|task3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 task3.sv(101) " "Verilog HDL assignment warning at task3.sv(101): truncated value with size 32 to match size of target (3)" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875694 "|task3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 task3.sv(104) " "Verilog HDL assignment warning at task3.sv(104): truncated value with size 32 to match size of target (3)" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875694 "|task3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 task3.sv(106) " "Verilog HDL assignment warning at task3.sv(106): truncated value with size 32 to match size of target (4)" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875694 "|task3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 task3.sv(108) " "Verilog HDL assignment warning at task3.sv(108): truncated value with size 32 to match size of target (3)" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875695 "|task3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task3.sv(2) " "Output port \"LEDR\" at task3.sv(2) has no driver" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378875696 "|task3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 task3.sv(3) " "Output port \"HEX0\" at task3.sv(3) has no driver" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378875696 "|task3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 task3.sv(3) " "Output port \"HEX1\" at task3.sv(3) has no driver" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378875696 "|task3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 task3.sv(3) " "Output port \"HEX2\" at task3.sv(3) has no driver" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378875696 "|task3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 task3.sv(4) " "Output port \"HEX3\" at task3.sv(4) has no driver" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378875696 "|task3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 task3.sv(4) " "Output port \"HEX4\" at task3.sv(4) has no driver" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378875696 "|task3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 task3.sv(4) " "Output port \"HEX5\" at task3.sv(4) has no driver" {  } { { "task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378875696 "|task3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fillscreenb fillscreenb:fsb " "Elaborating entity \"fillscreenb\" for hierarchy \"fillscreenb:fsb\"" {  } { { "task3.sv" "fsb" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378875706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fillscreenb.sv(37) " "Verilog HDL assignment warning at fillscreenb.sv(37): truncated value with size 32 to match size of target (8)" {  } { { "fillscreenb.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/fillscreenb.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875708 "|task3|fillscreenb:fsb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fillscreenb.sv(41) " "Verilog HDL assignment warning at fillscreenb.sv(41): truncated value with size 32 to match size of target (7)" {  } { { "fillscreenb.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/fillscreenb.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875708 "|task3|fillscreenb:fsb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circle circle:cir " "Elaborating entity \"circle\" for hierarchy \"circle:cir\"" {  } { { "task3.sv" "cir" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378875714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 circle.sv(26) " "Verilog HDL assignment warning at circle.sv(26): truncated value with size 32 to match size of target (3)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875714 "|task3|circle:cir"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel_x circle.sv(34) " "Verilog HDL Always Construct warning at circle.sv(34): inferring latch(es) for variable \"pixel_x\", which holds its previous value in one or more paths through the always construct" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699378875714 "|task3|circle:cir"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel_y circle.sv(34) " "Verilog HDL Always Construct warning at circle.sv(34): inferring latch(es) for variable \"pixel_y\", which holds its previous value in one or more paths through the always construct" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699378875714 "|task3|circle:cir"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "circle.sv(34) " "SystemVerilog RTL Coding error at circle.sv(34): always_comb construct does not infer purely combinational logic." {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1699378875714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 circle.sv(92) " "Verilog HDL assignment warning at circle.sv(92): truncated value with size 32 to match size of target (9)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875714 "|task3|circle:cir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 circle.sv(107) " "Verilog HDL assignment warning at circle.sv(107): truncated value with size 32 to match size of target (8)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875714 "|task3|circle:cir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 circle.sv(109) " "Verilog HDL assignment warning at circle.sv(109): truncated value with size 32 to match size of target (9)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875717 "|task3|circle:cir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 circle.sv(111) " "Verilog HDL assignment warning at circle.sv(111): truncated value with size 32 to match size of target (8)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875717 "|task3|circle:cir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 circle.sv(112) " "Verilog HDL assignment warning at circle.sv(112): truncated value with size 32 to match size of target (9)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378875717 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_y\[0\] circle.sv(34) " "Inferred latch for \"pixel_y\[0\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875723 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_y\[1\] circle.sv(34) " "Inferred latch for \"pixel_y\[1\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875723 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_y\[2\] circle.sv(34) " "Inferred latch for \"pixel_y\[2\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875723 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_y\[3\] circle.sv(34) " "Inferred latch for \"pixel_y\[3\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875723 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_y\[4\] circle.sv(34) " "Inferred latch for \"pixel_y\[4\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875723 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_y\[5\] circle.sv(34) " "Inferred latch for \"pixel_y\[5\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875723 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_y\[6\] circle.sv(34) " "Inferred latch for \"pixel_y\[6\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875723 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_y\[7\] circle.sv(34) " "Inferred latch for \"pixel_y\[7\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875723 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_x\[0\] circle.sv(34) " "Inferred latch for \"pixel_x\[0\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875723 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_x\[1\] circle.sv(34) " "Inferred latch for \"pixel_x\[1\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875723 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_x\[2\] circle.sv(34) " "Inferred latch for \"pixel_x\[2\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875723 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_x\[3\] circle.sv(34) " "Inferred latch for \"pixel_x\[3\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875723 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_x\[4\] circle.sv(34) " "Inferred latch for \"pixel_x\[4\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875723 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_x\[5\] circle.sv(34) " "Inferred latch for \"pixel_x\[5\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875723 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_x\[6\] circle.sv(34) " "Inferred latch for \"pixel_x\[6\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875724 "|task3|circle:cir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_x\[7\] circle.sv(34) " "Inferred latch for \"pixel_x\[7\]\" at circle.sv(34)" {  } { { "circle.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/circle.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875724 "|task3|circle:cir"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "circle:cir " "Can't elaborate user hierarchy \"circle:cir\"" {  } { { "task3.sv" "cir" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/task3.sv" 55 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378875727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/output_files/task3.map.smsg " "Generated suppressed messages file C:/Users/sants/Desktop/CPEN-311/Lab4_submit/task3/output_files/task3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875750 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699378875794 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 07 09:41:15 2023 " "Processing ended: Tue Nov 07 09:41:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699378875794 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699378875794 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699378875794 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378875794 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 26 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 26 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378876448 ""}
