/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/synthesis/fabric_primitive_example_design_7_post_synth.eblif --output primitive_example_design_7_pin_loc.place --assign_unconstrained_pins in_define_order --clk_map primitive_example_design_7.temp_file_clkmap --read_repack /nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/fpga_repack_constraints.xml --write_repack primitive_example_design_7_repack_constraints.xml --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/synthesis/config.json
