
Lampe.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000109c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000120  00800060  0000109c  00001110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000024d  00800180  000011bc  00001230  2**0
                  ALLOC
  3 .debug_aranges 00000040  00000000  00000000  00001230  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000003d6  00000000  00000000  00001270  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000bd4  00000000  00000000  00001646  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000003b5  00000000  00000000  0000221a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000c5e  00000000  00000000  000025cf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000210  00000000  00000000  00003230  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000429  00000000  00000000  00003440  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003e2  00000000  00000000  00003869  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000048  00000000  00000000  00003c4b  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
       2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
       4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
       6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
       8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
       a:	c6 c4       	rjmp	.+2444   	; 0x998 <__vector_5>
       c:	a0 c4       	rjmp	.+2368   	; 0x94e <__vector_6>
       e:	f6 c4       	rjmp	.+2540   	; 0x9fc <__vector_7>
      10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
      12:	4c c0       	rjmp	.+152    	; 0xac <__vector_9>
      14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
      16:	20 c1       	rjmp	.+576    	; 0x258 <__vector_11>
      18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
      1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
      1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
      1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
      20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
      22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
      24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
      26:	11 24       	eor	r1, r1
      28:	1f be       	out	0x3f, r1	; 63
      2a:	cf e5       	ldi	r28, 0x5F	; 95
      2c:	d4 e0       	ldi	r29, 0x04	; 4
      2e:	de bf       	out	0x3e, r29	; 62
      30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
      32:	11 e0       	ldi	r17, 0x01	; 1
      34:	a0 e6       	ldi	r26, 0x60	; 96
      36:	b0 e0       	ldi	r27, 0x00	; 0
      38:	ec e9       	ldi	r30, 0x9C	; 156
      3a:	f0 e1       	ldi	r31, 0x10	; 16
      3c:	02 c0       	rjmp	.+4      	; 0x42 <.do_copy_data_start>

0000003e <.do_copy_data_loop>:
      3e:	05 90       	lpm	r0, Z+
      40:	0d 92       	st	X+, r0

00000042 <.do_copy_data_start>:
      42:	a0 38       	cpi	r26, 0x80	; 128
      44:	b1 07       	cpc	r27, r17
      46:	d9 f7       	brne	.-10     	; 0x3e <.do_copy_data_loop>

00000048 <__do_clear_bss>:
      48:	13 e0       	ldi	r17, 0x03	; 3
      4a:	a0 e8       	ldi	r26, 0x80	; 128
      4c:	b1 e0       	ldi	r27, 0x01	; 1
      4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
      50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
      52:	ad 3c       	cpi	r26, 0xCD	; 205
      54:	b1 07       	cpc	r27, r17
      56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
      58:	60 d3       	rcall	.+1728   	; 0x71a <main>
      5a:	1e c8       	rjmp	.-4036   	; 0xfffff098 <__eeprom_end+0xff7ef098>

0000005c <__bad_interrupt>:
      5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <get_csum_index>:
	_delay_ms(1000);
	rcvbuf_invalid = TRUE;
	setupmode = FALSE;
};

int get_csum_index(){
      5e:	20 e0       	ldi	r18, 0x00	; 0
      60:	30 e0       	ldi	r19, 0x00	; 0
      62:	02 c0       	rjmp	.+4      	; 0x68 <get_csum_index+0xa>
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
      64:	2f 5f       	subi	r18, 0xFF	; 255
      66:	3f 4f       	sbci	r19, 0xFF	; 255
	setupmode = FALSE;
};

int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
      68:	f9 01       	movw	r30, r18
      6a:	ee 5f       	subi	r30, 0xFE	; 254
      6c:	fe 4f       	sbci	r31, 0xFE	; 254
      6e:	80 81       	ld	r24, Z
      70:	88 23       	and	r24, r24
      72:	c1 f7       	brne	.-16     	; 0x64 <get_csum_index+0x6>
      74:	02 c0       	rjmp	.+4      	; 0x7a <get_csum_index+0x1c>
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
		csumindex--;
      76:	21 50       	subi	r18, 0x01	; 1
      78:	30 40       	sbci	r19, 0x00	; 0
int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
      7a:	80 81       	ld	r24, Z
      7c:	31 97       	sbiw	r30, 0x01	; 1
      7e:	8c 37       	cpi	r24, 0x7C	; 124
      80:	d1 f7       	brne	.-12     	; 0x76 <get_csum_index+0x18>
      82:	2f 5f       	subi	r18, 0xFF	; 255
      84:	3f 4f       	sbci	r19, 0xFF	; 255
		csumindex--;
	}
	csumindex++;
	return(csumindex);
}
      86:	c9 01       	movw	r24, r18
      88:	08 95       	ret

0000008a <set_send_trace>:
	}
	signbuf_empty=FALSE;
}*/


void set_send_trace(){
      8a:	80 91 04 01 	lds	r24, 0x0104
      8e:	80 33       	cpi	r24, 0x30	; 48
      90:	29 f4       	brne	.+10     	; 0x9c <set_send_trace+0x12>
	if(rcvbuf[2]=='0'){
		send_trace_mode=FALSE;
      92:	10 92 91 01 	sts	0x0191, r1
      96:	10 92 90 01 	sts	0x0190, r1
      9a:	08 95       	ret
	}	else	{
			send_trace_mode=TRUE;
      9c:	81 e0       	ldi	r24, 0x01	; 1
      9e:	90 e0       	ldi	r25, 0x00	; 0
      a0:	90 93 91 01 	sts	0x0191, r25
      a4:	80 93 90 01 	sts	0x0190, r24
      a8:	08 95       	ret

000000aa <insert_in_command_buffer>:
		Schildslotsused++;
	};
	signbuf_empty = FALSE;
};

void insert_in_command_buffer(){
      aa:	08 95       	ret

000000ac <__vector_9>:
}


// Timer 0 overflow interrupt service routine
ISR(TIMER0_OVF_vect) 
{
      ac:	1f 92       	push	r1
      ae:	0f 92       	push	r0
      b0:	0f b6       	in	r0, 0x3f	; 63
      b2:	0f 92       	push	r0
      b4:	11 24       	eor	r1, r1
// Place your code here
}
      b6:	0f 90       	pop	r0
      b8:	0f be       	out	0x3f, r0	; 63
      ba:	0f 90       	pop	r0
      bc:	1f 90       	pop	r1
      be:	18 95       	reti

000000c0 <calculate_overwriteslot>:
			send_trace_mode=TRUE;
	}
}


int calculate_overwriteslot(){
      c0:	0f 93       	push	r16
      c2:	1f 93       	push	r17
      c4:	cf 93       	push	r28
      c6:	df 93       	push	r29
int overwrite=nextSchildOverwriteslot;
      c8:	c0 91 92 01 	lds	r28, 0x0192
      cc:	d0 91 93 01 	lds	r29, 0x0193
	for(int i=0; i<Schildslotsused; i++){
      d0:	40 91 96 01 	lds	r20, 0x0196
      d4:	50 91 97 01 	lds	r21, 0x0197
      d8:	20 e0       	ldi	r18, 0x00	; 0
      da:	30 e0       	ldi	r19, 0x00	; 0
      dc:	20 c0       	rjmp	.+64     	; 0x11e <calculate_overwriteslot+0x5e>
      de:	c9 01       	movw	r24, r18
      e0:	88 0f       	add	r24, r24
      e2:	99 1f       	adc	r25, r25
      e4:	f9 01       	movw	r30, r18
      e6:	65 e0       	ldi	r22, 0x05	; 5
      e8:	ee 0f       	add	r30, r30
      ea:	ff 1f       	adc	r31, r31
      ec:	6a 95       	dec	r22
      ee:	e1 f7       	brne	.-8      	; 0xe8 <calculate_overwriteslot+0x28>
      f0:	e8 1b       	sub	r30, r24
      f2:	f9 0b       	sbc	r31, r25
      f4:	ee 0f       	add	r30, r30
      f6:	ff 1f       	adc	r31, r31
      f8:	e4 55       	subi	r30, 0x54	; 84
      fa:	fe 4f       	sbci	r31, 0xFE	; 254
      fc:	a4 e0       	ldi	r26, 0x04	; 4
      fe:	b1 e0       	ldi	r27, 0x01	; 1
		for(int j=2; i<7; j++){
			if(schildbuffer[i][j]==rcvbuf[j]){
     100:	90 81       	ld	r25, Z
     102:	8c 91       	ld	r24, X
     104:	98 17       	cp	r25, r24
     106:	49 f4       	brne	.+18     	; 0x11a <calculate_overwriteslot+0x5a>
				if(schildbuffer[i][j]=='|'){
     108:	9c 37       	cpi	r25, 0x7C	; 124
     10a:	09 f4       	brne	.+2      	; 0x10e <calculate_overwriteslot+0x4e>
     10c:	e9 01       	movw	r28, r18
     10e:	31 96       	adiw	r30, 0x01	; 1
     110:	11 96       	adiw	r26, 0x01	; 1
     112:	f6 cf       	rjmp	.-20     	; 0x100 <calculate_overwriteslot+0x40>


int calculate_overwriteslot(){
int overwrite=nextSchildOverwriteslot;
	for(int i=0; i<Schildslotsused; i++){
		for(int j=2; i<7; j++){
     114:	27 30       	cpi	r18, 0x07	; 7
     116:	31 05       	cpc	r19, r1
     118:	14 f3       	brlt	.-60     	; 0xde <calculate_overwriteslot+0x1e>
}


int calculate_overwriteslot(){
int overwrite=nextSchildOverwriteslot;
	for(int i=0; i<Schildslotsused; i++){
     11a:	2f 5f       	subi	r18, 0xFF	; 255
     11c:	3f 4f       	sbci	r19, 0xFF	; 255
     11e:	24 17       	cp	r18, r20
     120:	35 07       	cpc	r19, r21
     122:	c4 f3       	brlt	.-16     	; 0x114 <calculate_overwriteslot+0x54>
			}	else{
					break;
			}
		}
	}
	sprintf(tempstring, "write to slot %d ", overwrite);
     124:	df 93       	push	r29
     126:	cf 93       	push	r28
     128:	80 e6       	ldi	r24, 0x60	; 96
     12a:	90 e0       	ldi	r25, 0x00	; 0
     12c:	9f 93       	push	r25
     12e:	8f 93       	push	r24
     130:	05 e5       	ldi	r16, 0x55	; 85
     132:	13 e0       	ldi	r17, 0x03	; 3
     134:	1f 93       	push	r17
     136:	0f 93       	push	r16
     138:	c1 d4       	rcall	.+2434   	; 0xabc <sprintf>
	uartSW_puts(tempstring);
     13a:	c8 01       	movw	r24, r16
     13c:	e9 d3       	rcall	.+2002   	; 0x910 <uartSW_puts>
     13e:	8d b7       	in	r24, 0x3d	; 61
     140:	9e b7       	in	r25, 0x3e	; 62
     142:	06 96       	adiw	r24, 0x06	; 6
     144:	0f b6       	in	r0, 0x3f	; 63
     146:	f8 94       	cli
     148:	9e bf       	out	0x3e, r25	; 62
     14a:	0f be       	out	0x3f, r0	; 63
     14c:	8d bf       	out	0x3d, r24	; 61
	return(overwrite);
}
     14e:	ce 01       	movw	r24, r28
     150:	df 91       	pop	r29
     152:	cf 91       	pop	r28
     154:	1f 91       	pop	r17
     156:	0f 91       	pop	r16
     158:	08 95       	ret

0000015a <send_next_ad>:
	uartSW_putc('<');
	uartSW_puts(schildbuffer[nextSchildShowslot]);
	uartSW_putc('>');
	nextSchildShowslot=(nextSchildShowslot+1)%Schildslotsused;
}
void send_next_ad(){
     15a:	8c e3       	ldi	r24, 0x3C	; 60
     15c:	bf d3       	rcall	.+1918   	; 0x8dc <uartSW_putc>
	uartSW_putc('<');
	uartSW_puts(adbuffer[nextAdShowslot]);
     15e:	20 91 9a 01 	lds	r18, 0x019A
     162:	30 91 9b 01 	lds	r19, 0x019B
     166:	88 e7       	ldi	r24, 0x78	; 120
     168:	90 e0       	ldi	r25, 0x00	; 0
     16a:	ac 01       	movw	r20, r24
     16c:	24 9f       	mul	r18, r20
     16e:	c0 01       	movw	r24, r0
     170:	25 9f       	mul	r18, r21
     172:	90 0d       	add	r25, r0
     174:	34 9f       	mul	r19, r20
     176:	90 0d       	add	r25, r0
     178:	11 24       	eor	r1, r1
     17a:	8b 59       	subi	r24, 0x9B	; 155
     17c:	9d 4f       	sbci	r25, 0xFD	; 253
     17e:	c8 d3       	rcall	.+1936   	; 0x910 <uartSW_puts>
	uartSW_putc('>');
     180:	8e e3       	ldi	r24, 0x3E	; 62
     182:	ac d3       	rcall	.+1880   	; 0x8dc <uartSW_putc>
	nextAdShowslot=(nextAdShowslot+1)%Adslotsused;
     184:	80 91 9a 01 	lds	r24, 0x019A
     188:	90 91 9b 01 	lds	r25, 0x019B
     18c:	60 91 9c 01 	lds	r22, 0x019C
     190:	70 91 9d 01 	lds	r23, 0x019D
     194:	01 96       	adiw	r24, 0x01	; 1
     196:	22 d7       	rcall	.+3652   	; 0xfdc <__divmodhi4>
     198:	90 93 9b 01 	sts	0x019B, r25
     19c:	80 93 9a 01 	sts	0x019A, r24
}
     1a0:	08 95       	ret

000001a2 <send_next_sign>:
			rcvbuf_invalid= TRUE;	
	}
}


void send_next_sign(){
     1a2:	8c e3       	ldi	r24, 0x3C	; 60
     1a4:	9b d3       	rcall	.+1846   	; 0x8dc <uartSW_putc>
	uartSW_putc('<');
	uartSW_puts(schildbuffer[nextSchildShowslot]);
     1a6:	20 91 94 01 	lds	r18, 0x0194
     1aa:	30 91 95 01 	lds	r19, 0x0195
     1ae:	8c e3       	ldi	r24, 0x3C	; 60
     1b0:	90 e0       	ldi	r25, 0x00	; 0
     1b2:	ac 01       	movw	r20, r24
     1b4:	24 9f       	mul	r18, r20
     1b6:	c0 01       	movw	r24, r0
     1b8:	25 9f       	mul	r18, r21
     1ba:	90 0d       	add	r25, r0
     1bc:	34 9f       	mul	r19, r20
     1be:	90 0d       	add	r25, r0
     1c0:	11 24       	eor	r1, r1
     1c2:	86 55       	subi	r24, 0x56	; 86
     1c4:	9e 4f       	sbci	r25, 0xFE	; 254
     1c6:	a4 d3       	rcall	.+1864   	; 0x910 <uartSW_puts>
	uartSW_putc('>');
     1c8:	8e e3       	ldi	r24, 0x3E	; 62
     1ca:	88 d3       	rcall	.+1808   	; 0x8dc <uartSW_putc>
	nextSchildShowslot=(nextSchildShowslot+1)%Schildslotsused;
     1cc:	80 91 94 01 	lds	r24, 0x0194
     1d0:	90 91 95 01 	lds	r25, 0x0195
     1d4:	60 91 96 01 	lds	r22, 0x0196
     1d8:	70 91 97 01 	lds	r23, 0x0197
     1dc:	01 96       	adiw	r24, 0x01	; 1
     1de:	fe d6       	rcall	.+3580   	; 0xfdc <__divmodhi4>
     1e0:	90 93 95 01 	sts	0x0195, r25
     1e4:	80 93 94 01 	sts	0x0194, r24
}
     1e8:	08 95       	ret

000001ea <forward_packet>:
	sprintf(tempstring, "write to slot %d ", overwrite);
	uartSW_puts(tempstring);
	return(overwrite);
}

void forward_packet(){
     1ea:	8c e3       	ldi	r24, 0x3C	; 60
     1ec:	77 d3       	rcall	.+1774   	; 0x8dc <uartSW_putc>
	uartSW_putc('<');
	uartSW_puts(rcvbuf);
     1ee:	82 e0       	ldi	r24, 0x02	; 2
     1f0:	91 e0       	ldi	r25, 0x01	; 1
     1f2:	8e d3       	rcall	.+1820   	; 0x910 <uartSW_puts>
	uartSW_putc('>');
     1f4:	8e e3       	ldi	r24, 0x3E	; 62
     1f6:	72 d3       	rcall	.+1764   	; 0x8dc <uartSW_putc>
}
     1f8:	08 95       	ret

000001fa <clear_buffers>:
	sprintf(tempstring, "ATDH%lx,DL%lx,CN\r",desthigh,destlow); //, desthigh);
	uart_puts(tempstring);
	_delay_ms(10);
}

void clear_buffers(){
     1fa:	0f 93       	push	r16
     1fc:	1f 93       	push	r17
	signbuf_empty = TRUE;
     1fe:	81 e0       	ldi	r24, 0x01	; 1
     200:	90 e0       	ldi	r25, 0x00	; 0
     202:	90 93 7b 01 	sts	0x017B, r25
     206:	80 93 7a 01 	sts	0x017A, r24
	nextSchildOverwriteslot=0;
     20a:	10 92 93 01 	sts	0x0193, r1
     20e:	10 92 92 01 	sts	0x0192, r1
	nextSchildShowslot=0;
     212:	10 92 95 01 	sts	0x0195, r1
     216:	10 92 94 01 	sts	0x0194, r1
	Schildslotsused=0;
     21a:	10 92 97 01 	sts	0x0197, r1
     21e:	10 92 96 01 	sts	0x0196, r1

	adbuf_empty = TRUE;
     222:	90 93 7d 01 	sts	0x017D, r25
     226:	80 93 7c 01 	sts	0x017C, r24
	nextAdShowslot=0;
     22a:	10 92 9b 01 	sts	0x019B, r1
     22e:	10 92 9a 01 	sts	0x019A, r1
	nextAdOverwriteslot=0;
     232:	10 92 99 01 	sts	0x0199, r1
     236:	10 92 98 01 	sts	0x0198, r1
	Adslotsused=0;
     23a:	10 92 9d 01 	sts	0x019D, r1
     23e:	10 92 9c 01 	sts	0x019C, r1
	#ifdef DEBUG
	sprintf(tempstring, "BUFFERS CLEARED \r\n");
     242:	05 e5       	ldi	r16, 0x55	; 85
     244:	13 e0       	ldi	r17, 0x03	; 3
     246:	62 e7       	ldi	r22, 0x72	; 114
     248:	70 e0       	ldi	r23, 0x00	; 0
     24a:	c8 01       	movw	r24, r16
     24c:	30 d4       	rcall	.+2144   	; 0xaae <strcpy>
	uartSW_puts(tempstring);
     24e:	c8 01       	movw	r24, r16
     250:	5f d3       	rcall	.+1726   	; 0x910 <uartSW_puts>
	#endif
};
     252:	1f 91       	pop	r17
     254:	0f 91       	pop	r16
     256:	08 95       	ret

00000258 <__vector_11>:
/// ****************************************
/// ******    ISR RX           *************
/// ****************************************

ISR(USART_RXC_vect)
{
     258:	1f 92       	push	r1
     25a:	0f 92       	push	r0
     25c:	0f b6       	in	r0, 0x3f	; 63
     25e:	0f 92       	push	r0
     260:	11 24       	eor	r1, r1
     262:	2f 93       	push	r18
     264:	3f 93       	push	r19
     266:	4f 93       	push	r20
     268:	5f 93       	push	r21
     26a:	6f 93       	push	r22
     26c:	7f 93       	push	r23
     26e:	8f 93       	push	r24
     270:	9f 93       	push	r25
     272:	af 93       	push	r26
     274:	bf 93       	push	r27
     276:	ef 93       	push	r30
     278:	ff 93       	push	r31
// Code to be executed when the USART receives a byte here
	char tempchar=uart_getc();
     27a:	0b d3       	rcall	.+1558   	; 0x892 <uart_getc>
     27c:	28 2f       	mov	r18, r24

	if(!setupmode){
     27e:	80 91 7e 01 	lds	r24, 0x017E
     282:	90 91 7f 01 	lds	r25, 0x017F
     286:	89 2b       	or	r24, r25
     288:	09 f0       	breq	.+2      	; 0x28c <__vector_11+0x34>
     28a:	4c c0       	rjmp	.+152    	; 0x324 <__vector_11+0xcc>
		switch (tempchar) {
     28c:	2c 33       	cpi	r18, 0x3C	; 60
     28e:	39 f0       	breq	.+14     	; 0x29e <__vector_11+0x46>
     290:	a0 91 80 01 	lds	r26, 0x0180
     294:	b0 91 81 01 	lds	r27, 0x0181
     298:	2e 33       	cpi	r18, 0x3E	; 62
     29a:	89 f5       	brne	.+98     	; 0x2fe <__vector_11+0xa6>
     29c:	0d c0       	rjmp	.+26     	; 0x2b8 <__vector_11+0x60>
			case '<': 	{
				if (rcvbuf_receiving){
     29e:	80 91 8a 01 	lds	r24, 0x018A
     2a2:	90 91 8b 01 	lds	r25, 0x018B
     2a6:	89 2b       	or	r24, r25
     2a8:	19 f5       	brne	.+70     	; 0x2f0 <__vector_11+0x98>
					rcvbuf_invalid = TRUE;
				}
				else {
					rcvbuf_receiving = TRUE;
     2aa:	81 e0       	ldi	r24, 0x01	; 1
     2ac:	90 e0       	ldi	r25, 0x00	; 0
     2ae:	90 93 8b 01 	sts	0x018B, r25
     2b2:	80 93 8a 01 	sts	0x018A, r24
     2b6:	17 c0       	rjmp	.+46     	; 0x2e6 <__vector_11+0x8e>
					rcvbuf_iterator = 0;
				}
				break;
			}
			case '>': 	{
				if(rcvbuf_iterator<RCVBUFSIZE){
     2b8:	a8 37       	cpi	r26, 0x78	; 120
     2ba:	b1 05       	cpc	r27, r1
     2bc:	cc f4       	brge	.+50     	; 0x2f0 <__vector_11+0x98>
					if(rcvbuf_receiving){
     2be:	80 91 8a 01 	lds	r24, 0x018A
     2c2:	90 91 8b 01 	lds	r25, 0x018B
     2c6:	89 2b       	or	r24, r25
     2c8:	09 f4       	brne	.+2      	; 0x2cc <__vector_11+0x74>
     2ca:	42 c0       	rjmp	.+132    	; 0x350 <__vector_11+0xf8>
						packet_received = TRUE;
     2cc:	81 e0       	ldi	r24, 0x01	; 1
     2ce:	90 e0       	ldi	r25, 0x00	; 0
     2d0:	90 93 8f 01 	sts	0x018F, r25
     2d4:	80 93 8e 01 	sts	0x018E, r24
						rcvbuf_receiving = FALSE;
     2d8:	10 92 8b 01 	sts	0x018B, r1
     2dc:	10 92 8a 01 	sts	0x018A, r1
						rcvbuf[rcvbuf_iterator]='\0';
     2e0:	ae 5f       	subi	r26, 0xFE	; 254
     2e2:	be 4f       	sbci	r27, 0xFE	; 254
     2e4:	1c 92       	st	X, r1
						rcvbuf_iterator=0;
     2e6:	10 92 81 01 	sts	0x0181, r1
     2ea:	10 92 80 01 	sts	0x0180, r1
     2ee:	30 c0       	rjmp	.+96     	; 0x350 <__vector_11+0xf8>
					}
				}
				else{
					rcvbuf_invalid = TRUE;
     2f0:	81 e0       	ldi	r24, 0x01	; 1
     2f2:	90 e0       	ldi	r25, 0x00	; 0
     2f4:	90 93 8d 01 	sts	0x018D, r25
     2f8:	80 93 8c 01 	sts	0x018C, r24
     2fc:	29 c0       	rjmp	.+82     	; 0x350 <__vector_11+0xf8>
				}
				break;
			}

			default:	{	
				if(rcvbuf_iterator<RCVBUFSIZE && !packet_received){
     2fe:	a8 37       	cpi	r26, 0x78	; 120
     300:	b1 05       	cpc	r27, r1
     302:	34 f5       	brge	.+76     	; 0x350 <__vector_11+0xf8>
     304:	80 91 8e 01 	lds	r24, 0x018E
     308:	90 91 8f 01 	lds	r25, 0x018F
     30c:	89 2b       	or	r24, r25
     30e:	01 f5       	brne	.+64     	; 0x350 <__vector_11+0xf8>
					rcvbuf[rcvbuf_iterator]=tempchar;
     310:	fd 01       	movw	r30, r26
     312:	ee 5f       	subi	r30, 0xFE	; 254
     314:	fe 4f       	sbci	r31, 0xFE	; 254
     316:	20 83       	st	Z, r18
					rcvbuf_iterator++;
     318:	11 96       	adiw	r26, 0x01	; 1
     31a:	b0 93 81 01 	sts	0x0181, r27
     31e:	a0 93 80 01 	sts	0x0180, r26
     322:	16 c0       	rjmp	.+44     	; 0x350 <__vector_11+0xf8>
					//rcvbuf_invalid = TRUE;
				}
			}
		}
	}	else{
			if(tempchar!='O' && tempchar!='K' && tempchar!='\r'){
     324:	2f 34       	cpi	r18, 0x4F	; 79
     326:	a1 f0       	breq	.+40     	; 0x350 <__vector_11+0xf8>
     328:	2b 34       	cpi	r18, 0x4B	; 75
     32a:	91 f0       	breq	.+36     	; 0x350 <__vector_11+0xf8>
     32c:	2d 30       	cpi	r18, 0x0D	; 13
     32e:	81 f0       	breq	.+32     	; 0x350 <__vector_11+0xf8>
				rcvbuf[rcvbuf_iterator]=tempchar;
     330:	e0 91 80 01 	lds	r30, 0x0180
     334:	f0 91 81 01 	lds	r31, 0x0181
     338:	df 01       	movw	r26, r30
     33a:	ae 5f       	subi	r26, 0xFE	; 254
     33c:	be 4f       	sbci	r27, 0xFE	; 254
     33e:	2c 93       	st	X, r18
				rcvbuf_iterator++;
     340:	31 96       	adiw	r30, 0x01	; 1
     342:	f0 93 81 01 	sts	0x0181, r31
     346:	e0 93 80 01 	sts	0x0180, r30
				rcvbuf[rcvbuf_iterator]='\0';
     34a:	ee 5f       	subi	r30, 0xFE	; 254
     34c:	fe 4f       	sbci	r31, 0xFE	; 254
     34e:	10 82       	st	Z, r1
			}
		}
}
     350:	ff 91       	pop	r31
     352:	ef 91       	pop	r30
     354:	bf 91       	pop	r27
     356:	af 91       	pop	r26
     358:	9f 91       	pop	r25
     35a:	8f 91       	pop	r24
     35c:	7f 91       	pop	r23
     35e:	6f 91       	pop	r22
     360:	5f 91       	pop	r21
     362:	4f 91       	pop	r20
     364:	3f 91       	pop	r19
     366:	2f 91       	pop	r18
     368:	0f 90       	pop	r0
     36a:	0f be       	out	0x3f, r0	; 63
     36c:	0f 90       	pop	r0
     36e:	1f 90       	pop	r1
     370:	18 95       	reti

00000372 <insert_in_pricetag_buffer>:
		Adslotsused++;
	};
	adbuf_empty = FALSE;
};

void insert_in_pricetag_buffer(){
     372:	cf 93       	push	r28
     374:	df 93       	push	r29
	int overwriteslot=calculate_overwriteslot();
     376:	a4 de       	rcall	.-696    	; 0xc0 <calculate_overwriteslot>
     378:	ec 01       	movw	r28, r24
	strcpy(schildbuffer[overwriteslot],rcvbuf);
     37a:	8c e3       	ldi	r24, 0x3C	; 60
     37c:	90 e0       	ldi	r25, 0x00	; 0
     37e:	9c 01       	movw	r18, r24
     380:	c2 9f       	mul	r28, r18
     382:	c0 01       	movw	r24, r0
     384:	c3 9f       	mul	r28, r19
     386:	90 0d       	add	r25, r0
     388:	d2 9f       	mul	r29, r18
     38a:	90 0d       	add	r25, r0
     38c:	11 24       	eor	r1, r1
     38e:	62 e0       	ldi	r22, 0x02	; 2
     390:	71 e0       	ldi	r23, 0x01	; 1
     392:	86 55       	subi	r24, 0x56	; 86
     394:	9e 4f       	sbci	r25, 0xFE	; 254
     396:	8b d3       	rcall	.+1814   	; 0xaae <strcpy>
	nextSchildOverwriteslot=(overwriteslot+1)%SCHILDBUFFERMAXSLOTS;
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	63 e0       	ldi	r22, 0x03	; 3
     39e:	70 e0       	ldi	r23, 0x00	; 0
     3a0:	1d d6       	rcall	.+3130   	; 0xfdc <__divmodhi4>
     3a2:	90 93 93 01 	sts	0x0193, r25
     3a6:	80 93 92 01 	sts	0x0192, r24
	if(Schildslotsused<SCHILDBUFFERMAXSLOTS && (overwriteslot>=Schildslotsused)){
     3aa:	80 91 96 01 	lds	r24, 0x0196
     3ae:	90 91 97 01 	lds	r25, 0x0197
     3b2:	83 30       	cpi	r24, 0x03	; 3
     3b4:	91 05       	cpc	r25, r1
     3b6:	44 f4       	brge	.+16     	; 0x3c8 <insert_in_pricetag_buffer+0x56>
     3b8:	c8 17       	cp	r28, r24
     3ba:	d9 07       	cpc	r29, r25
     3bc:	2c f0       	brlt	.+10     	; 0x3c8 <insert_in_pricetag_buffer+0x56>
		Schildslotsused++;
     3be:	01 96       	adiw	r24, 0x01	; 1
     3c0:	90 93 97 01 	sts	0x0197, r25
     3c4:	80 93 96 01 	sts	0x0196, r24
	};
	signbuf_empty = FALSE;
     3c8:	10 92 7b 01 	sts	0x017B, r1
     3cc:	10 92 7a 01 	sts	0x017A, r1
};
     3d0:	df 91       	pop	r29
     3d2:	cf 91       	pop	r28
     3d4:	08 95       	ret

000003d6 <insert_in_ad_buffer>:
	uartSW_putc('<');
	uartSW_puts(rcvbuf);
	uartSW_putc('>');
}

void insert_in_ad_buffer(){
     3d6:	20 91 98 01 	lds	r18, 0x0198
     3da:	30 91 99 01 	lds	r19, 0x0199
     3de:	88 e7       	ldi	r24, 0x78	; 120
     3e0:	90 e0       	ldi	r25, 0x00	; 0
     3e2:	ac 01       	movw	r20, r24
     3e4:	24 9f       	mul	r18, r20
     3e6:	c0 01       	movw	r24, r0
     3e8:	25 9f       	mul	r18, r21
     3ea:	90 0d       	add	r25, r0
     3ec:	34 9f       	mul	r19, r20
     3ee:	90 0d       	add	r25, r0
     3f0:	11 24       	eor	r1, r1
     3f2:	62 e0       	ldi	r22, 0x02	; 2
     3f4:	71 e0       	ldi	r23, 0x01	; 1
     3f6:	8b 59       	subi	r24, 0x9B	; 155
     3f8:	9d 4f       	sbci	r25, 0xFD	; 253
     3fa:	59 d3       	rcall	.+1714   	; 0xaae <strcpy>
	strcpy(adbuffer[nextAdOverwriteslot],rcvbuf);
	nextAdOverwriteslot=(nextAdOverwriteslot+1)%ADBUFFERMAXSLOTS;
     3fc:	80 91 98 01 	lds	r24, 0x0198
     400:	90 91 99 01 	lds	r25, 0x0199
     404:	01 96       	adiw	r24, 0x01	; 1
     406:	62 e0       	ldi	r22, 0x02	; 2
     408:	70 e0       	ldi	r23, 0x00	; 0
     40a:	e8 d5       	rcall	.+3024   	; 0xfdc <__divmodhi4>
     40c:	9c 01       	movw	r18, r24
     40e:	90 93 99 01 	sts	0x0199, r25
     412:	80 93 98 01 	sts	0x0198, r24
	if((Adslotsused<ADBUFFERMAXSLOTS)&&(nextAdOverwriteslot>=Adslotsused)){
     416:	80 91 9c 01 	lds	r24, 0x019C
     41a:	90 91 9d 01 	lds	r25, 0x019D
     41e:	82 30       	cpi	r24, 0x02	; 2
     420:	91 05       	cpc	r25, r1
     422:	44 f4       	brge	.+16     	; 0x434 <insert_in_ad_buffer+0x5e>
     424:	28 17       	cp	r18, r24
     426:	39 07       	cpc	r19, r25
     428:	2c f0       	brlt	.+10     	; 0x434 <insert_in_ad_buffer+0x5e>
		Adslotsused++;
     42a:	01 96       	adiw	r24, 0x01	; 1
     42c:	90 93 9d 01 	sts	0x019D, r25
     430:	80 93 9c 01 	sts	0x019C, r24
	};
	adbuf_empty = FALSE;
     434:	10 92 7d 01 	sts	0x017D, r1
     438:	10 92 7c 01 	sts	0x017C, r1
};
     43c:	08 95       	ret

0000043e <calculate_csum>:
}

////////////////////////////////
//// calculates csum
////////////////////////////////
void calculate_csum(int csumindex){
     43e:	0f 93       	push	r16
     440:	1f 93       	push	r17
     442:	bc 01       	movw	r22, r24
     444:	40 e0       	ldi	r20, 0x00	; 0
     446:	50 e0       	ldi	r21, 0x00	; 0
     448:	20 e0       	ldi	r18, 0x00	; 0
     44a:	30 e0       	ldi	r19, 0x00	; 0
     44c:	08 c0       	rjmp	.+16     	; 0x45e <calculate_csum+0x20>
	int tmpcsum=0;
	int i=0;
	
	while(i<csumindex){
		tmpcsum+=rcvbuf[i];
     44e:	f9 01       	movw	r30, r18
     450:	ee 5f       	subi	r30, 0xFE	; 254
     452:	fe 4f       	sbci	r31, 0xFE	; 254
     454:	80 81       	ld	r24, Z
     456:	48 0f       	add	r20, r24
     458:	51 1d       	adc	r21, r1
		i++;
     45a:	2f 5f       	subi	r18, 0xFF	; 255
     45c:	3f 4f       	sbci	r19, 0xFF	; 255
////////////////////////////////
void calculate_csum(int csumindex){
	int tmpcsum=0;
	int i=0;
	
	while(i<csumindex){
     45e:	26 17       	cp	r18, r22
     460:	37 07       	cpc	r19, r23
     462:	ac f3       	brlt	.-22     	; 0x44e <calculate_csum+0x10>
		tmpcsum+=rcvbuf[i];
		i++;
	}
	sprintf(tempstring, "%d", tmpcsum);
     464:	5f 93       	push	r21
     466:	4f 93       	push	r20
     468:	85 e8       	ldi	r24, 0x85	; 133
     46a:	90 e0       	ldi	r25, 0x00	; 0
     46c:	9f 93       	push	r25
     46e:	8f 93       	push	r24
     470:	05 e5       	ldi	r16, 0x55	; 85
     472:	13 e0       	ldi	r17, 0x03	; 3
     474:	1f 93       	push	r17
     476:	0f 93       	push	r16
     478:	21 d3       	rcall	.+1602   	; 0xabc <sprintf>
	strcpy(csum, tempstring);
     47a:	b8 01       	movw	r22, r16
     47c:	8e e5       	ldi	r24, 0x5E	; 94
     47e:	92 e0       	ldi	r25, 0x02	; 2
     480:	16 d3       	rcall	.+1580   	; 0xaae <strcpy>
     482:	8d b7       	in	r24, 0x3d	; 61
     484:	9e b7       	in	r25, 0x3e	; 62
     486:	06 96       	adiw	r24, 0x06	; 6
     488:	0f b6       	in	r0, 0x3f	; 63
     48a:	f8 94       	cli
     48c:	9e bf       	out	0x3e, r25	; 62
     48e:	0f be       	out	0x3f, r0	; 63
     490:	8d bf       	out	0x3d, r24	; 61
}
     492:	1f 91       	pop	r17
     494:	0f 91       	pop	r16
     496:	08 95       	ret

00000498 <change_lampid>:
	//uartSW_puts(&rcvbuf[csum_index]);
	return(strcmp(csum, &rcvbuf[csum_index]));
}


void change_lampid(){
     498:	ef 92       	push	r14
     49a:	ff 92       	push	r15
     49c:	0f 93       	push	r16
     49e:	1f 93       	push	r17
     4a0:	82 e0       	ldi	r24, 0x02	; 2
     4a2:	90 e0       	ldi	r25, 0x00	; 0
     4a4:	03 c0       	rjmp	.+6      	; 0x4ac <change_lampid+0x14>
	int i=2;
	while(rcvbuf[i]!='|'){
		lampid[i-2]=rcvbuf[i];
     4a6:	12 97       	sbiw	r26, 0x02	; 2
     4a8:	ec 93       	st	X, r30
		i++;
     4aa:	01 96       	adiw	r24, 0x01	; 1
}


void change_lampid(){
	int i=2;
	while(rcvbuf[i]!='|'){
     4ac:	fc 01       	movw	r30, r24
     4ae:	ee 5f       	subi	r30, 0xFE	; 254
     4b0:	fe 4f       	sbci	r31, 0xFE	; 254
     4b2:	e0 81       	ld	r30, Z
     4b4:	dc 01       	movw	r26, r24
     4b6:	ab 55       	subi	r26, 0x5B	; 91
     4b8:	be 4f       	sbci	r27, 0xFE	; 254
     4ba:	ec 37       	cpi	r30, 0x7C	; 124
     4bc:	a1 f7       	brne	.-24     	; 0x4a6 <change_lampid+0xe>
		lampid[i-2]=rcvbuf[i];
		i++;
	}
	lampid[i-2]='\0';
     4be:	12 97       	sbiw	r26, 0x02	; 2
     4c0:	1c 92       	st	X, r1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     4c2:	e1 2c       	mov	r14, r1
     4c4:	e4 e2       	ldi	r30, 0x24	; 36
     4c6:	fe 2e       	mov	r15, r30
     4c8:	c7 01       	movw	r24, r14
     4ca:	01 97       	sbiw	r24, 0x01	; 1
     4cc:	f1 f7       	brne	.-4      	; 0x4ca <change_lampid+0x32>
	_delay_ms(20);
	sprintf(tempstring, "+++");
     4ce:	05 e5       	ldi	r16, 0x55	; 85
     4d0:	13 e0       	ldi	r17, 0x03	; 3
     4d2:	68 e8       	ldi	r22, 0x88	; 136
     4d4:	70 e0       	ldi	r23, 0x00	; 0
     4d6:	c8 01       	movw	r24, r16
     4d8:	ea d2       	rcall	.+1492   	; 0xaae <strcpy>
	uart_puts(tempstring);
     4da:	c8 01       	movw	r24, r16
     4dc:	d0 d1       	rcall	.+928    	; 0x87e <uart_puts>
     4de:	c7 01       	movw	r24, r14
     4e0:	01 97       	sbiw	r24, 0x01	; 1
     4e2:	f1 f7       	brne	.-4      	; 0x4e0 <change_lampid+0x48>
	_delay_ms(20);
	sprintf(tempstring, "ATMY%s,CN\r",lampid);
     4e4:	85 ea       	ldi	r24, 0xA5	; 165
     4e6:	91 e0       	ldi	r25, 0x01	; 1
     4e8:	9f 93       	push	r25
     4ea:	8f 93       	push	r24
     4ec:	8c e8       	ldi	r24, 0x8C	; 140
     4ee:	90 e0       	ldi	r25, 0x00	; 0
     4f0:	9f 93       	push	r25
     4f2:	8f 93       	push	r24
     4f4:	1f 93       	push	r17
     4f6:	0f 93       	push	r16
     4f8:	e1 d2       	rcall	.+1474   	; 0xabc <sprintf>
	uart_puts(tempstring);
     4fa:	c8 01       	movw	r24, r16
     4fc:	c0 d1       	rcall	.+896    	; 0x87e <uart_puts>
     4fe:	80 e0       	ldi	r24, 0x00	; 0
     500:	92 e1       	ldi	r25, 0x12	; 18
     502:	01 97       	sbiw	r24, 0x01	; 1
     504:	f1 f7       	brne	.-4      	; 0x502 <change_lampid+0x6a>
     506:	8d b7       	in	r24, 0x3d	; 61
     508:	9e b7       	in	r25, 0x3e	; 62
     50a:	06 96       	adiw	r24, 0x06	; 6
     50c:	0f b6       	in	r0, 0x3f	; 63
     50e:	f8 94       	cli
     510:	9e bf       	out	0x3e, r25	; 62
     512:	0f be       	out	0x3f, r0	; 63
     514:	8d bf       	out	0x3d, r24	; 61
//	uartSW_puts(tempstring);
	_delay_ms(10);
}
     516:	1f 91       	pop	r17
     518:	0f 91       	pop	r16
     51a:	ff 90       	pop	r15
     51c:	ef 90       	pop	r14
     51e:	08 95       	ret

00000520 <init_lamp>:


///////////////////////////////////////////
/// gets lampid
///////////////////////////////////////////
void init_lamp(){
     520:	0f 93       	push	r16
     522:	1f 93       	push	r17
     524:	00 e0       	ldi	r16, 0x00	; 0
     526:	14 e2       	ldi	r17, 0x24	; 36
     528:	c8 01       	movw	r24, r16
     52a:	01 97       	sbiw	r24, 0x01	; 1
     52c:	f1 f7       	brne	.-4      	; 0x52a <init_lamp+0xa>
	_delay_ms(20);
	sprintf(tempstring, "+++");
     52e:	68 e8       	ldi	r22, 0x88	; 136
     530:	70 e0       	ldi	r23, 0x00	; 0
     532:	85 e5       	ldi	r24, 0x55	; 85
     534:	93 e0       	ldi	r25, 0x03	; 3
     536:	bb d2       	rcall	.+1398   	; 0xaae <strcpy>
	uart_puts(tempstring);
     538:	85 e5       	ldi	r24, 0x55	; 85
     53a:	93 e0       	ldi	r25, 0x03	; 3
     53c:	a0 d1       	rcall	.+832    	; 0x87e <uart_puts>
     53e:	c8 01       	movw	r24, r16
     540:	01 97       	sbiw	r24, 0x01	; 1
     542:	f1 f7       	brne	.-4      	; 0x540 <init_lamp+0x20>
	_delay_ms(20);
	sprintf(tempstring, "ATMY\r");
     544:	67 e9       	ldi	r22, 0x97	; 151
     546:	70 e0       	ldi	r23, 0x00	; 0
     548:	85 e5       	ldi	r24, 0x55	; 85
     54a:	93 e0       	ldi	r25, 0x03	; 3
     54c:	b0 d2       	rcall	.+1376   	; 0xaae <strcpy>
	uart_puts(tempstring);
     54e:	85 e5       	ldi	r24, 0x55	; 85
     550:	93 e0       	ldi	r25, 0x03	; 3
     552:	95 d1       	rcall	.+810    	; 0x87e <uart_puts>
     554:	80 e1       	ldi	r24, 0x10	; 16
     556:	97 e2       	ldi	r25, 0x27	; 39
     558:	2e e2       	ldi	r18, 0x2E	; 46
     55a:	30 e0       	ldi	r19, 0x00	; 0
     55c:	f9 01       	movw	r30, r18
     55e:	31 97       	sbiw	r30, 0x01	; 1
     560:	f1 f7       	brne	.-4      	; 0x55e <init_lamp+0x3e>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     562:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     564:	d9 f7       	brne	.-10     	; 0x55c <init_lamp+0x3c>
     566:	20 e0       	ldi	r18, 0x00	; 0
     568:	30 e0       	ldi	r19, 0x00	; 0
	_delay_ms(1000);
	for(int i=0; i<5; i++){
		lampid[i]=rcvbuf[i];
     56a:	f9 01       	movw	r30, r18
     56c:	ee 5f       	subi	r30, 0xFE	; 254
     56e:	fe 4f       	sbci	r31, 0xFE	; 254
     570:	80 81       	ld	r24, Z
     572:	f9 01       	movw	r30, r18
     574:	eb 55       	subi	r30, 0x5B	; 91
     576:	fe 4f       	sbci	r31, 0xFE	; 254
     578:	80 83       	st	Z, r24
		if(rcvbuf[i]=='\0') break;
     57a:	88 23       	and	r24, r24
     57c:	29 f0       	breq	.+10     	; 0x588 <init_lamp+0x68>
	uart_puts(tempstring);
	_delay_ms(20);
	sprintf(tempstring, "ATMY\r");
	uart_puts(tempstring);
	_delay_ms(1000);
	for(int i=0; i<5; i++){
     57e:	2f 5f       	subi	r18, 0xFF	; 255
     580:	3f 4f       	sbci	r19, 0xFF	; 255
     582:	25 30       	cpi	r18, 0x05	; 5
     584:	31 05       	cpc	r19, r1
     586:	89 f7       	brne	.-30     	; 0x56a <init_lamp+0x4a>
     588:	80 e1       	ldi	r24, 0x10	; 16
     58a:	97 e2       	ldi	r25, 0x27	; 39
     58c:	2e e2       	ldi	r18, 0x2E	; 46
     58e:	30 e0       	ldi	r19, 0x00	; 0
     590:	f9 01       	movw	r30, r18
     592:	31 97       	sbiw	r30, 0x01	; 1
     594:	f1 f7       	brne	.-4      	; 0x592 <init_lamp+0x72>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     596:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     598:	d9 f7       	brne	.-10     	; 0x590 <init_lamp+0x70>
		lampid[i]=rcvbuf[i];
		if(rcvbuf[i]=='\0') break;
	}
	//uartSW_puts(lampid);
	_delay_ms(1000);
	rcvbuf_invalid = TRUE;
     59a:	81 e0       	ldi	r24, 0x01	; 1
     59c:	90 e0       	ldi	r25, 0x00	; 0
     59e:	90 93 8d 01 	sts	0x018D, r25
     5a2:	80 93 8c 01 	sts	0x018C, r24
	setupmode = FALSE;
     5a6:	10 92 7f 01 	sts	0x017F, r1
     5aa:	10 92 7e 01 	sts	0x017E, r1
};
     5ae:	1f 91       	pop	r17
     5b0:	0f 91       	pop	r16
     5b2:	08 95       	ret

000005b4 <set_dest>:
char adbuffer[ADBUFFERMAXSLOTS][120];




void set_dest(uint32_t destlow, uint32_t desthigh){
     5b4:	6f 92       	push	r6
     5b6:	7f 92       	push	r7
     5b8:	8f 92       	push	r8
     5ba:	9f 92       	push	r9
     5bc:	af 92       	push	r10
     5be:	bf 92       	push	r11
     5c0:	cf 92       	push	r12
     5c2:	df 92       	push	r13
     5c4:	ef 92       	push	r14
     5c6:	ff 92       	push	r15
     5c8:	0f 93       	push	r16
     5ca:	1f 93       	push	r17
     5cc:	5b 01       	movw	r10, r22
     5ce:	6c 01       	movw	r12, r24
     5d0:	39 01       	movw	r6, r18
     5d2:	4a 01       	movw	r8, r20
     5d4:	e1 2c       	mov	r14, r1
     5d6:	f4 e2       	ldi	r31, 0x24	; 36
     5d8:	ff 2e       	mov	r15, r31
     5da:	c7 01       	movw	r24, r14
     5dc:	01 97       	sbiw	r24, 0x01	; 1
     5de:	f1 f7       	brne	.-4      	; 0x5dc <set_dest+0x28>
char dat;
	_delay_ms(20);
	sprintf(tempstring, "+++");
     5e0:	05 e5       	ldi	r16, 0x55	; 85
     5e2:	13 e0       	ldi	r17, 0x03	; 3
     5e4:	68 e8       	ldi	r22, 0x88	; 136
     5e6:	70 e0       	ldi	r23, 0x00	; 0
     5e8:	c8 01       	movw	r24, r16
     5ea:	61 d2       	rcall	.+1218   	; 0xaae <strcpy>
	uart_puts(tempstring);
     5ec:	c8 01       	movw	r24, r16
     5ee:	47 d1       	rcall	.+654    	; 0x87e <uart_puts>
     5f0:	c7 01       	movw	r24, r14
     5f2:	01 97       	sbiw	r24, 0x01	; 1
     5f4:	f1 f7       	brne	.-4      	; 0x5f2 <set_dest+0x3e>
	_delay_ms(20);
	sprintf(tempstring, "ATDH%lx,DL%lx,CN\r",desthigh,destlow); //, desthigh);
     5f6:	df 92       	push	r13
     5f8:	cf 92       	push	r12
     5fa:	bf 92       	push	r11
     5fc:	af 92       	push	r10
     5fe:	9f 92       	push	r9
     600:	8f 92       	push	r8
     602:	7f 92       	push	r7
     604:	6f 92       	push	r6
     606:	8d e9       	ldi	r24, 0x9D	; 157
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	9f 93       	push	r25
     60c:	8f 93       	push	r24
     60e:	1f 93       	push	r17
     610:	0f 93       	push	r16
     612:	54 d2       	rcall	.+1192   	; 0xabc <sprintf>
	uart_puts(tempstring);
     614:	c8 01       	movw	r24, r16
     616:	33 d1       	rcall	.+614    	; 0x87e <uart_puts>
     618:	80 e0       	ldi	r24, 0x00	; 0
     61a:	92 e1       	ldi	r25, 0x12	; 18
     61c:	01 97       	sbiw	r24, 0x01	; 1
     61e:	f1 f7       	brne	.-4      	; 0x61c <set_dest+0x68>
     620:	8d b7       	in	r24, 0x3d	; 61
     622:	9e b7       	in	r25, 0x3e	; 62
     624:	0c 96       	adiw	r24, 0x0c	; 12
     626:	0f b6       	in	r0, 0x3f	; 63
     628:	f8 94       	cli
     62a:	9e bf       	out	0x3e, r25	; 62
     62c:	0f be       	out	0x3f, r0	; 63
     62e:	8d bf       	out	0x3d, r24	; 61
	_delay_ms(10);
}
     630:	1f 91       	pop	r17
     632:	0f 91       	pop	r16
     634:	ff 90       	pop	r15
     636:	ef 90       	pop	r14
     638:	df 90       	pop	r13
     63a:	cf 90       	pop	r12
     63c:	bf 90       	pop	r11
     63e:	af 90       	pop	r10
     640:	9f 90       	pop	r9
     642:	8f 90       	pop	r8
     644:	7f 90       	pop	r7
     646:	6f 90       	pop	r6
     648:	08 95       	ret

0000064a <checksum_failed>:
	}
	sprintf(tempstring, "%d", tmpcsum);
	strcpy(csum, tempstring);
}

int checksum_failed(){
     64a:	0f 93       	push	r16
     64c:	1f 93       	push	r17
     64e:	20 e0       	ldi	r18, 0x00	; 0
     650:	30 e0       	ldi	r19, 0x00	; 0
     652:	02 c0       	rjmp	.+4      	; 0x658 <checksum_failed+0xe>
};

int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
     654:	2f 5f       	subi	r18, 0xFF	; 255
     656:	3f 4f       	sbci	r19, 0xFF	; 255
	setupmode = FALSE;
};

int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
     658:	f9 01       	movw	r30, r18
     65a:	ee 5f       	subi	r30, 0xFE	; 254
     65c:	fe 4f       	sbci	r31, 0xFE	; 254
     65e:	80 81       	ld	r24, Z
     660:	88 23       	and	r24, r24
     662:	c1 f7       	brne	.-16     	; 0x654 <checksum_failed+0xa>
     664:	02 c0       	rjmp	.+4      	; 0x66a <checksum_failed+0x20>
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
		csumindex--;
     666:	21 50       	subi	r18, 0x01	; 1
     668:	30 40       	sbci	r19, 0x00	; 0
int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
     66a:	80 81       	ld	r24, Z
     66c:	31 97       	sbiw	r30, 0x01	; 1
     66e:	8c 37       	cpi	r24, 0x7C	; 124
     670:	d1 f7       	brne	.-12     	; 0x666 <checksum_failed+0x1c>
		csumindex--;
	}
	csumindex++;
     672:	89 01       	movw	r16, r18
     674:	0f 5f       	subi	r16, 0xFF	; 255
     676:	1f 4f       	sbci	r17, 0xFF	; 255
	strcpy(csum, tempstring);
}

int checksum_failed(){
	int csum_index=get_csum_index();
	calculate_csum(csum_index);
     678:	c8 01       	movw	r24, r16
     67a:	e1 de       	rcall	.-574    	; 0x43e <calculate_csum>
	uartSW_puts("\r\n die richtige csum waere: ");
     67c:	8f ea       	ldi	r24, 0xAF	; 175
     67e:	90 e0       	ldi	r25, 0x00	; 0
     680:	47 d1       	rcall	.+654    	; 0x910 <uartSW_puts>
	uartSW_puts(csum);
     682:	8e e5       	ldi	r24, 0x5E	; 94
     684:	92 e0       	ldi	r25, 0x02	; 2
     686:	44 d1       	rcall	.+648    	; 0x910 <uartSW_puts>
	uartSW_puts("\r\n");
     688:	8c ec       	ldi	r24, 0xCC	; 204
     68a:	90 e0       	ldi	r25, 0x00	; 0
     68c:	41 d1       	rcall	.+642    	; 0x910 <uartSW_puts>
	//uartSW_putc(';');
	//uartSW_puts(&rcvbuf[csum_index]);
	return(strcmp(csum, &rcvbuf[csum_index]));
     68e:	0e 5f       	subi	r16, 0xFE	; 254
     690:	1e 4f       	sbci	r17, 0xFE	; 254
     692:	b8 01       	movw	r22, r16
     694:	8e e5       	ldi	r24, 0x5E	; 94
     696:	92 e0       	ldi	r25, 0x02	; 2
     698:	01 d2       	rcall	.+1026   	; 0xa9c <strcmp>
}
     69a:	1f 91       	pop	r17
     69c:	0f 91       	pop	r16
     69e:	08 95       	ret

000006a0 <process_packet>:
};

void insert_in_command_buffer(){
};

void process_packet(){
     6a0:	d4 df       	rcall	.-88     	; 0x64a <checksum_failed>
     6a2:	89 2b       	or	r24, r25
     6a4:	71 f5       	brne	.+92     	; 0x702 <process_packet+0x62>
	if(!checksum_failed()){
		switch (rcvbuf[0]){
     6a6:	80 91 02 01 	lds	r24, 0x0102
     6aa:	84 33       	cpi	r24, 0x34	; 52
     6ac:	31 f1       	breq	.+76     	; 0x6fa <process_packet+0x5a>
     6ae:	85 33       	cpi	r24, 0x35	; 53
     6b0:	38 f4       	brcc	.+14     	; 0x6c0 <process_packet+0x20>
     6b2:	82 33       	cpi	r24, 0x32	; 50
     6b4:	e1 f0       	breq	.+56     	; 0x6ee <process_packet+0x4e>
     6b6:	83 33       	cpi	r24, 0x33	; 51
     6b8:	e0 f4       	brcc	.+56     	; 0x6f2 <process_packet+0x52>
     6ba:	81 33       	cpi	r24, 0x31	; 49
     6bc:	39 f5       	brne	.+78     	; 0x70c <process_packet+0x6c>
     6be:	07 c0       	rjmp	.+14     	; 0x6ce <process_packet+0x2e>
     6c0:	86 33       	cpi	r24, 0x36	; 54
     6c2:	d9 f0       	breq	.+54     	; 0x6fa <process_packet+0x5a>
     6c4:	86 33       	cpi	r24, 0x36	; 54
     6c6:	b8 f0       	brcs	.+46     	; 0x6f6 <process_packet+0x56>
     6c8:	87 33       	cpi	r24, 0x37	; 55
     6ca:	01 f5       	brne	.+64     	; 0x70c <process_packet+0x6c>
     6cc:	18 c0       	rjmp	.+48     	; 0x6fe <process_packet+0x5e>
	signbuf_empty=FALSE;
}*/


void set_send_trace(){
	if(rcvbuf[2]=='0'){
     6ce:	80 91 04 01 	lds	r24, 0x0104
     6d2:	80 33       	cpi	r24, 0x30	; 48
     6d4:	29 f4       	brne	.+10     	; 0x6e0 <process_packet+0x40>
		send_trace_mode=FALSE;
     6d6:	10 92 91 01 	sts	0x0191, r1
     6da:	10 92 90 01 	sts	0x0190, r1
     6de:	08 95       	ret
	}	else	{
			send_trace_mode=TRUE;
     6e0:	81 e0       	ldi	r24, 0x01	; 1
     6e2:	90 e0       	ldi	r25, 0x00	; 0
     6e4:	90 93 91 01 	sts	0x0191, r25
     6e8:	80 93 90 01 	sts	0x0190, r24
     6ec:	08 95       	ret
									set_send_trace();
									break;
								}
		// set ad packet
			case '2':	{
									insert_in_ad_buffer();
     6ee:	73 de       	rcall	.-794    	; 0x3d6 <insert_in_ad_buffer>
     6f0:	08 95       	ret
									break;
								}
		// clear buffer / reset lamp
			case '3': 			{
									clear_buffers();
     6f2:	83 dd       	rcall	.-1274   	; 0x1fa <clear_buffers>
     6f4:	08 95       	ret
									forward_packet();
									break;
								}
		//	change lamp id for trace
			case '5': 			{	
									change_lampid();
     6f6:	d0 de       	rcall	.-608    	; 0x498 <change_lampid>
     6f8:	08 95       	ret
									break;
								}
		//	show id
			case '6':			{
									forward_packet();
     6fa:	77 dd       	rcall	.-1298   	; 0x1ea <forward_packet>
     6fc:	08 95       	ret
									break;
								}
		// set pricetag packet
			case '7':	{
									insert_in_pricetag_buffer();
     6fe:	39 de       	rcall	.-910    	; 0x372 <insert_in_pricetag_buffer>
     700:	08 95       	ret
			default:	{
									rcvbuf_invalid= TRUE;
								}
		}
	} else {
			uartSW_puts(csum);
     702:	8e e5       	ldi	r24, 0x5E	; 94
     704:	92 e0       	ldi	r25, 0x02	; 2
     706:	04 d1       	rcall	.+520    	; 0x910 <uartSW_puts>
			uartSW_putc('?');
     708:	8f e3       	ldi	r24, 0x3F	; 63
     70a:	e8 d0       	rcall	.+464    	; 0x8dc <uartSW_putc>
			rcvbuf_invalid= TRUE;	
     70c:	81 e0       	ldi	r24, 0x01	; 1
     70e:	90 e0       	ldi	r25, 0x00	; 0
     710:	90 93 8d 01 	sts	0x018D, r25
     714:	80 93 8c 01 	sts	0x018C, r24
     718:	08 95       	ret

0000071a <main>:
}



void main(void)
{
     71a:	cf 92       	push	r12
     71c:	df 92       	push	r13
     71e:	ef 92       	push	r14
     720:	ff 92       	push	r15
     722:	0f 93       	push	r16
     724:	1f 93       	push	r17
     726:	cf 93       	push	r28
     728:	df 93       	push	r29

// Input/Output Ports initialization
// Port B initialization
// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=Out Func1=In Func0=In 
// State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTB=0x00;
     72a:	18 ba       	out	0x18, r1	; 24
DDRB=0x04;
     72c:	84 e0       	ldi	r24, 0x04	; 4
     72e:	87 bb       	out	0x17, r24	; 23

// Port C initialization
// Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
// State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTC=0x00;
     730:	15 ba       	out	0x15, r1	; 21
DDRC=0x00;
     732:	14 ba       	out	0x14, r1	; 20

// Port D initialization
// Func7=Out Func6=Out Func5=Out Func4=In Func3=In Func2=In Func1=Out Func0=In 
// State7=0 State6=0 State5=0 State4=T State3=T State2=T State1=0 State0=T 
PORTD=0x00;
     734:	12 ba       	out	0x12, r1	; 18
DDRD=0xE2;
     736:	82 ee       	ldi	r24, 0xE2	; 226
     738:	81 bb       	out	0x11, r24	; 17

// Timer/Counter 0 initialization
// Clock source: System Clock
// Clock value: 1,800 kHz
TCCR0=0x05;
     73a:	85 e0       	ldi	r24, 0x05	; 5
     73c:	83 bf       	out	0x33, r24	; 51
TCNT0=0x00;
     73e:	12 be       	out	0x32, r1	; 50
// Input Capture on Falling Edge
// Timer 1 Overflow Interrupt: Off
// Input Capture Interrupt: Off
// Compare A Match Interrupt: Off
// Compare B Match Interrupt: Off
TCCR1A=0x00;
     740:	1f bc       	out	0x2f, r1	; 47
TCCR1B=0x00;
     742:	1e bc       	out	0x2e, r1	; 46
TCNT1H=0x00;
     744:	1d bc       	out	0x2d, r1	; 45
TCNT1L=0x00;
     746:	1c bc       	out	0x2c, r1	; 44
ICR1H=0x00;
     748:	17 bc       	out	0x27, r1	; 39
ICR1L=0x00;
     74a:	16 bc       	out	0x26, r1	; 38
OCR1AH=0x00;
     74c:	1b bc       	out	0x2b, r1	; 43
OCR1AL=0x00;
     74e:	1a bc       	out	0x2a, r1	; 42
OCR1BH=0x00;
     750:	19 bc       	out	0x29, r1	; 41
OCR1BL=0x00;
     752:	18 bc       	out	0x28, r1	; 40
// Timer/Counter 2 initialization
// Clock source: System Clock
// Clock value: Timer 2 Stopped
// Mode: Normal top=FFh
// OC2 output: Disconnected
ASSR=0x00;
     754:	12 bc       	out	0x22, r1	; 34
TCCR2=0x00;
     756:	15 bc       	out	0x25, r1	; 37
TCNT2=0x00;
     758:	14 bc       	out	0x24, r1	; 36
OCR2=0x00;
     75a:	13 bc       	out	0x23, r1	; 35

// External Interrupt(s) initialization
// INT0: Off
// INT1: Off
MCUCR=0x00;
     75c:	15 be       	out	0x35, r1	; 53

// Timer(s)/Counter(s) Interrupt(s) initialization
TIMSK=0x01;
     75e:	81 e0       	ldi	r24, 0x01	; 1
     760:	89 bf       	out	0x39, r24	; 57

// Analog Comparator initialization
// Analog Comparator: Off
// Analog Comparator Input Capture by Timer/Counter 1: Off
ACSR=0x80;
     762:	80 e8       	ldi	r24, 0x80	; 128
     764:	88 b9       	out	0x08, r24	; 8
SFIOR=0x00;
     766:	10 be       	out	0x30, r1	; 48
// Communication Parameters: 8 Data, 1 Stop, No Parity
// USART Receiver: On
// USART Transmitter: On
// USART Mode: Asynchronous
// USART Baud Rate: 9600
UCSRA=0x00;
     768:	1b b8       	out	0x0b, r1	; 11
UCSRB=0x18;
     76a:	88 e1       	ldi	r24, 0x18	; 24
     76c:	8a b9       	out	0x0a, r24	; 10
UCSRC=0x86;
     76e:	86 e8       	ldi	r24, 0x86	; 134
     770:	80 bd       	out	0x20, r24	; 32
UCSRB |= (1 << RXCIE);
     772:	57 9a       	sbi	0x0a, 7	; 10
UBRRH=0x00;
     774:	10 bc       	out	0x20, r1	; 32
UBRRL=0x0B; 
     776:	8b e0       	ldi	r24, 0x0B	; 11
     778:	89 b9       	out	0x09, r24	; 9



// Global enable interrupts
//#asm("sei")
sei();
     77a:	78 94       	sei
init_uart();
     77c:	8e d0       	rcall	.+284    	; 0x89a <init_uart>
uartSW_init(); //software uart
     77e:	96 d0       	rcall	.+300    	; 0x8ac <uartSW_init>
init_lamp();
     780:	cf de       	rcall	.-610    	; 0x520 <init_lamp>
while (1){
	if(packet_received){

		#ifdef DEBUG
		uartSW_puts("Paket erkannt, Processing \r\n");
		sprintf(tempstring, "Inhalt: %s \r\n", rcvbuf);		
     782:	b2 e0       	ldi	r27, 0x02	; 2
     784:	cb 2e       	mov	r12, r27
     786:	b1 e0       	ldi	r27, 0x01	; 1
     788:	db 2e       	mov	r13, r27
     78a:	ac ee       	ldi	r26, 0xEC	; 236
     78c:	ea 2e       	mov	r14, r26
     78e:	a0 e0       	ldi	r26, 0x00	; 0
     790:	fa 2e       	mov	r15, r26
     792:	05 e5       	ldi	r16, 0x55	; 85
     794:	13 e0       	ldi	r17, 0x03	; 3
     796:	ce e2       	ldi	r28, 0x2E	; 46
     798:	d0 e0       	ldi	r29, 0x00	; 0
uartSW_init(); //software uart
init_lamp();


while (1){
	if(packet_received){
     79a:	80 91 8e 01 	lds	r24, 0x018E
     79e:	90 91 8f 01 	lds	r25, 0x018F
     7a2:	89 2b       	or	r24, r25
     7a4:	d1 f0       	breq	.+52     	; 0x7da <main+0xc0>

		#ifdef DEBUG
		uartSW_puts("Paket erkannt, Processing \r\n");
     7a6:	8f ec       	ldi	r24, 0xCF	; 207
     7a8:	90 e0       	ldi	r25, 0x00	; 0
     7aa:	b2 d0       	rcall	.+356    	; 0x910 <uartSW_puts>
		sprintf(tempstring, "Inhalt: %s \r\n", rcvbuf);		
     7ac:	df 92       	push	r13
     7ae:	cf 92       	push	r12
     7b0:	ff 92       	push	r15
     7b2:	ef 92       	push	r14
     7b4:	1f 93       	push	r17
     7b6:	0f 93       	push	r16
     7b8:	81 d1       	rcall	.+770    	; 0xabc <sprintf>
		uartSW_puts(tempstring);
     7ba:	85 e5       	ldi	r24, 0x55	; 85
     7bc:	93 e0       	ldi	r25, 0x03	; 3
     7be:	a8 d0       	rcall	.+336    	; 0x910 <uartSW_puts>
		#endif

		process_packet();
     7c0:	6f df       	rcall	.-290    	; 0x6a0 <process_packet>
		packet_received=FALSE;
     7c2:	10 92 8f 01 	sts	0x018F, r1
     7c6:	10 92 8e 01 	sts	0x018E, r1
     7ca:	8d b7       	in	r24, 0x3d	; 61
     7cc:	9e b7       	in	r25, 0x3e	; 62
     7ce:	06 96       	adiw	r24, 0x06	; 6
     7d0:	0f b6       	in	r0, 0x3f	; 63
     7d2:	f8 94       	cli
     7d4:	9e bf       	out	0x3e, r25	; 62
     7d6:	0f be       	out	0x3f, r0	; 63
     7d8:	8d bf       	out	0x3d, r24	; 61
	}

	if(!signbuf_empty){
     7da:	80 91 7a 01 	lds	r24, 0x017A
     7de:	90 91 7b 01 	lds	r25, 0x017B
     7e2:	89 2b       	or	r24, r25
     7e4:	09 f4       	brne	.+2      	; 0x7e8 <main+0xce>
		send_next_sign();
     7e6:	dd dc       	rcall	.-1606   	; 0x1a2 <send_next_sign>
	}

	if(!adbuf_empty){
     7e8:	80 91 7c 01 	lds	r24, 0x017C
     7ec:	90 91 7d 01 	lds	r25, 0x017D
     7f0:	89 2b       	or	r24, r25
     7f2:	09 f4       	brne	.+2      	; 0x7f6 <main+0xdc>
		send_next_ad();
     7f4:	b2 dc       	rcall	.-1692   	; 0x15a <send_next_ad>
	}

	if(rcvbuf_invalid){
     7f6:	80 91 8c 01 	lds	r24, 0x018C
     7fa:	90 91 8d 01 	lds	r25, 0x018D
     7fe:	89 2b       	or	r24, r25
     800:	91 f0       	breq	.+36     	; 0x826 <main+0x10c>
		uartSW_putc('!');
     802:	81 e2       	ldi	r24, 0x21	; 33
     804:	6b d0       	rcall	.+214    	; 0x8dc <uartSW_putc>
		rcvbuf_iterator=0;
     806:	10 92 81 01 	sts	0x0181, r1
     80a:	10 92 80 01 	sts	0x0180, r1
		rcvbuf_receiving=FALSE;
     80e:	10 92 8b 01 	sts	0x018B, r1
     812:	10 92 8a 01 	sts	0x018A, r1
		packet_received=FALSE;
     816:	10 92 8f 01 	sts	0x018F, r1
     81a:	10 92 8e 01 	sts	0x018E, r1
		rcvbuf_invalid=FALSE;
     81e:	10 92 8d 01 	sts	0x018D, r1
     822:	10 92 8c 01 	sts	0x018C, r1
	}
	if(send_trace_mode){
     826:	80 91 90 01 	lds	r24, 0x0190
     82a:	90 91 91 01 	lds	r25, 0x0191
     82e:	89 2b       	or	r24, r25
     830:	41 f0       	breq	.+16     	; 0x842 <main+0x128>
		sprintf(tempstring, "<1|173>");
     832:	6a ef       	ldi	r22, 0xFA	; 250
     834:	70 e0       	ldi	r23, 0x00	; 0
     836:	85 e5       	ldi	r24, 0x55	; 85
     838:	93 e0       	ldi	r25, 0x03	; 3
     83a:	39 d1       	rcall	.+626    	; 0xaae <strcpy>
		uartSW_puts(tempstring);	
     83c:	85 e5       	ldi	r24, 0x55	; 85
     83e:	93 e0       	ldi	r25, 0x03	; 3
     840:	67 d0       	rcall	.+206    	; 0x910 <uartSW_puts>
	}
	uartSW_puts("\r\n");
     842:	8c ec       	ldi	r24, 0xCC	; 204
     844:	90 e0       	ldi	r25, 0x00	; 0
     846:	64 d0       	rcall	.+200    	; 0x910 <uartSW_puts>
	uartSW_puts(lampid);
     848:	85 ea       	ldi	r24, 0xA5	; 165
     84a:	91 e0       	ldi	r25, 0x01	; 1
     84c:	61 d0       	rcall	.+194    	; 0x910 <uartSW_puts>
	uartSW_puts("\r\n");
     84e:	8c ec       	ldi	r24, 0xCC	; 204
     850:	90 e0       	ldi	r25, 0x00	; 0
     852:	5e d0       	rcall	.+188    	; 0x910 <uartSW_puts>
     854:	88 e8       	ldi	r24, 0x88	; 136
     856:	93 e1       	ldi	r25, 0x13	; 19
     858:	fe 01       	movw	r30, r28
     85a:	31 97       	sbiw	r30, 0x01	; 1
     85c:	f1 f7       	brne	.-4      	; 0x85a <main+0x140>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     85e:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     860:	d9 f7       	brne	.-10     	; 0x858 <main+0x13e>
     862:	88 e8       	ldi	r24, 0x88	; 136
     864:	93 e1       	ldi	r25, 0x13	; 19
     866:	fe 01       	movw	r30, r28
     868:	31 97       	sbiw	r30, 0x01	; 1
     86a:	f1 f7       	brne	.-4      	; 0x868 <main+0x14e>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     86c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     86e:	d9 f7       	brne	.-10     	; 0x866 <main+0x14c>
     870:	94 cf       	rjmp	.-216    	; 0x79a <main+0x80>

00000872 <uart_putc>:
#include <avr/interrupt.h> 

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
     872:	5d 9b       	sbis	0x0b, 5	; 11
     874:	fe cf       	rjmp	.-4      	; 0x872 <uart_putc>
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
     876:	8c b9       	out	0x0c, r24	; 12
    return 0;
}
     878:	80 e0       	ldi	r24, 0x00	; 0
     87a:	90 e0       	ldi	r25, 0x00	; 0
     87c:	08 95       	ret

0000087e <uart_puts>:
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
     87e:	fc 01       	movw	r30, r24
     880:	04 c0       	rjmp	.+8      	; 0x88a <uart_puts+0xc>

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
     882:	5d 9b       	sbis	0x0b, 5	; 11
     884:	fe cf       	rjmp	.-4      	; 0x882 <uart_puts+0x4>
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
     886:	8c b9       	out	0x0c, r24	; 12
void uart_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
     888:	31 96       	adiw	r30, 0x01	; 1
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
    while (*s)
     88a:	80 81       	ld	r24, Z
     88c:	88 23       	and	r24, r24
     88e:	c9 f7       	brne	.-14     	; 0x882 <uart_puts+0x4>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
    }
}
     890:	08 95       	ret

00000892 <uart_getc>:

uint8_t uart_getc(void)
{
     892:	5f 9b       	sbis	0x0b, 7	; 11
     894:	fe cf       	rjmp	.-4      	; 0x892 <uart_getc>
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
     896:	8c b1       	in	r24, 0x0c	; 12
}
     898:	08 95       	ret

0000089a <init_uart>:

void init_uart(void)
{
     89a:	53 9a       	sbi	0x0a, 3	; 10
    UCSRB |= (1<<TXEN);                // UART TX einschalten
	UCSRB |= ( 1 << RXEN );
     89c:	54 9a       	sbi	0x0a, 4	; 10

    UCSRC |= (1<<URSEL)|(3<<UCSZ0);    // Asynchron 8N1 
     89e:	80 b5       	in	r24, 0x20	; 32
     8a0:	86 68       	ori	r24, 0x86	; 134
     8a2:	80 bd       	out	0x20, r24	; 32
 
    UBRRH = UBRR_VAL >> 8;
     8a4:	10 bc       	out	0x20, r1	; 32
    UBRRL = UBRR_VAL & 0xFF;
     8a6:	8b e0       	ldi	r24, 0x0B	; 11
     8a8:	89 b9       	out	0x09, r24	; 9

}
     8aa:	08 95       	ret

000008ac <uartSW_init>:
// SOFTWARE UART
// taken from: http://www.roboternetz.de/wissen/index.php/Software-UART_mit_avr-gcc


void uartSW_init()
{
     8ac:	2f b7       	in	r18, 0x3f	; 63
    uint8_t tifr = 0;
    uint8_t sreg = SREG;
    cli();
     8ae:	f8 94       	cli

    // Mode #4 fr Timer1 
    // und volle MCU clock 
    // IC Noise Cancel 
    // IC on Falling Edge 
    TCCR1A = 0;
     8b0:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = (1 << WGM12) | (1 << CS10) | (0 << ICES1) | (1 << ICNC1);
     8b2:	89 e8       	ldi	r24, 0x89	; 137
     8b4:	8e bd       	out	0x2e, r24	; 46

    // OutputCompare fr gewnschte Timer1 Frequenz 
    OCR1A = (uint16_t) ((uint32_t) F_CPU/BAUDRATE);
     8b6:	80 e6       	ldi	r24, 0x60	; 96
     8b8:	90 e0       	ldi	r25, 0x00	; 0
     8ba:	9b bd       	out	0x2b, r25	; 43
     8bc:	8a bd       	out	0x2a, r24	; 42

#ifdef SUART_RXD
    SUART_RXD_DDR  &= ~(1 << SUART_RXD_BIT);
     8be:	b8 98       	cbi	0x17, 0	; 23
    SUART_RXD_PORT |=  (1 << SUART_RXD_BIT);
     8c0:	c0 9a       	sbi	0x18, 0	; 24
    TIMSK |= (1 << TICIE1);
     8c2:	89 b7       	in	r24, 0x39	; 57
     8c4:	80 62       	ori	r24, 0x20	; 32
     8c6:	89 bf       	out	0x39, r24	; 57
    TIMSK &= ~(1 << TICIE1);
#endif // SUART_RXD 

#ifdef SUART_TXD
    tifr |= (1 << OCF1A);
    SUART_TXD_PORT |= (1 << SUART_TXD_BIT);
     8c8:	c1 9a       	sbi	0x18, 1	; 24
    SUART_TXD_DDR  |= (1 << SUART_TXD_BIT);
     8ca:	b9 9a       	sbi	0x17, 1	; 23
    outframe = 0;
     8cc:	10 92 9f 01 	sts	0x019F, r1
     8d0:	10 92 9e 01 	sts	0x019E, r1
#endif // SUART_TXD 

    TIFR = tifr;
     8d4:	88 e3       	ldi	r24, 0x38	; 56
     8d6:	88 bf       	out	0x38, r24	; 56

    SREG = sreg;
     8d8:	2f bf       	out	0x3f, r18	; 63
}
     8da:	08 95       	ret

000008dc <uartSW_putc>:

#ifdef SUART_TXD
void uartSW_putc (const char c)
{
     8dc:	28 2f       	mov	r18, r24
    do
    {
        sei(); nop(); cli(); // yield(); 
     8de:	78 94       	sei
     8e0:	00 00       	nop
     8e2:	f8 94       	cli
    } while (outframe);
     8e4:	80 91 9e 01 	lds	r24, 0x019E
     8e8:	90 91 9f 01 	lds	r25, 0x019F
     8ec:	89 2b       	or	r24, r25
     8ee:	b9 f7       	brne	.-18     	; 0x8de <uartSW_putc+0x2>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
     8f0:	82 2f       	mov	r24, r18
     8f2:	90 e0       	ldi	r25, 0x00	; 0
     8f4:	88 0f       	add	r24, r24
     8f6:	99 1f       	adc	r25, r25
     8f8:	96 60       	ori	r25, 0x06	; 6
     8fa:	90 93 9f 01 	sts	0x019F, r25
     8fe:	80 93 9e 01 	sts	0x019E, r24

    TIMSK |= (1 << OCIE1A);
     902:	89 b7       	in	r24, 0x39	; 57
     904:	80 61       	ori	r24, 0x10	; 16
     906:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
     908:	80 e1       	ldi	r24, 0x10	; 16
     90a:	88 bf       	out	0x38, r24	; 56

    sei();
     90c:	78 94       	sei
}
     90e:	08 95       	ret

00000910 <uartSW_puts>:

void uartSW_puts (char *s)
{
     910:	fc 01       	movw	r30, r24

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);

    TIMSK |= (1 << OCIE1A);
    TIFR   = (1 << OCF1A);
     912:	30 e1       	ldi	r19, 0x10	; 16
     914:	18 c0       	rjmp	.+48     	; 0x946 <uartSW_puts+0x36>
#ifdef SUART_TXD
void uartSW_putc (const char c)
{
    do
    {
        sei(); nop(); cli(); // yield(); 
     916:	78 94       	sei
     918:	00 00       	nop
     91a:	f8 94       	cli
    } while (outframe);
     91c:	80 91 9e 01 	lds	r24, 0x019E
     920:	90 91 9f 01 	lds	r25, 0x019F
     924:	89 2b       	or	r24, r25
     926:	b9 f7       	brne	.-18     	; 0x916 <uartSW_puts+0x6>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
     928:	82 2f       	mov	r24, r18
     92a:	90 e0       	ldi	r25, 0x00	; 0
     92c:	88 0f       	add	r24, r24
     92e:	99 1f       	adc	r25, r25
     930:	96 60       	ori	r25, 0x06	; 6
     932:	90 93 9f 01 	sts	0x019F, r25
     936:	80 93 9e 01 	sts	0x019E, r24

    TIMSK |= (1 << OCIE1A);
     93a:	89 b7       	in	r24, 0x39	; 57
     93c:	80 61       	ori	r24, 0x10	; 16
     93e:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
     940:	38 bf       	out	0x38, r19	; 56

    sei();
     942:	78 94       	sei
void uartSW_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
     944:	31 96       	adiw	r30, 0x01	; 1
    sei();
}

void uartSW_puts (char *s)
{
    while (*s)
     946:	20 81       	ld	r18, Z
     948:	22 23       	and	r18, r18
     94a:	29 f7       	brne	.-54     	; 0x916 <uartSW_puts+0x6>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
    }
}
     94c:	08 95       	ret

0000094e <__vector_6>:

#endif // SUART_TXD 

#ifdef SUART_TXD
SIGNAL (SIG_OUTPUT_COMPARE1A)
{
     94e:	1f 92       	push	r1
     950:	0f 92       	push	r0
     952:	0f b6       	in	r0, 0x3f	; 63
     954:	0f 92       	push	r0
     956:	11 24       	eor	r1, r1
     958:	2f 93       	push	r18
     95a:	3f 93       	push	r19
     95c:	8f 93       	push	r24
    uint16_t data = outframe;
     95e:	20 91 9e 01 	lds	r18, 0x019E
     962:	30 91 9f 01 	lds	r19, 0x019F
   
    if (data & 1)      SUART_TXD_PORT |=  (1 << SUART_TXD_BIT);
     966:	20 ff       	sbrs	r18, 0
     968:	02 c0       	rjmp	.+4      	; 0x96e <__vector_6+0x20>
     96a:	c1 9a       	sbi	0x18, 1	; 24
     96c:	01 c0       	rjmp	.+2      	; 0x970 <__vector_6+0x22>
    else               SUART_TXD_PORT &= ~(1 << SUART_TXD_BIT);
     96e:	c1 98       	cbi	0x18, 1	; 24
   
    if (1 == data)
     970:	21 30       	cpi	r18, 0x01	; 1
     972:	31 05       	cpc	r19, r1
     974:	19 f4       	brne	.+6      	; 0x97c <__vector_6+0x2e>
    {
        TIMSK &= ~(1 << OCIE1A);
     976:	89 b7       	in	r24, 0x39	; 57
     978:	8f 7e       	andi	r24, 0xEF	; 239
     97a:	89 bf       	out	0x39, r24	; 57
    }   
   
    outframe = data >> 1;
     97c:	36 95       	lsr	r19
     97e:	27 95       	ror	r18
     980:	30 93 9f 01 	sts	0x019F, r19
     984:	20 93 9e 01 	sts	0x019E, r18
}
     988:	8f 91       	pop	r24
     98a:	3f 91       	pop	r19
     98c:	2f 91       	pop	r18
     98e:	0f 90       	pop	r0
     990:	0f be       	out	0x3f, r0	; 63
     992:	0f 90       	pop	r0
     994:	1f 90       	pop	r1
     996:	18 95       	reti

00000998 <__vector_5>:
#endif // SUART_TXD


#ifdef SUART_RXD
SIGNAL (SIG_INPUT_CAPTURE1)
{
     998:	1f 92       	push	r1
     99a:	0f 92       	push	r0
     99c:	0f b6       	in	r0, 0x3f	; 63
     99e:	0f 92       	push	r0
     9a0:	11 24       	eor	r1, r1
     9a2:	2f 93       	push	r18
     9a4:	3f 93       	push	r19
     9a6:	4f 93       	push	r20
     9a8:	5f 93       	push	r21
     9aa:	8f 93       	push	r24
     9ac:	9f 93       	push	r25
    uint16_t icr1  = ICR1;
     9ae:	86 b5       	in	r24, 0x26	; 38
     9b0:	97 b5       	in	r25, 0x27	; 39
    uint16_t ocr1a = OCR1A;
     9b2:	4a b5       	in	r20, 0x2a	; 42
     9b4:	5b b5       	in	r21, 0x2b	; 43
   
    // Eine halbe Bitzeit zu ICR1 addieren (modulo OCR1A) und nach OCR1B
    uint16_t ocr1b = icr1 + ocr1a/2;
     9b6:	9a 01       	movw	r18, r20
     9b8:	36 95       	lsr	r19
     9ba:	27 95       	ror	r18
     9bc:	28 0f       	add	r18, r24
     9be:	39 1f       	adc	r19, r25
    if (ocr1b >= ocr1a)
     9c0:	24 17       	cp	r18, r20
     9c2:	35 07       	cpc	r19, r21
     9c4:	10 f0       	brcs	.+4      	; 0x9ca <__vector_5+0x32>
        ocr1b -= ocr1a;
     9c6:	24 1b       	sub	r18, r20
     9c8:	35 0b       	sbc	r19, r21
    OCR1B = ocr1b;
     9ca:	39 bd       	out	0x29, r19	; 41
     9cc:	28 bd       	out	0x28, r18	; 40
   
    TIFR = (1 << OCF1B);
     9ce:	88 e0       	ldi	r24, 0x08	; 8
     9d0:	88 bf       	out	0x38, r24	; 56
    TIMSK = (TIMSK & ~(1 << TICIE1)) | (1 << OCIE1B);
     9d2:	89 b7       	in	r24, 0x39	; 57
     9d4:	87 7d       	andi	r24, 0xD7	; 215
     9d6:	88 60       	ori	r24, 0x08	; 8
     9d8:	89 bf       	out	0x39, r24	; 57
    inframe = 0;
     9da:	10 92 a1 01 	sts	0x01A1, r1
     9de:	10 92 a0 01 	sts	0x01A0, r1
    inbits = 0;
     9e2:	10 92 a2 01 	sts	0x01A2, r1
}
     9e6:	9f 91       	pop	r25
     9e8:	8f 91       	pop	r24
     9ea:	5f 91       	pop	r21
     9ec:	4f 91       	pop	r20
     9ee:	3f 91       	pop	r19
     9f0:	2f 91       	pop	r18
     9f2:	0f 90       	pop	r0
     9f4:	0f be       	out	0x3f, r0	; 63
     9f6:	0f 90       	pop	r0
     9f8:	1f 90       	pop	r1
     9fa:	18 95       	reti

000009fc <__vector_7>:
#endif // SUART_RXD

#ifdef SUART_RXD
SIGNAL (SIG_OUTPUT_COMPARE1B)
{
     9fc:	1f 92       	push	r1
     9fe:	0f 92       	push	r0
     a00:	0f b6       	in	r0, 0x3f	; 63
     a02:	0f 92       	push	r0
     a04:	11 24       	eor	r1, r1
     a06:	2f 93       	push	r18
     a08:	8f 93       	push	r24
     a0a:	9f 93       	push	r25
    uint16_t data = inframe >> 1;
     a0c:	80 91 a0 01 	lds	r24, 0x01A0
     a10:	90 91 a1 01 	lds	r25, 0x01A1
     a14:	96 95       	lsr	r25
     a16:	87 95       	ror	r24
   
    if (SUART_RXD_PIN & (1 << SUART_RXD_BIT))
     a18:	b0 99       	sbic	0x16, 0	; 22
        data |= (1 << 9);
     a1a:	92 60       	ori	r25, 0x02	; 2
      
    uint8_t bits = inbits+1;
     a1c:	20 91 a2 01 	lds	r18, 0x01A2
     a20:	2f 5f       	subi	r18, 0xFF	; 255
   
    if (10 == bits)
     a22:	2a 30       	cpi	r18, 0x0A	; 10
     a24:	a1 f4       	brne	.+40     	; 0xa4e <__vector_7+0x52>
    {
        if ((data & 1) == 0)
     a26:	80 fd       	sbrc	r24, 0
     a28:	0b c0       	rjmp	.+22     	; 0xa40 <__vector_7+0x44>
            if (data >= (1 << 9))
     a2a:	22 e0       	ldi	r18, 0x02	; 2
     a2c:	80 30       	cpi	r24, 0x00	; 0
     a2e:	92 07       	cpc	r25, r18
     a30:	38 f0       	brcs	.+14     	; 0xa40 <__vector_7+0x44>
            {
#ifdef _FIFO_H_         
                _inline_fifo_put (&infifo, data >> 1);
#else            
                indata = data >> 1;
     a32:	96 95       	lsr	r25
     a34:	87 95       	ror	r24
     a36:	80 93 a4 01 	sts	0x01A4, r24
#endif // _FIFO_H_            
                received = 1;
     a3a:	81 e0       	ldi	r24, 0x01	; 1
     a3c:	80 93 a3 01 	sts	0x01A3, r24
            }
      
        TIMSK = (TIMSK & ~(1 << OCIE1B)) | (1 << TICIE1);
     a40:	89 b7       	in	r24, 0x39	; 57
     a42:	87 7d       	andi	r24, 0xD7	; 215
     a44:	80 62       	ori	r24, 0x20	; 32
     a46:	89 bf       	out	0x39, r24	; 57
        TIFR = (1 << ICF1);
     a48:	80 e2       	ldi	r24, 0x20	; 32
     a4a:	88 bf       	out	0x38, r24	; 56
     a4c:	06 c0       	rjmp	.+12     	; 0xa5a <__vector_7+0x5e>
    }
    else
    {
        inbits = bits;
     a4e:	20 93 a2 01 	sts	0x01A2, r18
        inframe = data;
     a52:	90 93 a1 01 	sts	0x01A1, r25
     a56:	80 93 a0 01 	sts	0x01A0, r24
    }
}
     a5a:	9f 91       	pop	r25
     a5c:	8f 91       	pop	r24
     a5e:	2f 91       	pop	r18
     a60:	0f 90       	pop	r0
     a62:	0f be       	out	0x3f, r0	; 63
     a64:	0f 90       	pop	r0
     a66:	1f 90       	pop	r1
     a68:	18 95       	reti

00000a6a <uartSW_getc_wait>:
}

#else // _FIFO_H_

int uartSW_getc_wait()
{
     a6a:	80 91 a3 01 	lds	r24, 0x01A3
     a6e:	88 23       	and	r24, r24
     a70:	e1 f3       	breq	.-8      	; 0xa6a <uartSW_getc_wait>
    while (!received)   {}
    received = 0;
     a72:	10 92 a3 01 	sts	0x01A3, r1
   
    return (int) indata;
     a76:	80 91 a4 01 	lds	r24, 0x01A4
}
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	08 95       	ret

00000a7e <uartSW_getc_nowait>:

int uartSW_getc_nowait()
{
     a7e:	80 91 a3 01 	lds	r24, 0x01A3
     a82:	88 23       	and	r24, r24
     a84:	19 f4       	brne	.+6      	; 0xa8c <uartSW_getc_nowait+0xe>
     a86:	2f ef       	ldi	r18, 0xFF	; 255
     a88:	3f ef       	ldi	r19, 0xFF	; 255
     a8a:	06 c0       	rjmp	.+12     	; 0xa98 <uartSW_getc_nowait+0x1a>
    if (received)
    {
        received = 0;
     a8c:	10 92 a3 01 	sts	0x01A3, r1
        return (int) indata;
     a90:	80 91 a4 01 	lds	r24, 0x01A4
     a94:	28 2f       	mov	r18, r24
     a96:	30 e0       	ldi	r19, 0x00	; 0
    }
   
    return -1;
}
     a98:	c9 01       	movw	r24, r18
     a9a:	08 95       	ret

00000a9c <strcmp>:
     a9c:	fb 01       	movw	r30, r22
     a9e:	dc 01       	movw	r26, r24
     aa0:	8d 91       	ld	r24, X+
     aa2:	01 90       	ld	r0, Z+
     aa4:	80 19       	sub	r24, r0
     aa6:	01 10       	cpse	r0, r1
     aa8:	d9 f3       	breq	.-10     	; 0xaa0 <strcmp+0x4>
     aaa:	99 0b       	sbc	r25, r25
     aac:	08 95       	ret

00000aae <strcpy>:
     aae:	fb 01       	movw	r30, r22
     ab0:	dc 01       	movw	r26, r24
     ab2:	01 90       	ld	r0, Z+
     ab4:	0d 92       	st	X+, r0
     ab6:	00 20       	and	r0, r0
     ab8:	e1 f7       	brne	.-8      	; 0xab2 <strcpy+0x4>
     aba:	08 95       	ret

00000abc <sprintf>:
     abc:	ae e0       	ldi	r26, 0x0E	; 14
     abe:	b0 e0       	ldi	r27, 0x00	; 0
     ac0:	e3 e6       	ldi	r30, 0x63	; 99
     ac2:	f5 e0       	ldi	r31, 0x05	; 5
     ac4:	c0 c2       	rjmp	.+1408   	; 0x1046 <__prologue_saves__+0x1c>
     ac6:	0d 89       	ldd	r16, Y+21	; 0x15
     ac8:	1e 89       	ldd	r17, Y+22	; 0x16
     aca:	86 e0       	ldi	r24, 0x06	; 6
     acc:	8c 83       	std	Y+4, r24	; 0x04
     ace:	1a 83       	std	Y+2, r17	; 0x02
     ad0:	09 83       	std	Y+1, r16	; 0x01
     ad2:	8f ef       	ldi	r24, 0xFF	; 255
     ad4:	9f e7       	ldi	r25, 0x7F	; 127
     ad6:	9e 83       	std	Y+6, r25	; 0x06
     ad8:	8d 83       	std	Y+5, r24	; 0x05
     ada:	ce 01       	movw	r24, r28
     adc:	49 96       	adiw	r24, 0x19	; 25
     ade:	ac 01       	movw	r20, r24
     ae0:	6f 89       	ldd	r22, Y+23	; 0x17
     ae2:	78 8d       	ldd	r23, Y+24	; 0x18
     ae4:	ce 01       	movw	r24, r28
     ae6:	01 96       	adiw	r24, 0x01	; 1
     ae8:	09 d0       	rcall	.+18     	; 0xafc <vfprintf>
     aea:	2f 81       	ldd	r18, Y+7	; 0x07
     aec:	38 85       	ldd	r19, Y+8	; 0x08
     aee:	02 0f       	add	r16, r18
     af0:	13 1f       	adc	r17, r19
     af2:	f8 01       	movw	r30, r16
     af4:	10 82       	st	Z, r1
     af6:	2e 96       	adiw	r28, 0x0e	; 14
     af8:	e4 e0       	ldi	r30, 0x04	; 4
     afa:	c1 c2       	rjmp	.+1410   	; 0x107e <__epilogue_restores__+0x1c>

00000afc <vfprintf>:
     afc:	ab e0       	ldi	r26, 0x0B	; 11
     afe:	b0 e0       	ldi	r27, 0x00	; 0
     b00:	e3 e8       	ldi	r30, 0x83	; 131
     b02:	f5 e0       	ldi	r31, 0x05	; 5
     b04:	92 c2       	rjmp	.+1316   	; 0x102a <__prologue_saves__>
     b06:	3c 01       	movw	r6, r24
     b08:	2b 01       	movw	r4, r22
     b0a:	5a 01       	movw	r10, r20
     b0c:	fc 01       	movw	r30, r24
     b0e:	17 82       	std	Z+7, r1	; 0x07
     b10:	16 82       	std	Z+6, r1	; 0x06
     b12:	83 81       	ldd	r24, Z+3	; 0x03
     b14:	81 fd       	sbrc	r24, 1
     b16:	03 c0       	rjmp	.+6      	; 0xb1e <vfprintf+0x22>
     b18:	6f ef       	ldi	r22, 0xFF	; 255
     b1a:	7f ef       	ldi	r23, 0xFF	; 255
     b1c:	bb c1       	rjmp	.+886    	; 0xe94 <vfprintf+0x398>
     b1e:	9a e0       	ldi	r25, 0x0A	; 10
     b20:	89 2e       	mov	r8, r25
     b22:	1e 01       	movw	r2, r28
     b24:	08 94       	sec
     b26:	21 1c       	adc	r2, r1
     b28:	31 1c       	adc	r3, r1
     b2a:	f3 01       	movw	r30, r6
     b2c:	23 81       	ldd	r18, Z+3	; 0x03
     b2e:	f2 01       	movw	r30, r4
     b30:	23 fd       	sbrc	r18, 3
     b32:	85 91       	lpm	r24, Z+
     b34:	23 ff       	sbrs	r18, 3
     b36:	81 91       	ld	r24, Z+
     b38:	2f 01       	movw	r4, r30
     b3a:	88 23       	and	r24, r24
     b3c:	09 f4       	brne	.+2      	; 0xb40 <vfprintf+0x44>
     b3e:	a7 c1       	rjmp	.+846    	; 0xe8e <vfprintf+0x392>
     b40:	85 32       	cpi	r24, 0x25	; 37
     b42:	39 f4       	brne	.+14     	; 0xb52 <vfprintf+0x56>
     b44:	23 fd       	sbrc	r18, 3
     b46:	85 91       	lpm	r24, Z+
     b48:	23 ff       	sbrs	r18, 3
     b4a:	81 91       	ld	r24, Z+
     b4c:	2f 01       	movw	r4, r30
     b4e:	85 32       	cpi	r24, 0x25	; 37
     b50:	21 f4       	brne	.+8      	; 0xb5a <vfprintf+0x5e>
     b52:	b3 01       	movw	r22, r6
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	b8 d1       	rcall	.+880    	; 0xec8 <fputc>
     b58:	e8 cf       	rjmp	.-48     	; 0xb2a <vfprintf+0x2e>
     b5a:	98 2f       	mov	r25, r24
     b5c:	dd 24       	eor	r13, r13
     b5e:	cc 24       	eor	r12, r12
     b60:	99 24       	eor	r9, r9
     b62:	ff e1       	ldi	r31, 0x1F	; 31
     b64:	fd 15       	cp	r31, r13
     b66:	d0 f0       	brcs	.+52     	; 0xb9c <vfprintf+0xa0>
     b68:	9b 32       	cpi	r25, 0x2B	; 43
     b6a:	69 f0       	breq	.+26     	; 0xb86 <vfprintf+0x8a>
     b6c:	9c 32       	cpi	r25, 0x2C	; 44
     b6e:	28 f4       	brcc	.+10     	; 0xb7a <vfprintf+0x7e>
     b70:	90 32       	cpi	r25, 0x20	; 32
     b72:	59 f0       	breq	.+22     	; 0xb8a <vfprintf+0x8e>
     b74:	93 32       	cpi	r25, 0x23	; 35
     b76:	91 f4       	brne	.+36     	; 0xb9c <vfprintf+0xa0>
     b78:	0e c0       	rjmp	.+28     	; 0xb96 <vfprintf+0x9a>
     b7a:	9d 32       	cpi	r25, 0x2D	; 45
     b7c:	49 f0       	breq	.+18     	; 0xb90 <vfprintf+0x94>
     b7e:	90 33       	cpi	r25, 0x30	; 48
     b80:	69 f4       	brne	.+26     	; 0xb9c <vfprintf+0xa0>
     b82:	41 e0       	ldi	r20, 0x01	; 1
     b84:	24 c0       	rjmp	.+72     	; 0xbce <vfprintf+0xd2>
     b86:	52 e0       	ldi	r21, 0x02	; 2
     b88:	d5 2a       	or	r13, r21
     b8a:	84 e0       	ldi	r24, 0x04	; 4
     b8c:	d8 2a       	or	r13, r24
     b8e:	28 c0       	rjmp	.+80     	; 0xbe0 <vfprintf+0xe4>
     b90:	98 e0       	ldi	r25, 0x08	; 8
     b92:	d9 2a       	or	r13, r25
     b94:	25 c0       	rjmp	.+74     	; 0xbe0 <vfprintf+0xe4>
     b96:	e0 e1       	ldi	r30, 0x10	; 16
     b98:	de 2a       	or	r13, r30
     b9a:	22 c0       	rjmp	.+68     	; 0xbe0 <vfprintf+0xe4>
     b9c:	d7 fc       	sbrc	r13, 7
     b9e:	29 c0       	rjmp	.+82     	; 0xbf2 <vfprintf+0xf6>
     ba0:	89 2f       	mov	r24, r25
     ba2:	80 53       	subi	r24, 0x30	; 48
     ba4:	8a 30       	cpi	r24, 0x0A	; 10
     ba6:	70 f4       	brcc	.+28     	; 0xbc4 <vfprintf+0xc8>
     ba8:	d6 fe       	sbrs	r13, 6
     baa:	05 c0       	rjmp	.+10     	; 0xbb6 <vfprintf+0xba>
     bac:	98 9c       	mul	r9, r8
     bae:	90 2c       	mov	r9, r0
     bb0:	11 24       	eor	r1, r1
     bb2:	98 0e       	add	r9, r24
     bb4:	15 c0       	rjmp	.+42     	; 0xbe0 <vfprintf+0xe4>
     bb6:	c8 9c       	mul	r12, r8
     bb8:	c0 2c       	mov	r12, r0
     bba:	11 24       	eor	r1, r1
     bbc:	c8 0e       	add	r12, r24
     bbe:	f0 e2       	ldi	r31, 0x20	; 32
     bc0:	df 2a       	or	r13, r31
     bc2:	0e c0       	rjmp	.+28     	; 0xbe0 <vfprintf+0xe4>
     bc4:	9e 32       	cpi	r25, 0x2E	; 46
     bc6:	29 f4       	brne	.+10     	; 0xbd2 <vfprintf+0xd6>
     bc8:	d6 fc       	sbrc	r13, 6
     bca:	61 c1       	rjmp	.+706    	; 0xe8e <vfprintf+0x392>
     bcc:	40 e4       	ldi	r20, 0x40	; 64
     bce:	d4 2a       	or	r13, r20
     bd0:	07 c0       	rjmp	.+14     	; 0xbe0 <vfprintf+0xe4>
     bd2:	9c 36       	cpi	r25, 0x6C	; 108
     bd4:	19 f4       	brne	.+6      	; 0xbdc <vfprintf+0xe0>
     bd6:	50 e8       	ldi	r21, 0x80	; 128
     bd8:	d5 2a       	or	r13, r21
     bda:	02 c0       	rjmp	.+4      	; 0xbe0 <vfprintf+0xe4>
     bdc:	98 36       	cpi	r25, 0x68	; 104
     bde:	49 f4       	brne	.+18     	; 0xbf2 <vfprintf+0xf6>
     be0:	f2 01       	movw	r30, r4
     be2:	23 fd       	sbrc	r18, 3
     be4:	95 91       	lpm	r25, Z+
     be6:	23 ff       	sbrs	r18, 3
     be8:	91 91       	ld	r25, Z+
     bea:	2f 01       	movw	r4, r30
     bec:	99 23       	and	r25, r25
     bee:	09 f0       	breq	.+2      	; 0xbf2 <vfprintf+0xf6>
     bf0:	b8 cf       	rjmp	.-144    	; 0xb62 <vfprintf+0x66>
     bf2:	89 2f       	mov	r24, r25
     bf4:	85 54       	subi	r24, 0x45	; 69
     bf6:	83 30       	cpi	r24, 0x03	; 3
     bf8:	18 f0       	brcs	.+6      	; 0xc00 <vfprintf+0x104>
     bfa:	80 52       	subi	r24, 0x20	; 32
     bfc:	83 30       	cpi	r24, 0x03	; 3
     bfe:	38 f4       	brcc	.+14     	; 0xc0e <vfprintf+0x112>
     c00:	44 e0       	ldi	r20, 0x04	; 4
     c02:	50 e0       	ldi	r21, 0x00	; 0
     c04:	a4 0e       	add	r10, r20
     c06:	b5 1e       	adc	r11, r21
     c08:	5f e3       	ldi	r21, 0x3F	; 63
     c0a:	59 83       	std	Y+1, r21	; 0x01
     c0c:	0f c0       	rjmp	.+30     	; 0xc2c <vfprintf+0x130>
     c0e:	93 36       	cpi	r25, 0x63	; 99
     c10:	31 f0       	breq	.+12     	; 0xc1e <vfprintf+0x122>
     c12:	93 37       	cpi	r25, 0x73	; 115
     c14:	79 f0       	breq	.+30     	; 0xc34 <vfprintf+0x138>
     c16:	93 35       	cpi	r25, 0x53	; 83
     c18:	09 f0       	breq	.+2      	; 0xc1c <vfprintf+0x120>
     c1a:	52 c0       	rjmp	.+164    	; 0xcc0 <vfprintf+0x1c4>
     c1c:	1f c0       	rjmp	.+62     	; 0xc5c <vfprintf+0x160>
     c1e:	f5 01       	movw	r30, r10
     c20:	80 81       	ld	r24, Z
     c22:	89 83       	std	Y+1, r24	; 0x01
     c24:	42 e0       	ldi	r20, 0x02	; 2
     c26:	50 e0       	ldi	r21, 0x00	; 0
     c28:	a4 0e       	add	r10, r20
     c2a:	b5 1e       	adc	r11, r21
     c2c:	71 01       	movw	r14, r2
     c2e:	01 e0       	ldi	r16, 0x01	; 1
     c30:	10 e0       	ldi	r17, 0x00	; 0
     c32:	11 c0       	rjmp	.+34     	; 0xc56 <vfprintf+0x15a>
     c34:	f5 01       	movw	r30, r10
     c36:	e0 80       	ld	r14, Z
     c38:	f1 80       	ldd	r15, Z+1	; 0x01
     c3a:	d6 fc       	sbrc	r13, 6
     c3c:	03 c0       	rjmp	.+6      	; 0xc44 <vfprintf+0x148>
     c3e:	6f ef       	ldi	r22, 0xFF	; 255
     c40:	7f ef       	ldi	r23, 0xFF	; 255
     c42:	02 c0       	rjmp	.+4      	; 0xc48 <vfprintf+0x14c>
     c44:	69 2d       	mov	r22, r9
     c46:	70 e0       	ldi	r23, 0x00	; 0
     c48:	42 e0       	ldi	r20, 0x02	; 2
     c4a:	50 e0       	ldi	r21, 0x00	; 0
     c4c:	a4 0e       	add	r10, r20
     c4e:	b5 1e       	adc	r11, r21
     c50:	c7 01       	movw	r24, r14
     c52:	2f d1       	rcall	.+606    	; 0xeb2 <strnlen>
     c54:	8c 01       	movw	r16, r24
     c56:	5f e7       	ldi	r21, 0x7F	; 127
     c58:	d5 22       	and	r13, r21
     c5a:	13 c0       	rjmp	.+38     	; 0xc82 <vfprintf+0x186>
     c5c:	f5 01       	movw	r30, r10
     c5e:	e0 80       	ld	r14, Z
     c60:	f1 80       	ldd	r15, Z+1	; 0x01
     c62:	d6 fc       	sbrc	r13, 6
     c64:	03 c0       	rjmp	.+6      	; 0xc6c <vfprintf+0x170>
     c66:	6f ef       	ldi	r22, 0xFF	; 255
     c68:	7f ef       	ldi	r23, 0xFF	; 255
     c6a:	02 c0       	rjmp	.+4      	; 0xc70 <vfprintf+0x174>
     c6c:	69 2d       	mov	r22, r9
     c6e:	70 e0       	ldi	r23, 0x00	; 0
     c70:	42 e0       	ldi	r20, 0x02	; 2
     c72:	50 e0       	ldi	r21, 0x00	; 0
     c74:	a4 0e       	add	r10, r20
     c76:	b5 1e       	adc	r11, r21
     c78:	c7 01       	movw	r24, r14
     c7a:	10 d1       	rcall	.+544    	; 0xe9c <strnlen_P>
     c7c:	8c 01       	movw	r16, r24
     c7e:	50 e8       	ldi	r21, 0x80	; 128
     c80:	d5 2a       	or	r13, r21
     c82:	d3 fe       	sbrs	r13, 3
     c84:	06 c0       	rjmp	.+12     	; 0xc92 <vfprintf+0x196>
     c86:	18 c0       	rjmp	.+48     	; 0xcb8 <vfprintf+0x1bc>
     c88:	b3 01       	movw	r22, r6
     c8a:	80 e2       	ldi	r24, 0x20	; 32
     c8c:	90 e0       	ldi	r25, 0x00	; 0
     c8e:	1c d1       	rcall	.+568    	; 0xec8 <fputc>
     c90:	ca 94       	dec	r12
     c92:	8c 2d       	mov	r24, r12
     c94:	90 e0       	ldi	r25, 0x00	; 0
     c96:	08 17       	cp	r16, r24
     c98:	19 07       	cpc	r17, r25
     c9a:	b0 f3       	brcs	.-20     	; 0xc88 <vfprintf+0x18c>
     c9c:	0d c0       	rjmp	.+26     	; 0xcb8 <vfprintf+0x1bc>
     c9e:	f7 01       	movw	r30, r14
     ca0:	d7 fc       	sbrc	r13, 7
     ca2:	85 91       	lpm	r24, Z+
     ca4:	d7 fe       	sbrs	r13, 7
     ca6:	81 91       	ld	r24, Z+
     ca8:	7f 01       	movw	r14, r30
     caa:	b3 01       	movw	r22, r6
     cac:	90 e0       	ldi	r25, 0x00	; 0
     cae:	0c d1       	rcall	.+536    	; 0xec8 <fputc>
     cb0:	c1 10       	cpse	r12, r1
     cb2:	ca 94       	dec	r12
     cb4:	01 50       	subi	r16, 0x01	; 1
     cb6:	10 40       	sbci	r17, 0x00	; 0
     cb8:	01 15       	cp	r16, r1
     cba:	11 05       	cpc	r17, r1
     cbc:	81 f7       	brne	.-32     	; 0xc9e <vfprintf+0x1a2>
     cbe:	e4 c0       	rjmp	.+456    	; 0xe88 <vfprintf+0x38c>
     cc0:	94 36       	cpi	r25, 0x64	; 100
     cc2:	11 f0       	breq	.+4      	; 0xcc8 <vfprintf+0x1cc>
     cc4:	99 36       	cpi	r25, 0x69	; 105
     cc6:	69 f5       	brne	.+90     	; 0xd22 <vfprintf+0x226>
     cc8:	d7 fe       	sbrs	r13, 7
     cca:	08 c0       	rjmp	.+16     	; 0xcdc <vfprintf+0x1e0>
     ccc:	f5 01       	movw	r30, r10
     cce:	e0 80       	ld	r14, Z
     cd0:	f1 80       	ldd	r15, Z+1	; 0x01
     cd2:	02 81       	ldd	r16, Z+2	; 0x02
     cd4:	13 81       	ldd	r17, Z+3	; 0x03
     cd6:	44 e0       	ldi	r20, 0x04	; 4
     cd8:	50 e0       	ldi	r21, 0x00	; 0
     cda:	0a c0       	rjmp	.+20     	; 0xcf0 <vfprintf+0x1f4>
     cdc:	f5 01       	movw	r30, r10
     cde:	80 81       	ld	r24, Z
     ce0:	91 81       	ldd	r25, Z+1	; 0x01
     ce2:	7c 01       	movw	r14, r24
     ce4:	00 27       	eor	r16, r16
     ce6:	f7 fc       	sbrc	r15, 7
     ce8:	00 95       	com	r16
     cea:	10 2f       	mov	r17, r16
     cec:	42 e0       	ldi	r20, 0x02	; 2
     cee:	50 e0       	ldi	r21, 0x00	; 0
     cf0:	a4 0e       	add	r10, r20
     cf2:	b5 1e       	adc	r11, r21
     cf4:	5f e6       	ldi	r21, 0x6F	; 111
     cf6:	d5 22       	and	r13, r21
     cf8:	17 ff       	sbrs	r17, 7
     cfa:	0a c0       	rjmp	.+20     	; 0xd10 <vfprintf+0x214>
     cfc:	10 95       	com	r17
     cfe:	00 95       	com	r16
     d00:	f0 94       	com	r15
     d02:	e0 94       	com	r14
     d04:	e1 1c       	adc	r14, r1
     d06:	f1 1c       	adc	r15, r1
     d08:	01 1d       	adc	r16, r1
     d0a:	11 1d       	adc	r17, r1
     d0c:	80 e8       	ldi	r24, 0x80	; 128
     d0e:	d8 2a       	or	r13, r24
     d10:	2a e0       	ldi	r18, 0x0A	; 10
     d12:	30 e0       	ldi	r19, 0x00	; 0
     d14:	a1 01       	movw	r20, r2
     d16:	c8 01       	movw	r24, r16
     d18:	b7 01       	movw	r22, r14
     d1a:	02 d1       	rcall	.+516    	; 0xf20 <__ultoa_invert>
     d1c:	f8 2e       	mov	r15, r24
     d1e:	f2 18       	sub	r15, r2
     d20:	3f c0       	rjmp	.+126    	; 0xda0 <vfprintf+0x2a4>
     d22:	95 37       	cpi	r25, 0x75	; 117
     d24:	29 f4       	brne	.+10     	; 0xd30 <vfprintf+0x234>
     d26:	1d 2d       	mov	r17, r13
     d28:	1f 7e       	andi	r17, 0xEF	; 239
     d2a:	2a e0       	ldi	r18, 0x0A	; 10
     d2c:	30 e0       	ldi	r19, 0x00	; 0
     d2e:	1d c0       	rjmp	.+58     	; 0xd6a <vfprintf+0x26e>
     d30:	1d 2d       	mov	r17, r13
     d32:	19 7f       	andi	r17, 0xF9	; 249
     d34:	9f 36       	cpi	r25, 0x6F	; 111
     d36:	61 f0       	breq	.+24     	; 0xd50 <vfprintf+0x254>
     d38:	90 37       	cpi	r25, 0x70	; 112
     d3a:	20 f4       	brcc	.+8      	; 0xd44 <vfprintf+0x248>
     d3c:	98 35       	cpi	r25, 0x58	; 88
     d3e:	09 f0       	breq	.+2      	; 0xd42 <vfprintf+0x246>
     d40:	a6 c0       	rjmp	.+332    	; 0xe8e <vfprintf+0x392>
     d42:	0f c0       	rjmp	.+30     	; 0xd62 <vfprintf+0x266>
     d44:	90 37       	cpi	r25, 0x70	; 112
     d46:	39 f0       	breq	.+14     	; 0xd56 <vfprintf+0x25a>
     d48:	98 37       	cpi	r25, 0x78	; 120
     d4a:	09 f0       	breq	.+2      	; 0xd4e <vfprintf+0x252>
     d4c:	a0 c0       	rjmp	.+320    	; 0xe8e <vfprintf+0x392>
     d4e:	04 c0       	rjmp	.+8      	; 0xd58 <vfprintf+0x25c>
     d50:	28 e0       	ldi	r18, 0x08	; 8
     d52:	30 e0       	ldi	r19, 0x00	; 0
     d54:	0a c0       	rjmp	.+20     	; 0xd6a <vfprintf+0x26e>
     d56:	10 61       	ori	r17, 0x10	; 16
     d58:	14 fd       	sbrc	r17, 4
     d5a:	14 60       	ori	r17, 0x04	; 4
     d5c:	20 e1       	ldi	r18, 0x10	; 16
     d5e:	30 e0       	ldi	r19, 0x00	; 0
     d60:	04 c0       	rjmp	.+8      	; 0xd6a <vfprintf+0x26e>
     d62:	14 fd       	sbrc	r17, 4
     d64:	16 60       	ori	r17, 0x06	; 6
     d66:	20 e1       	ldi	r18, 0x10	; 16
     d68:	32 e0       	ldi	r19, 0x02	; 2
     d6a:	17 ff       	sbrs	r17, 7
     d6c:	08 c0       	rjmp	.+16     	; 0xd7e <vfprintf+0x282>
     d6e:	f5 01       	movw	r30, r10
     d70:	60 81       	ld	r22, Z
     d72:	71 81       	ldd	r23, Z+1	; 0x01
     d74:	82 81       	ldd	r24, Z+2	; 0x02
     d76:	93 81       	ldd	r25, Z+3	; 0x03
     d78:	44 e0       	ldi	r20, 0x04	; 4
     d7a:	50 e0       	ldi	r21, 0x00	; 0
     d7c:	08 c0       	rjmp	.+16     	; 0xd8e <vfprintf+0x292>
     d7e:	f5 01       	movw	r30, r10
     d80:	80 81       	ld	r24, Z
     d82:	91 81       	ldd	r25, Z+1	; 0x01
     d84:	bc 01       	movw	r22, r24
     d86:	80 e0       	ldi	r24, 0x00	; 0
     d88:	90 e0       	ldi	r25, 0x00	; 0
     d8a:	42 e0       	ldi	r20, 0x02	; 2
     d8c:	50 e0       	ldi	r21, 0x00	; 0
     d8e:	a4 0e       	add	r10, r20
     d90:	b5 1e       	adc	r11, r21
     d92:	a1 01       	movw	r20, r2
     d94:	c5 d0       	rcall	.+394    	; 0xf20 <__ultoa_invert>
     d96:	f8 2e       	mov	r15, r24
     d98:	f2 18       	sub	r15, r2
     d9a:	8f e7       	ldi	r24, 0x7F	; 127
     d9c:	d8 2e       	mov	r13, r24
     d9e:	d1 22       	and	r13, r17
     da0:	d6 fe       	sbrs	r13, 6
     da2:	0b c0       	rjmp	.+22     	; 0xdba <vfprintf+0x2be>
     da4:	5e ef       	ldi	r21, 0xFE	; 254
     da6:	d5 22       	and	r13, r21
     da8:	f9 14       	cp	r15, r9
     daa:	38 f4       	brcc	.+14     	; 0xdba <vfprintf+0x2be>
     dac:	d4 fe       	sbrs	r13, 4
     dae:	07 c0       	rjmp	.+14     	; 0xdbe <vfprintf+0x2c2>
     db0:	d2 fc       	sbrc	r13, 2
     db2:	05 c0       	rjmp	.+10     	; 0xdbe <vfprintf+0x2c2>
     db4:	8f ee       	ldi	r24, 0xEF	; 239
     db6:	d8 22       	and	r13, r24
     db8:	02 c0       	rjmp	.+4      	; 0xdbe <vfprintf+0x2c2>
     dba:	1f 2d       	mov	r17, r15
     dbc:	01 c0       	rjmp	.+2      	; 0xdc0 <vfprintf+0x2c4>
     dbe:	19 2d       	mov	r17, r9
     dc0:	d4 fe       	sbrs	r13, 4
     dc2:	0d c0       	rjmp	.+26     	; 0xdde <vfprintf+0x2e2>
     dc4:	fe 01       	movw	r30, r28
     dc6:	ef 0d       	add	r30, r15
     dc8:	f1 1d       	adc	r31, r1
     dca:	80 81       	ld	r24, Z
     dcc:	80 33       	cpi	r24, 0x30	; 48
     dce:	19 f4       	brne	.+6      	; 0xdd6 <vfprintf+0x2da>
     dd0:	99 ee       	ldi	r25, 0xE9	; 233
     dd2:	d9 22       	and	r13, r25
     dd4:	08 c0       	rjmp	.+16     	; 0xde6 <vfprintf+0x2ea>
     dd6:	1f 5f       	subi	r17, 0xFF	; 255
     dd8:	d2 fe       	sbrs	r13, 2
     dda:	05 c0       	rjmp	.+10     	; 0xde6 <vfprintf+0x2ea>
     ddc:	03 c0       	rjmp	.+6      	; 0xde4 <vfprintf+0x2e8>
     dde:	8d 2d       	mov	r24, r13
     de0:	86 78       	andi	r24, 0x86	; 134
     de2:	09 f0       	breq	.+2      	; 0xde6 <vfprintf+0x2ea>
     de4:	1f 5f       	subi	r17, 0xFF	; 255
     de6:	0d 2d       	mov	r16, r13
     de8:	d3 fc       	sbrc	r13, 3
     dea:	13 c0       	rjmp	.+38     	; 0xe12 <vfprintf+0x316>
     dec:	d0 fe       	sbrs	r13, 0
     dee:	0e c0       	rjmp	.+28     	; 0xe0c <vfprintf+0x310>
     df0:	1c 15       	cp	r17, r12
     df2:	10 f0       	brcs	.+4      	; 0xdf8 <vfprintf+0x2fc>
     df4:	9f 2c       	mov	r9, r15
     df6:	0a c0       	rjmp	.+20     	; 0xe0c <vfprintf+0x310>
     df8:	9f 2c       	mov	r9, r15
     dfa:	9c 0c       	add	r9, r12
     dfc:	91 1a       	sub	r9, r17
     dfe:	1c 2d       	mov	r17, r12
     e00:	05 c0       	rjmp	.+10     	; 0xe0c <vfprintf+0x310>
     e02:	b3 01       	movw	r22, r6
     e04:	80 e2       	ldi	r24, 0x20	; 32
     e06:	90 e0       	ldi	r25, 0x00	; 0
     e08:	5f d0       	rcall	.+190    	; 0xec8 <fputc>
     e0a:	1f 5f       	subi	r17, 0xFF	; 255
     e0c:	1c 15       	cp	r17, r12
     e0e:	c8 f3       	brcs	.-14     	; 0xe02 <vfprintf+0x306>
     e10:	04 c0       	rjmp	.+8      	; 0xe1a <vfprintf+0x31e>
     e12:	1c 15       	cp	r17, r12
     e14:	10 f4       	brcc	.+4      	; 0xe1a <vfprintf+0x31e>
     e16:	c1 1a       	sub	r12, r17
     e18:	01 c0       	rjmp	.+2      	; 0xe1c <vfprintf+0x320>
     e1a:	cc 24       	eor	r12, r12
     e1c:	04 ff       	sbrs	r16, 4
     e1e:	0f c0       	rjmp	.+30     	; 0xe3e <vfprintf+0x342>
     e20:	b3 01       	movw	r22, r6
     e22:	80 e3       	ldi	r24, 0x30	; 48
     e24:	90 e0       	ldi	r25, 0x00	; 0
     e26:	50 d0       	rcall	.+160    	; 0xec8 <fputc>
     e28:	02 ff       	sbrs	r16, 2
     e2a:	1c c0       	rjmp	.+56     	; 0xe64 <vfprintf+0x368>
     e2c:	01 fd       	sbrc	r16, 1
     e2e:	03 c0       	rjmp	.+6      	; 0xe36 <vfprintf+0x33a>
     e30:	88 e7       	ldi	r24, 0x78	; 120
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	02 c0       	rjmp	.+4      	; 0xe3a <vfprintf+0x33e>
     e36:	88 e5       	ldi	r24, 0x58	; 88
     e38:	90 e0       	ldi	r25, 0x00	; 0
     e3a:	b3 01       	movw	r22, r6
     e3c:	0c c0       	rjmp	.+24     	; 0xe56 <vfprintf+0x35a>
     e3e:	80 2f       	mov	r24, r16
     e40:	86 78       	andi	r24, 0x86	; 134
     e42:	81 f0       	breq	.+32     	; 0xe64 <vfprintf+0x368>
     e44:	01 ff       	sbrs	r16, 1
     e46:	02 c0       	rjmp	.+4      	; 0xe4c <vfprintf+0x350>
     e48:	8b e2       	ldi	r24, 0x2B	; 43
     e4a:	01 c0       	rjmp	.+2      	; 0xe4e <vfprintf+0x352>
     e4c:	80 e2       	ldi	r24, 0x20	; 32
     e4e:	d7 fc       	sbrc	r13, 7
     e50:	8d e2       	ldi	r24, 0x2D	; 45
     e52:	b3 01       	movw	r22, r6
     e54:	90 e0       	ldi	r25, 0x00	; 0
     e56:	38 d0       	rcall	.+112    	; 0xec8 <fputc>
     e58:	05 c0       	rjmp	.+10     	; 0xe64 <vfprintf+0x368>
     e5a:	b3 01       	movw	r22, r6
     e5c:	80 e3       	ldi	r24, 0x30	; 48
     e5e:	90 e0       	ldi	r25, 0x00	; 0
     e60:	33 d0       	rcall	.+102    	; 0xec8 <fputc>
     e62:	9a 94       	dec	r9
     e64:	f9 14       	cp	r15, r9
     e66:	c8 f3       	brcs	.-14     	; 0xe5a <vfprintf+0x35e>
     e68:	fa 94       	dec	r15
     e6a:	f1 01       	movw	r30, r2
     e6c:	ef 0d       	add	r30, r15
     e6e:	f1 1d       	adc	r31, r1
     e70:	b3 01       	movw	r22, r6
     e72:	80 81       	ld	r24, Z
     e74:	90 e0       	ldi	r25, 0x00	; 0
     e76:	28 d0       	rcall	.+80     	; 0xec8 <fputc>
     e78:	ff 20       	and	r15, r15
     e7a:	b1 f7       	brne	.-20     	; 0xe68 <vfprintf+0x36c>
     e7c:	05 c0       	rjmp	.+10     	; 0xe88 <vfprintf+0x38c>
     e7e:	b3 01       	movw	r22, r6
     e80:	80 e2       	ldi	r24, 0x20	; 32
     e82:	90 e0       	ldi	r25, 0x00	; 0
     e84:	21 d0       	rcall	.+66     	; 0xec8 <fputc>
     e86:	ca 94       	dec	r12
     e88:	cc 20       	and	r12, r12
     e8a:	c9 f7       	brne	.-14     	; 0xe7e <vfprintf+0x382>
     e8c:	4e ce       	rjmp	.-868    	; 0xb2a <vfprintf+0x2e>
     e8e:	f3 01       	movw	r30, r6
     e90:	66 81       	ldd	r22, Z+6	; 0x06
     e92:	77 81       	ldd	r23, Z+7	; 0x07
     e94:	cb 01       	movw	r24, r22
     e96:	2b 96       	adiw	r28, 0x0b	; 11
     e98:	e2 e1       	ldi	r30, 0x12	; 18
     e9a:	e3 c0       	rjmp	.+454    	; 0x1062 <__epilogue_restores__>

00000e9c <strnlen_P>:
     e9c:	fc 01       	movw	r30, r24
     e9e:	05 90       	lpm	r0, Z+
     ea0:	61 50       	subi	r22, 0x01	; 1
     ea2:	70 40       	sbci	r23, 0x00	; 0
     ea4:	01 10       	cpse	r0, r1
     ea6:	d8 f7       	brcc	.-10     	; 0xe9e <strnlen_P+0x2>
     ea8:	80 95       	com	r24
     eaa:	90 95       	com	r25
     eac:	8e 0f       	add	r24, r30
     eae:	9f 1f       	adc	r25, r31
     eb0:	08 95       	ret

00000eb2 <strnlen>:
     eb2:	fc 01       	movw	r30, r24
     eb4:	61 50       	subi	r22, 0x01	; 1
     eb6:	70 40       	sbci	r23, 0x00	; 0
     eb8:	01 90       	ld	r0, Z+
     eba:	01 10       	cpse	r0, r1
     ebc:	d8 f7       	brcc	.-10     	; 0xeb4 <strnlen+0x2>
     ebe:	80 95       	com	r24
     ec0:	90 95       	com	r25
     ec2:	8e 0f       	add	r24, r30
     ec4:	9f 1f       	adc	r25, r31
     ec6:	08 95       	ret

00000ec8 <fputc>:
     ec8:	0f 93       	push	r16
     eca:	1f 93       	push	r17
     ecc:	cf 93       	push	r28
     ece:	df 93       	push	r29
     ed0:	8c 01       	movw	r16, r24
     ed2:	eb 01       	movw	r28, r22
     ed4:	8b 81       	ldd	r24, Y+3	; 0x03
     ed6:	81 ff       	sbrs	r24, 1
     ed8:	1b c0       	rjmp	.+54     	; 0xf10 <fputc+0x48>
     eda:	82 ff       	sbrs	r24, 2
     edc:	0d c0       	rjmp	.+26     	; 0xef8 <fputc+0x30>
     ede:	2e 81       	ldd	r18, Y+6	; 0x06
     ee0:	3f 81       	ldd	r19, Y+7	; 0x07
     ee2:	8c 81       	ldd	r24, Y+4	; 0x04
     ee4:	9d 81       	ldd	r25, Y+5	; 0x05
     ee6:	28 17       	cp	r18, r24
     ee8:	39 07       	cpc	r19, r25
     eea:	64 f4       	brge	.+24     	; 0xf04 <fputc+0x3c>
     eec:	e8 81       	ld	r30, Y
     eee:	f9 81       	ldd	r31, Y+1	; 0x01
     ef0:	01 93       	st	Z+, r16
     ef2:	f9 83       	std	Y+1, r31	; 0x01
     ef4:	e8 83       	st	Y, r30
     ef6:	06 c0       	rjmp	.+12     	; 0xf04 <fputc+0x3c>
     ef8:	e8 85       	ldd	r30, Y+8	; 0x08
     efa:	f9 85       	ldd	r31, Y+9	; 0x09
     efc:	80 2f       	mov	r24, r16
     efe:	09 95       	icall
     f00:	89 2b       	or	r24, r25
     f02:	31 f4       	brne	.+12     	; 0xf10 <fputc+0x48>
     f04:	8e 81       	ldd	r24, Y+6	; 0x06
     f06:	9f 81       	ldd	r25, Y+7	; 0x07
     f08:	01 96       	adiw	r24, 0x01	; 1
     f0a:	9f 83       	std	Y+7, r25	; 0x07
     f0c:	8e 83       	std	Y+6, r24	; 0x06
     f0e:	02 c0       	rjmp	.+4      	; 0xf14 <fputc+0x4c>
     f10:	0f ef       	ldi	r16, 0xFF	; 255
     f12:	1f ef       	ldi	r17, 0xFF	; 255
     f14:	c8 01       	movw	r24, r16
     f16:	df 91       	pop	r29
     f18:	cf 91       	pop	r28
     f1a:	1f 91       	pop	r17
     f1c:	0f 91       	pop	r16
     f1e:	08 95       	ret

00000f20 <__ultoa_invert>:
     f20:	fa 01       	movw	r30, r20
     f22:	aa 27       	eor	r26, r26
     f24:	28 30       	cpi	r18, 0x08	; 8
     f26:	51 f1       	breq	.+84     	; 0xf7c <__ultoa_invert+0x5c>
     f28:	20 31       	cpi	r18, 0x10	; 16
     f2a:	81 f1       	breq	.+96     	; 0xf8c <__ultoa_invert+0x6c>
     f2c:	e8 94       	clt
     f2e:	6f 93       	push	r22
     f30:	6e 7f       	andi	r22, 0xFE	; 254
     f32:	6e 5f       	subi	r22, 0xFE	; 254
     f34:	7f 4f       	sbci	r23, 0xFF	; 255
     f36:	8f 4f       	sbci	r24, 0xFF	; 255
     f38:	9f 4f       	sbci	r25, 0xFF	; 255
     f3a:	af 4f       	sbci	r26, 0xFF	; 255
     f3c:	b1 e0       	ldi	r27, 0x01	; 1
     f3e:	3e d0       	rcall	.+124    	; 0xfbc <__ultoa_invert+0x9c>
     f40:	b4 e0       	ldi	r27, 0x04	; 4
     f42:	3c d0       	rcall	.+120    	; 0xfbc <__ultoa_invert+0x9c>
     f44:	67 0f       	add	r22, r23
     f46:	78 1f       	adc	r23, r24
     f48:	89 1f       	adc	r24, r25
     f4a:	9a 1f       	adc	r25, r26
     f4c:	a1 1d       	adc	r26, r1
     f4e:	68 0f       	add	r22, r24
     f50:	79 1f       	adc	r23, r25
     f52:	8a 1f       	adc	r24, r26
     f54:	91 1d       	adc	r25, r1
     f56:	a1 1d       	adc	r26, r1
     f58:	6a 0f       	add	r22, r26
     f5a:	71 1d       	adc	r23, r1
     f5c:	81 1d       	adc	r24, r1
     f5e:	91 1d       	adc	r25, r1
     f60:	a1 1d       	adc	r26, r1
     f62:	20 d0       	rcall	.+64     	; 0xfa4 <__ultoa_invert+0x84>
     f64:	09 f4       	brne	.+2      	; 0xf68 <__ultoa_invert+0x48>
     f66:	68 94       	set
     f68:	3f 91       	pop	r19
     f6a:	2a e0       	ldi	r18, 0x0A	; 10
     f6c:	26 9f       	mul	r18, r22
     f6e:	11 24       	eor	r1, r1
     f70:	30 19       	sub	r19, r0
     f72:	30 5d       	subi	r19, 0xD0	; 208
     f74:	31 93       	st	Z+, r19
     f76:	de f6       	brtc	.-74     	; 0xf2e <__ultoa_invert+0xe>
     f78:	cf 01       	movw	r24, r30
     f7a:	08 95       	ret
     f7c:	46 2f       	mov	r20, r22
     f7e:	47 70       	andi	r20, 0x07	; 7
     f80:	40 5d       	subi	r20, 0xD0	; 208
     f82:	41 93       	st	Z+, r20
     f84:	b3 e0       	ldi	r27, 0x03	; 3
     f86:	0f d0       	rcall	.+30     	; 0xfa6 <__ultoa_invert+0x86>
     f88:	c9 f7       	brne	.-14     	; 0xf7c <__ultoa_invert+0x5c>
     f8a:	f6 cf       	rjmp	.-20     	; 0xf78 <__ultoa_invert+0x58>
     f8c:	46 2f       	mov	r20, r22
     f8e:	4f 70       	andi	r20, 0x0F	; 15
     f90:	40 5d       	subi	r20, 0xD0	; 208
     f92:	4a 33       	cpi	r20, 0x3A	; 58
     f94:	18 f0       	brcs	.+6      	; 0xf9c <__ultoa_invert+0x7c>
     f96:	49 5d       	subi	r20, 0xD9	; 217
     f98:	31 fd       	sbrc	r19, 1
     f9a:	40 52       	subi	r20, 0x20	; 32
     f9c:	41 93       	st	Z+, r20
     f9e:	02 d0       	rcall	.+4      	; 0xfa4 <__ultoa_invert+0x84>
     fa0:	a9 f7       	brne	.-22     	; 0xf8c <__ultoa_invert+0x6c>
     fa2:	ea cf       	rjmp	.-44     	; 0xf78 <__ultoa_invert+0x58>
     fa4:	b4 e0       	ldi	r27, 0x04	; 4
     fa6:	a6 95       	lsr	r26
     fa8:	97 95       	ror	r25
     faa:	87 95       	ror	r24
     fac:	77 95       	ror	r23
     fae:	67 95       	ror	r22
     fb0:	ba 95       	dec	r27
     fb2:	c9 f7       	brne	.-14     	; 0xfa6 <__ultoa_invert+0x86>
     fb4:	00 97       	sbiw	r24, 0x00	; 0
     fb6:	61 05       	cpc	r22, r1
     fb8:	71 05       	cpc	r23, r1
     fba:	08 95       	ret
     fbc:	9b 01       	movw	r18, r22
     fbe:	ac 01       	movw	r20, r24
     fc0:	0a 2e       	mov	r0, r26
     fc2:	06 94       	lsr	r0
     fc4:	57 95       	ror	r21
     fc6:	47 95       	ror	r20
     fc8:	37 95       	ror	r19
     fca:	27 95       	ror	r18
     fcc:	ba 95       	dec	r27
     fce:	c9 f7       	brne	.-14     	; 0xfc2 <__ultoa_invert+0xa2>
     fd0:	62 0f       	add	r22, r18
     fd2:	73 1f       	adc	r23, r19
     fd4:	84 1f       	adc	r24, r20
     fd6:	95 1f       	adc	r25, r21
     fd8:	a0 1d       	adc	r26, r0
     fda:	08 95       	ret

00000fdc <__divmodhi4>:
     fdc:	97 fb       	bst	r25, 7
     fde:	09 2e       	mov	r0, r25
     fe0:	07 26       	eor	r0, r23
     fe2:	0a d0       	rcall	.+20     	; 0xff8 <__divmodhi4_neg1>
     fe4:	77 fd       	sbrc	r23, 7
     fe6:	04 d0       	rcall	.+8      	; 0xff0 <__divmodhi4_neg2>
     fe8:	0c d0       	rcall	.+24     	; 0x1002 <__udivmodhi4>
     fea:	06 d0       	rcall	.+12     	; 0xff8 <__divmodhi4_neg1>
     fec:	00 20       	and	r0, r0
     fee:	1a f4       	brpl	.+6      	; 0xff6 <__divmodhi4_exit>

00000ff0 <__divmodhi4_neg2>:
     ff0:	70 95       	com	r23
     ff2:	61 95       	neg	r22
     ff4:	7f 4f       	sbci	r23, 0xFF	; 255

00000ff6 <__divmodhi4_exit>:
     ff6:	08 95       	ret

00000ff8 <__divmodhi4_neg1>:
     ff8:	f6 f7       	brtc	.-4      	; 0xff6 <__divmodhi4_exit>
     ffa:	90 95       	com	r25
     ffc:	81 95       	neg	r24
     ffe:	9f 4f       	sbci	r25, 0xFF	; 255
    1000:	08 95       	ret

00001002 <__udivmodhi4>:
    1002:	aa 1b       	sub	r26, r26
    1004:	bb 1b       	sub	r27, r27
    1006:	51 e1       	ldi	r21, 0x11	; 17
    1008:	07 c0       	rjmp	.+14     	; 0x1018 <__udivmodhi4_ep>

0000100a <__udivmodhi4_loop>:
    100a:	aa 1f       	adc	r26, r26
    100c:	bb 1f       	adc	r27, r27
    100e:	a6 17       	cp	r26, r22
    1010:	b7 07       	cpc	r27, r23
    1012:	10 f0       	brcs	.+4      	; 0x1018 <__udivmodhi4_ep>
    1014:	a6 1b       	sub	r26, r22
    1016:	b7 0b       	sbc	r27, r23

00001018 <__udivmodhi4_ep>:
    1018:	88 1f       	adc	r24, r24
    101a:	99 1f       	adc	r25, r25
    101c:	5a 95       	dec	r21
    101e:	a9 f7       	brne	.-22     	; 0x100a <__udivmodhi4_loop>
    1020:	80 95       	com	r24
    1022:	90 95       	com	r25
    1024:	bc 01       	movw	r22, r24
    1026:	cd 01       	movw	r24, r26
    1028:	08 95       	ret

0000102a <__prologue_saves__>:
    102a:	2f 92       	push	r2
    102c:	3f 92       	push	r3
    102e:	4f 92       	push	r4
    1030:	5f 92       	push	r5
    1032:	6f 92       	push	r6
    1034:	7f 92       	push	r7
    1036:	8f 92       	push	r8
    1038:	9f 92       	push	r9
    103a:	af 92       	push	r10
    103c:	bf 92       	push	r11
    103e:	cf 92       	push	r12
    1040:	df 92       	push	r13
    1042:	ef 92       	push	r14
    1044:	ff 92       	push	r15
    1046:	0f 93       	push	r16
    1048:	1f 93       	push	r17
    104a:	cf 93       	push	r28
    104c:	df 93       	push	r29
    104e:	cd b7       	in	r28, 0x3d	; 61
    1050:	de b7       	in	r29, 0x3e	; 62
    1052:	ca 1b       	sub	r28, r26
    1054:	db 0b       	sbc	r29, r27
    1056:	0f b6       	in	r0, 0x3f	; 63
    1058:	f8 94       	cli
    105a:	de bf       	out	0x3e, r29	; 62
    105c:	0f be       	out	0x3f, r0	; 63
    105e:	cd bf       	out	0x3d, r28	; 61
    1060:	09 94       	ijmp

00001062 <__epilogue_restores__>:
    1062:	2a 88       	ldd	r2, Y+18	; 0x12
    1064:	39 88       	ldd	r3, Y+17	; 0x11
    1066:	48 88       	ldd	r4, Y+16	; 0x10
    1068:	5f 84       	ldd	r5, Y+15	; 0x0f
    106a:	6e 84       	ldd	r6, Y+14	; 0x0e
    106c:	7d 84       	ldd	r7, Y+13	; 0x0d
    106e:	8c 84       	ldd	r8, Y+12	; 0x0c
    1070:	9b 84       	ldd	r9, Y+11	; 0x0b
    1072:	aa 84       	ldd	r10, Y+10	; 0x0a
    1074:	b9 84       	ldd	r11, Y+9	; 0x09
    1076:	c8 84       	ldd	r12, Y+8	; 0x08
    1078:	df 80       	ldd	r13, Y+7	; 0x07
    107a:	ee 80       	ldd	r14, Y+6	; 0x06
    107c:	fd 80       	ldd	r15, Y+5	; 0x05
    107e:	0c 81       	ldd	r16, Y+4	; 0x04
    1080:	1b 81       	ldd	r17, Y+3	; 0x03
    1082:	aa 81       	ldd	r26, Y+2	; 0x02
    1084:	b9 81       	ldd	r27, Y+1	; 0x01
    1086:	ce 0f       	add	r28, r30
    1088:	d1 1d       	adc	r29, r1
    108a:	0f b6       	in	r0, 0x3f	; 63
    108c:	f8 94       	cli
    108e:	de bf       	out	0x3e, r29	; 62
    1090:	0f be       	out	0x3f, r0	; 63
    1092:	cd bf       	out	0x3d, r28	; 61
    1094:	ed 01       	movw	r28, r26
    1096:	08 95       	ret

00001098 <_exit>:
    1098:	f8 94       	cli

0000109a <__stop_program>:
    109a:	ff cf       	rjmp	.-2      	; 0x109a <__stop_program>
