
---------- Begin Simulation Statistics ----------
final_tick                                82465779500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 530989                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672944                       # Number of bytes of host memory used
host_op_rate                                   995595                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    74.46                       # Real time elapsed on the host
host_tick_rate                             1107510581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    39537586                       # Number of instructions simulated
sim_ops                                      74132426                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082466                       # Number of seconds simulated
sim_ticks                                 82465779500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           8239501                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    39537586                       # Number of instructions committed
system.cpu.committedOps                      74132426                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 26422.443628                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 26422.443628                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    302087798                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    302087798                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher        11433                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        11433                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      8769734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8769734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13146.448620                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13146.448620                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12146.392994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12146.392994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      7873505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7873505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11782228500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11782228500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.102196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.102196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       896229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        896229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10885937500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10885937500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.102196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.102196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       896228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       896228                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      2722470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2722470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61023.768703                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61023.768703                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60035.430309                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60035.430309                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2709638                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2709638                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    783057000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    783057000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004713                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004713                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        12832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    770134500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    770134500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12828                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12828                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     11492204                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11492204                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13822.268803                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13822.268803                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12822.171571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12822.171571                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     10583143                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10583143                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  12565285500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12565285500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.079102                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.079102                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       909061                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         909061                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11656072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11656072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.079102                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.079102                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       909056                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       909056                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     11492204                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11492204                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13822.268803                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13822.268803                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12822.171571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 26422.443628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12991.094731                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     10583143                       # number of overall hits
system.cpu.dcache.overall_hits::total        10583143                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  12565285500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12565285500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.079102                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.079102                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       909061                       # number of overall misses
system.cpu.dcache.overall_misses::total        909061                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11656072000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    302087798                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11958159798                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.079102                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.080097                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       909056                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher        11433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       920489                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued        12423                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        12520                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage           224                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 919465                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             12.497305                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         23904897                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   941.307377                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher    81.320712                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.919245                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.079415                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998660                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          404                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          620                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.394531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            920489                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          23904897                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.628089                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11503632                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches              1108                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       767716                       # number of writebacks
system.cpu.dcache.writebacks::total            767716                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8769734                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           236                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     2722470                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            98                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst     59230587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59230587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86996.035679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86996.035679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85996.035679                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85996.035679                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     59229578                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59229578                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     87779000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     87779000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1009                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1009                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86770000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86770000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1009                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     59230587                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59230587                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86996.035679                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86996.035679                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85996.035679                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85996.035679                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     59229578                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59229578                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     87779000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     87779000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1009                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1009                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86770000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86770000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1009                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1009                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     59230587                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59230587                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86996.035679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86996.035679                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85996.035679                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85996.035679                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     59229578                       # number of overall hits
system.cpu.icache.overall_hits::total        59229578                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     87779000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     87779000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1009                       # number of overall misses
system.cpu.icache.overall_misses::total          1009                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86770000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86770000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1009                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1009                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    512                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          58702.266601                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        118462183                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.616675                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1009                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         118462183                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           490.616675                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59230587                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          512                       # number of writebacks
system.cpu.icache.writebacks::total               512                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    59230587                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            85                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        164931559                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               164931558.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             47473855                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            26665422                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      7479516                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  56745                       # Number of float alu accesses
system.cpu.num_fp_insts                         56745                       # number of float instructions
system.cpu.num_fp_register_reads                38875                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               25858                       # number of times the floating registers were written
system.cpu.num_func_calls                      448726                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              74127040                       # Number of integer alu accesses
system.cpu.num_int_insts                     74127040                       # number of integer instructions
system.cpu.num_int_register_reads           140864614                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63148396                       # number of times the integer registers were written
system.cpu.num_load_insts                     8769727                       # Number of load instructions
system.cpu.num_mem_refs                      11492196                       # number of memory refs
system.cpu.num_store_insts                    2722469                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  2134      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  62630537     84.48%     84.49% # Class of executed instruction
system.cpu.op_class::IntMult                     1641      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::IntDiv                      1555      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatAdd                     238      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatCvt                     400      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdAdd                      552      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdAlu                      795      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1242      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                     813      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdShift                    323      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::MemRead                  8747213     11.80%     96.30% # Class of executed instruction
system.cpu.op_class::MemWrite                 2692669      3.63%     99.93% # Class of executed instruction
system.cpu.op_class::FloatMemRead               22514      0.03%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              29800      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   74132426                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON     82465779500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    59                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88104.989605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88104.989605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78104.989605                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78104.989605                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84757000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84757000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.953419                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.953419                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          962                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              962                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     75137000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     75137000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.953419                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953419                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          962                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          962                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         12828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 223337.370242                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 223337.370242                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 213337.370242                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213337.370242                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              9938                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9938                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    645445000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     645445000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.225288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.225288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            2890                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2890                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    616545000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    616545000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.225288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.225288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         2890                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2890                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       896228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher        11433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        907661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87870.105656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 112252.418423                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100255.127523                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77870.105656                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 102252.418423                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90255.127523                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        894619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher         9772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            904391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    141383000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    186451267                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    327834267                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.001795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.145281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         1609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         1661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    125293000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    169841267                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    295134267                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.145281                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1609                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         1661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3270                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks          512                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          512                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          512                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              512                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       767716                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       767716                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       767716                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           767716                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           909056                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher        11433                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               921498                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 88104.989605                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 174889.531007                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 112252.418423                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 148558.869278                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78104.989605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 164889.531007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 102252.418423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 138558.869278                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   47                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               904557                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher         9772                       # number of demand (read+write) hits
system.l2.demand_hits::total                   914376                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     84757000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    786828000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    186451267                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1058036267                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.953419                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.004949                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.145281                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007729                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                962                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4499                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         1661                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7122                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst     75137000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    741838000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    169841267                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    986816267                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.953419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.004949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.145281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         1661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7122                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          909056                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher        11433                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              921498                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 88104.989605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 174889.531007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 112252.418423                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 148558.869278                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78104.989605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 164889.531007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 102252.418423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 138558.869278                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  47                       # number of overall hits
system.l2.overall_hits::.cpu.data              904557                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher         9772                       # number of overall hits
system.l2.overall_hits::total                  914376                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     84757000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    786828000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    186451267                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1058036267                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.953419                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.004949                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.145281                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007729                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               962                       # number of overall misses
system.l2.overall_misses::.cpu.data              4499                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         1661                       # number of overall misses
system.l2.overall_misses::total                  7122                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst     75137000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    741838000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    169841267                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    986816267                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.953419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.004949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.145281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         1661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7122                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                              0                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5244                       # Occupied blocks per task id
system.l2.tags.avg_refs                    258.561219                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 14738906                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst       870.400467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4025.345115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  1503.420778                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.122844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.045881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.195287                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1661                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5461                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.050690                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.166656                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      7122                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  14738906                       # Number of tag accesses
system.l2.tags.tagsinuse                  6399.166360                       # Cycle average of tags in use
system.l2.tags.total_refs                     1841473                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                   11579008.64                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                97447.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.cpu.inst::samples       962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples      1661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     78697.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         5.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       746588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           746588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            746588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3491582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      1289068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5527238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           746588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3491582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      1289068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5527238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         2549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.316202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.164128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.787539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1669     65.48%     65.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          359     14.08%     79.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          174      6.83%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           51      2.00%     88.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          135      5.30%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      0.75%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      0.94%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      0.55%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          104      4.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2549                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 455808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  455808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        61568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         61568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          61568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         287936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       106304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             455808                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher         1661                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37278.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    123917.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     60600.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        61568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       287936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher       106304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 746588.468250639620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3491581.620228303131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 1289068.030940033728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35861499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    557505973                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    100656760                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               16803                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         1661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7122                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    64.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000001101750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                    6222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      7122                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7122                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        7122                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 64.15                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     4569                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   35610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   82465699500                       # Total gap between requests
system.mem_ctrls.totMemAccLat               694024232                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    560486732                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            100344510                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  5255040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1065822480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            254.753076                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     43073000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     136500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  78332588250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1519669251                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      96555998                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2337393001                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             21506400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  2785530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       583550880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                25361280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         322686000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      18881033580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            21008410980                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          82189403752                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            277698870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 12973380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3751477230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            295.861267                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    190229500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     529360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  66429568500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6962551481                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     127128006                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8226942013                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             90577440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  6887925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2673644640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                25489800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1251407040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      16307455560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            24398430045                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          81619018244                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        14244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       455808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       455808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  455808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7380730                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37649745                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7122                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7122    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7122                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7122                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               4232                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2890                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2890                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4232                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2760443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2762973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        97344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    108045120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              108142464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82465779500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1692237277                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1513500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1380733500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           921498                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000002                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001473                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 921496    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             921498                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       919977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1841475                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            908670                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       767716                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          512                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          151749                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12828                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1009                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       907661                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
