

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Fri Jun 23 02:48:47 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        convolution
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.57|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  133|  133|  134|  134|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  132|  132|        12|          -|          -|    11|    no    |
        | + Loop 1.1  |   10|   10|         1|          -|          -|    11|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	3  / (!exitcond1)
	2  / (exitcond1)
* FSM state operations: 

 <State 1>: 0.85ns
ST_1: StgValue_4 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([121 x i32]* %a) nounwind, !map !7

ST_1: StgValue_5 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([121 x i32]* %b) nounwind, !map !13

ST_1: StgValue_6 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %c) nounwind, !map !17

ST_1: StgValue_7 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind

ST_1: StgValue_8 (8)  [1/1] 0.85ns  loc: conv.cpp:7
:4  br label %.loopexit


 <State 2>: 1.57ns
ST_2: i (10)  [1/1] 0.00ns
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]

ST_2: exitcond2 (11)  [1/1] 1.57ns  loc: conv.cpp:7
.loopexit:1  %exitcond2 = icmp eq i4 %i, -5

ST_2: empty (12)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

ST_2: i_1 (13)  [1/1] 1.44ns  loc: conv.cpp:7
.loopexit:3  %i_1 = add i4 %i, 1

ST_2: StgValue_13 (14)  [1/1] 0.00ns  loc: conv.cpp:7
.loopexit:4  br i1 %exitcond2, label %.preheader.preheader_ifconv, label %.preheader.preheader

ST_2: StgValue_14 (16)  [1/1] 0.85ns  loc: conv.cpp:10
.preheader.preheader:0  br label %.preheader

ST_2: StgValue_15 (26)  [1/1] 0.00ns  loc: conv.cpp:21
.preheader.preheader_ifconv:0  ret void


 <State 3>: 1.57ns
ST_3: j (18)  [1/1] 0.00ns
.preheader:0  %j = phi i4 [ %j_1, %.preheader ], [ 0, %.preheader.preheader ]

ST_3: exitcond1 (19)  [1/1] 1.57ns  loc: conv.cpp:10
.preheader:1  %exitcond1 = icmp eq i4 %j, -5

ST_3: empty_2 (20)  [1/1] 0.00ns
.preheader:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

ST_3: j_1 (21)  [1/1] 1.44ns  loc: conv.cpp:10
.preheader:3  %j_1 = add i4 %j, 1

ST_3: StgValue_20 (22)  [1/1] 0.00ns  loc: conv.cpp:10
.preheader:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader

ST_3: StgValue_21 (24)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4  (specbitsmap      ) [ 0000]
StgValue_5  (specbitsmap      ) [ 0000]
StgValue_6  (specbitsmap      ) [ 0000]
StgValue_7  (spectopmodule    ) [ 0000]
StgValue_8  (br               ) [ 0111]
i           (phi              ) [ 0010]
exitcond2   (icmp             ) [ 0011]
empty       (speclooptripcount) [ 0000]
i_1         (add              ) [ 0111]
StgValue_13 (br               ) [ 0000]
StgValue_14 (br               ) [ 0011]
StgValue_15 (ret              ) [ 0000]
j           (phi              ) [ 0001]
exitcond1   (icmp             ) [ 0011]
empty_2     (speclooptripcount) [ 0000]
j_1         (add              ) [ 0011]
StgValue_20 (br               ) [ 0011]
StgValue_21 (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1005" name="i_reg_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="4" slack="1"/>
<pin id="24" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="26" class="1004" name="i_phi_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="1"/>
<pin id="28" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="29" dir="0" index="2" bw="4" slack="0"/>
<pin id="30" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="31" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="33" class="1005" name="j_reg_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="4" slack="1"/>
<pin id="35" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="37" class="1004" name="j_phi_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="4" slack="0"/>
<pin id="39" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="40" dir="0" index="2" bw="1" slack="1"/>
<pin id="41" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="42" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="44" class="1004" name="exitcond2_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="4" slack="0"/>
<pin id="46" dir="0" index="1" bw="4" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="exitcond1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="4" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="j_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="71" class="1005" name="i_1_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="79" class="1005" name="j_1_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="12" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="32"><net_src comp="22" pin="1"/><net_sink comp="26" pin=0"/></net>

<net id="36"><net_src comp="12" pin="0"/><net_sink comp="33" pin=0"/></net>

<net id="43"><net_src comp="33" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="48"><net_src comp="26" pin="4"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="26" pin="4"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="20" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="37" pin="4"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="37" pin="4"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="50" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="75"><net_src comp="71" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="82"><net_src comp="62" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="37" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_1 : 1
		StgValue_13 : 2
	State 3
		exitcond1 : 1
		j_1 : 1
		StgValue_20 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |    i_1_fu_50    |    0    |    13   |
|          |    j_1_fu_62    |    0    |    13   |
|----------|-----------------|---------|---------|
|   icmp   | exitcond2_fu_44 |    0    |    2    |
|          | exitcond1_fu_56 |    0    |    2    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    30   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i_1_reg_71|    4   |
| i_reg_22 |    4   |
|j_1_reg_79|    4   |
| j_reg_33 |    4   |
+----------+--------+
|   Total  |   16   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   30   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   16   |    -   |
+-----------+--------+--------+
|   Total   |   16   |   30   |
+-----------+--------+--------+
