{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503576245652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503576245652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 20:04:05 2017 " "Processing started: Thu Aug 24 20:04:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503576245652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503576245652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdr_test -c sdr_test " "Command: quartus_sta sdr_test -c sdr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503576245652 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1503576245721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1503576245972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1503576246006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1503576246006 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_sel1 " "Entity dcfifo_sel1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_a09:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_a09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1503576246375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1503576246375 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1503576246375 ""}
{ "Info" "ISTA_SDC_FOUND" "sdr_test.sdc " "Reading SDC File: 'sdr_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1503576246391 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -63.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -63.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdr_test.sdc 67 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0 clock " "Ignored filter at sdr_test.sdc(67): sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0 could not be matched with a clock" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 67 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(67): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 68 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(68): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 69 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(69): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[12\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[12\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[13\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[13\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[14\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[14\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[15\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[15\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 105 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 106 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 107 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 108 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 109 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 110 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 111 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 112 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 113 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 114 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 115 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 116 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 117 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 118 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 119 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 120 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 121 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 122 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 123 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 124 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 125 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 126 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 127 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 128 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 129 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ba\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ba\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 130 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ba\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ba\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 131 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ba\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ba\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 132 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ba\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ba\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 133 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cas_n\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cas_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 134 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(134): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cas_n\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cas_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 135 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(135): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cke\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cke\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 136 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(136): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cke\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cke\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 137 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(137): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cs_n\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cs_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 138 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(138): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cs_n\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cs_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 139 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(139): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 140 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(140): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 141 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(141): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 142 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(142): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 143 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(143): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 144 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(144): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 145 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(145): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[12\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 146 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(146): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[12\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 147 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(147): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[13\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 148 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(148): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[13\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 149 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(149): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[14\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 150 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(150): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[14\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 151 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(151): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[15\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 152 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(152): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[15\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 153 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(153): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 154 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(154): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 155 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(155): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 156 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(156): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 157 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(157): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 158 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(158): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 159 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(159): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 160 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(160): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 161 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(161): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 162 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(162): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 163 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(163): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 164 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(164): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 165 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(165): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 166 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(166): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 167 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(167): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 168 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(168): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 169 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(169): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 170 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(170): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 171 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(171): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ras_n\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ras_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ras_n\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ras_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_we_n\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_we_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_we_n\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_we_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdr_test.sdc 194 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1 clock " "Ignored filter at sdr_test.sdc(194): sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1 could not be matched with a clock" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdr_test.sdc 194 Argument <from> is an empty collection " "Ignored set_multicycle_path at sdr_test.sdc(194): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end -from  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\}\]  -to  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\] 2 " "set_multicycle_path -setup -end -from  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\}\]  -to  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\] 2" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdr_test.sdc 194 Argument <to> is an empty collection " "Ignored set_multicycle_path at sdr_test.sdc(194): Argument <to> is an empty collection" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdr_test.sdc 195 Argument <from> is an empty collection " "Ignored set_multicycle_path at sdr_test.sdc(195): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end -from  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -to  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\}\] 2 " "set_multicycle_path -setup -end -from  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -to  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\}\] 2" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdr_test.sdc 195 Argument <to> is an empty collection " "Ignored set_multicycle_path at sdr_test.sdc(195): Argument <to> is an empty collection" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576246422 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|cnt_clk_r\[3\] " "Node: sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|cnt_clk_r\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1503576246438 "|sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246538 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246538 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246538 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246538 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576246538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576246538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_25MCLK (Rise) SYS_25MCLK (Rise) setup and hold " "From SYS_25MCLK (Rise) to SYS_25MCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576246538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576246538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576246538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576246538 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1503576246538 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1503576246538 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1503576246538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.561 " "Worst-case setup slack is 8.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.561               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    8.561               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.213               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   26.213               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.061               0.000 SYS_25MCLK  " "   39.061               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.119               0.000 altera_reserved_tck  " "   41.119               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.359               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 SYS_25MCLK  " "    0.500               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.641               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   10.641               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 34.107 " "Worst-case recovery slack is 34.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.107               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   34.107               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.173               0.000 altera_reserved_tck  " "   48.173               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576246591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.127 " "Worst-case removal slack is 1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 altera_reserved_tck  " "    1.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.021               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    5.021               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576246607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.718 " "Worst-case minimum pulse width slack is 19.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   19.718               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.720               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   19.720               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.758               0.000 SYS_25MCLK  " "   19.758               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.400               0.000 altera_reserved_tck  " "   49.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576246607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576246607 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1503576246791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1503576246823 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1503576247339 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|cnt_clk_r\[3\] " "Node: sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|cnt_clk_r\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1503576247508 "|sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247508 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247508 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247508 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247508 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576247508 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576247508 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_25MCLK (Rise) SYS_25MCLK (Rise) setup and hold " "From SYS_25MCLK (Rise) to SYS_25MCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576247508 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576247508 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576247508 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576247508 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1503576247508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.642 " "Worst-case setup slack is 8.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.642               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    8.642               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.453               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   26.453               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.156               0.000 SYS_25MCLK  " "   39.156               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.681               0.000 altera_reserved_tck  " "   41.681               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576247539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.344               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 SYS_25MCLK  " "    0.469               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.579               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   10.579               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576247555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 34.451 " "Worst-case recovery slack is 34.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.451               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   34.451               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.470               0.000 altera_reserved_tck  " "   48.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576247572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.028 " "Worst-case removal slack is 1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028               0.000 altera_reserved_tck  " "    1.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.512               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    4.512               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576247577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.718 " "Worst-case minimum pulse width slack is 19.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   19.718               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.719               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   19.719               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.769               0.000 SYS_25MCLK  " "   19.769               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.250               0.000 altera_reserved_tck  " "   49.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576247577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576247577 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1503576247924 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|cnt_clk_r\[3\] " "Node: sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|cnt_clk_r\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1503576248193 "|sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248193 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248193 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248193 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248193 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576248193 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576248193 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_25MCLK (Rise) SYS_25MCLK (Rise) setup and hold " "From SYS_25MCLK (Rise) to SYS_25MCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576248193 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576248193 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576248193 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576248193 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1503576248193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.374 " "Worst-case setup slack is 9.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    9.374               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.397               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   28.397               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.599               0.000 SYS_25MCLK  " "   39.599               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.301               0.000 altera_reserved_tck  " "   46.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576248209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.118               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 SYS_25MCLK  " "    0.192               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.238               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   10.238               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576248224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.225 " "Worst-case recovery slack is 37.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.225               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   37.225               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.452               0.000 altera_reserved_tck  " "   49.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576248240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.493 " "Worst-case removal slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 altera_reserved_tck  " "    0.493               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.259               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    2.259               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576248255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.324 " "Worst-case minimum pulse width slack is 19.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.324               0.000 SYS_25MCLK  " "   19.324               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.735               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   19.735               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.798               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   19.798               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.341               0.000 altera_reserved_tck  " "   49.341               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576248255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576248255 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1503576248995 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1503576248995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 144 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503576249227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 20:04:09 2017 " "Processing ended: Thu Aug 24 20:04:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503576249227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503576249227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503576249227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503576249227 ""}
