library ieee;
use ieee.std_logic_1164.all;

entity judge is
port(
	A,B,C:in std_logic;
	Y:out std_logic;
	);
end judge;

architecture one of judge is
begin
	Y<=(A and B) or (A and C);
end one;