[{"commit":{"message":"Fixed intrinsics implementation. Reverted changes of FCVT_SAFE."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"13a65e48777e39a67a6c665ae02f20a1dc4f4144"},{"commit":{"message":"8318158: RISC-V: implement roundD\/roundF intrinsics"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"d8524ff9b9d0884ea46badfb28dce056c9e581be"}]