<map id="PlacementTimingOptimizer" name="PlacementTimingOptimizer">
<area shape="rect" id="node2" href="$class_device_info.html" title="Information class related to FPGA device, including the details of BEL/Site/Tile/ClockRegion. " alt="" coords="350,5,434,32"/>
<area shape="rect" id="node4" href="$class_placement_info.html" title="Information related to FPGA placement (wirelength optimization, cell spreading, legalization, packing) " alt="" coords="472,213,579,240"/>
<area shape="rect" id="node5" href="$class_placement_info_1_1_compatible_placement_table.html" title="describes the type mapping from design to device, where a cell can be placed (which BEL in which site..." alt="" coords="522,95,699,136"/>
<area shape="rect" id="node6" href="$class_placement_timing_info.html" title="PlacementTimingInfo is the container which record the timing information related to placement..." alt="" coords="159,102,305,129"/>
<area shape="rect" id="node3" href="$class_design_info.html" title="Information related to FPGA designs, including design cells and their interconnections. " alt="" coords="666,5,750,32"/>
<area shape="rect" id="node7" href="$class_placement_timing_info_1_1_timing_graph.html" title="PlacementTimingInfo\l::TimingGraph\&lt; DesignInfo\l::DesignCell \&gt;" alt="" coords="143,199,318,255"/>
</map>
