Model {
  Name			  "test_r2_dat_stage"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.1"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  Created		  "Mon Sep 11 16:17:47 2006"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mdexter"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Sep 11 16:48:02 2006"
  ModelVersionFormat	  "1.%<AutoIncrement:1>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "test_r2_dat_stage"
    Location		    [743, 205, 1426, 506]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "r2_dit_stage"
      Ports		      [3, 3]
      Position		      [110, 55, 200, 105]
      BackgroundColor	      "gray"
      AttributesFormatString  "stage 3 of 8\ndelay bram\ntwiddle dist"
      UserDataPersistent      on
      UserData		      "DataTag0"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "Radix-2 DIT FFT Stage"
      MaskDescription	      "A radix-2 decimation-in-time Fast Fourier Trans"
"form stage."
      MaskHelp		      "<pre>\nDescription::\n\nA radix-2 decimation-in"
"-time Fast Fourier Transform stage.\n\nThis radix-2 decimation-in-time FFT st"
"age is designed to be daisy chained together\nto form a multi-stage FFT.  The"
" resulting FFT will have (2^n_stages) points.\n\nThe two inputs to the chain "
"are independent complex signals (e.g. A and B).\n\nThe two outputs of the las"
"t stage of the chain are commuted such that the a_out signal is really\nthe "
"\"lower\" half of A's transform followed by the \"lower\" half of B's transfo"
"rm and b_out is really\nthe \"upper\" half of A's transform followed by the "
"\"upper\" half of B's transform.  Each half is in bit-reversed order.\n\nIf i"
"t is desired to have the two halves of A's transform follow each other on the"
" same path and\nthe two halves of B's transform follow each other on the same"
" path, then a_out and b_out can\nbe fed through a biplex_commutator with bloc"
"k size 2^n_stages.  This will result in the \"lower\"\nhalf of A (or B) follo"
"wed by the \"upper\" half of A (or B), but note that each half of A (or B)\nw"
"ill still remain in bit-reversed order (i.e. each output is bit-reversed in h"
"alves; it is not bit reversed\nin its entirety).\n\nThe number of bits for ea"
"ch real and imaginary component grows by one through this stage.\nIf the bit "
"width grows to exceed 18 bits, then subsequent stages will comsume more FPGA"
"\nresource.\n\nMask Parameters::\n\nTotal Stages (n_stages):  The number of t"
"otal stages in the FFT.\nThe FFT will have 2^n_stages points.\n\nCurrent Stag"
"e (cur_stage):  The number of the current stage.  Note that stages are counte"
"d\nfrom 1 to n_stages for DIT (i.e. cur_stage==1 for the first stage).\n\nNum"
"ber of Bits In (n_bits): Specifies the width of the real/imaginary components"
" of ports\na_in and b_in.  Assumed equal for both components.  The real/imagi"
"nary components of\noorts a_out and b_out will be one bit wider.\n\nBinary Po"
"int In/Out (bin_pt): Specifies the binary point position of the real/imaginar"
"y\ncomponents of ports a_in, b_in, a_out, and b_out.  Assumed equal for both "
"components.\n\nUse BRAM for Biplex Commutator (commutator_bram): Check this c"
"heckbox to implement\nthe biplex commutator using BRAM.  If unchecked, the bi"
"plex commutator will be implemented\nusing SLR16 elements (i.e. slices).\n\nU"
"se BRAM for Twiddle Coefficients (twiddle_bram): Check this checkbox to store"
" twiddle\ncoefficients in BRAM.  If unchecked, the twiddle coefficients will "
"be sored in distributed\nmemory (i.e. slices).\n\nTwiddle Coefficient Bitwidt"
"h (n_bits_w): Specifies the width of the real/imaginary\ncomponents of the tw"
"iddle coefficients.  Assumed equal for both components.\n\nMultiplier Latency"
" (mult_latency): Latency to use for the underlying real multipliers.\n\nAdder"
" Latency (add_latency): Latency to use for the underlying real adders.\n"
      MaskPromptString	      "Total Stages|Current Stage|Number of Bits In|Bi"
"nary Point In/Out|Use BRAM for Biplex Commutator|Use BRAM For Twiddle Coeffic"
"ients|Twiddle Coefficient Bitwidth|Multiplier Latency|Adder Latency"
      MaskStyleString	      "edit,edit,edit,edit,checkbox,checkbox,edit,edit"
",edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,"
      MaskVariables	      "n_stages=@1;cur_stage=@2;n_bits=@3;bin_pt=@4;co"
"mmutator_bram=@5;twiddle_bram=@6;n_bits_w=@7;mult_latency=@8;add_latency=@9;"
      MaskInitialization      "%return\nr2_dit_stage_init(gcb, ...\n    n_stag"
"es,cur_stage,n_bits,bin_pt, ...\n    commutator_bram,twiddle_bram, ...\n    n"
"_bits_w,mult_latency,add_latency);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|3|7|7|on|off|9|3|1"
      MaskTabNameString	      ",,,,,,,,"
      System {
	Name			"r2_dit_stage"
	Location		[864, 199, 1504, 628]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "a_in"
	  Position		  [30, 23, 60, 37]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "b_in"
	  Position		  [30, 63, 60, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [30, 103, 60, 117]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "biplex_commutator"
	  Ports			  [3, 3]
	  Position		  [115, 44, 205, 96]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "size = 64\ndelay bram"
	  UserDataPersistent	  on
	  UserData		  "DataTag1"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Biplex Commutator"
	  MaskDescription	  "The biplex commutator commutes the first ha"
"lf of the BloBhi input \"block\"  with the last half of the AloAhi input \"bl"
"ock\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a power o"
"f 2).  sync_in precedes the first data input sample by one clock cycle.  Over"
"all latency from sync_in to sync_out is 2^(log2_size-1)+1."
	  MaskHelp		  "<pre>\nDescription::\n\nThe biplex commutat"
"or commutes the first half of the BloBhi input \"block\"  with the last half"
"\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecutive samp"
"les (i.e. always a\npower of 2).\n\nsync_in precedes the first data input sam"
"ple by one clock cycle.\nsync_out precedes the corresponding output sample by"
" one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)+1.\n\n"
"Mask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm of th"
"e length of one complete input block.\nThis MUST be an integer because the cu"
"rrent implementation requires that\nthe input block size MUST be a power of 2"
".  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/imagina"
"ry components.\nWidth of each component is assumed equal.\n\nUse BRAM (use_br"
"am): Check this checkbox to implement the internal delays using BRAM.\nIf unc"
"hecked, the internal delays will be implemented using SLR16 elements.\n</pre>"
	  MaskPromptString	  "Log2 Block Size|Bit Width|Use BRAM"
	  MaskStyleString	  "edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "log2_size=@1;n_bits=@2;use_bram=@3;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "6|7|on"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "biplex_commutator"
	    Location		    [272, 537, 1491, 1090]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "AloAhi"
	      Position		      [40, 48, 70, 62]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "BloBhi"
	      Position		      [40, 153, 70, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [40, 273, 70, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [110, 241, 160, 259]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "6"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [280, 270, 325, 290]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "33"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [285, 22, 310, 88]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [285, 127, 310, 193]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_b"
	      Ports		      [1, 1]
	      Position		      [115, 144, 175, 176]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "bram depth = 32"
	      UserDataPersistent      on
	      UserData		      "DataTag2"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "BRAM Delay"
	      MaskDescription	      "A delay block that uses BRAM for its st"
"orage."
	      MaskHelp		      "<pre>\nDescription::\n\nA delay block t"
"hat uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (delay_dep"
"th): The length of the delay.\n\nBuffer Latency (buffer_latency): The latency"
" of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot be cha"
"nged via the block's dialog box.\nFuture versions may enable the setting of t"
"hat parameter from the dialog.\n</pre>"
	      MaskPromptString	      "Delay Depth|Buffer Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,off"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,off"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "delay_depth=@1;buffer_latency=@2;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "32|"
	      MaskTabNameString	      ","
	      System {
		Name			"delay_b"
		Location		[433, 403, 932, 623]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [70, 103, 100, 117]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [165, 133, 180, 147]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [0, 1]
		  Position		  [130, 71, 180, 89]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "5"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "30"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram"
		  Ports			  [3, 1]
		  Position		  [230, 61, 295, 159]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "32"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "1"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [390, 103, 420, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bram"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_lo"
	      Ports		      [1, 1]
	      Position		      [350, 39, 410, 71]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "bram depth = 32"
	      UserDataPersistent      on
	      UserData		      "DataTag3"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "BRAM Delay"
	      MaskDescription	      "A delay block that uses BRAM for its st"
"orage."
	      MaskHelp		      "<pre>\nDescription::\n\nA delay block t"
"hat uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (delay_dep"
"th): The length of the delay.\n\nBuffer Latency (buffer_latency): The latency"
" of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot be cha"
"nged via the block's dialog box.\nFuture versions may enable the setting of t"
"hat parameter from the dialog.\n</pre>"
	      MaskPromptString	      "Delay Depth|Buffer Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,off"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,off"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "delay_depth=@1;buffer_latency=@2;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "32|"
	      MaskTabNameString	      ","
	      System {
		Name			"delay_lo"
		Location		[433, 403, 932, 623]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [70, 103, 100, 117]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [165, 133, 180, 147]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [0, 1]
		  Position		  [130, 71, 180, 89]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "5"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "30"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram"
		  Ports			  [3, 1]
		  Position		  [230, 61, 295, 159]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "32"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "1"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [390, 103, 420, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bram"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "top_bit"
	      Ports		      [1, 1]
	      Position		      [195, 242, 230, 258]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AloBlo"
	      Position		      [605, 48, 635, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AhiBhi"
	      Position		      [605, 153, 635, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [605, 273, 635, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_lo"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "AloBlo"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "delay_lo"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_b"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[0, -85]
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "BloBhi"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "delay_b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "AhiBhi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AloAhi"
	      SrcPort		      1
	      Points		      [0, 0; 160, 0]
	      Branch {
		Points			[0, 125]
		DstBlock		"Mux1"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "top_bit"
	      SrcPort		      1
	      Points		      [15, 0; 0, -110]
	      Branch {
		Points			[0, -105]
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "top_bit"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_butterfly"
	  Ports			  [3, 3]
	  Position		  [400, 46, 490, 94]
	  BackgroundColor	  "gray"
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 Butterfly"
	  MaskDescription	  "The radix-2 butterfly produces a+b and a-b "
"outputs for a and b inputs."
	  MaskHelp		  "<pre>\nDescription::\n\nThe radix-2 butterf"
"ly produces a+b and a-b outputs for a and b inputs.\nThe outputs are one bit "
"wider than the inputs.\nThe output precision (i.e. the number of fractional b"
"its) stays the same.\n\nMask Parameters::\n\nBit Width In (n_bits): Specifies"
" the width of the real/imaginary components.\nWidth of each component is assu"
"med equal.\n\nAdder Latency (add_latency): Latency to use for the underlying "
"real adders.\n</pre>"
	  MaskPromptString	  "Bit Width In|Adder Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "n_bits=@1;add_latency=@2;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "7|1"
	  MaskTabNameString	  ","
	  System {
	    Name		    "r2_butterfly"
	    Location		    [371, 321, 875, 830]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [35, 88, 65, 102]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [35, 288, 65, 302]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 413, 60, 427]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [240, 397, 285, 443]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_im"
	      Ports		      [2, 1]
	      Position		      [235, 117, 285, 168]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_re"
	      Ports		      [2, 1]
	      Position		      [235, 42, 285, 93]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [110, 19, 155, 166]
	      AttributesFormatString  "7_0 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag5"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "7|0"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "7"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "7"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [110, 224, 155, 366]
	      AttributesFormatString  "7_0 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag6"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "7|0"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "7"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "7"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [335, 33, 385, 182]
	      UserDataPersistent      on
	      UserData		      "DataTag7"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [335, 216, 385, 354]
	      UserDataPersistent      on
	      UserData		      "DataTag8"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c1"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub_im"
	      Ports		      [2, 1]
	      Position		      [235, 292, 285, 343]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub_re"
	      Ports		      [2, 1]
	      Position		      [235, 222, 285, 273]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a+b"
	      Position		      [440, 103, 470, 117]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a-b"
	      Position		      [445, 278, 475, 292]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [440, 413, 470, 427]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "a-b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sub_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sub_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "a+b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add_im"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "add_re"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[0, 175]
		DstBlock		"sub_im"
		DstPort			1
	      }
	      Branch {
		DstBlock		"add_im"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [0, 0; 55, 0]
	      Branch {
		Points			[0, 180]
		DstBlock		"sub_re"
		DstPort			1
	      }
	      Branch {
		DstBlock		"add_re"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [10, 0]
	      Branch {
		Points			[0, -175]
		DstBlock		"add_im"
		DstPort			2
	      }
	      Branch {
		DstBlock		"sub_im"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[0, -180]
		DstBlock		"add_re"
		DstPort			2
	      }
	      Branch {
		DstBlock		"sub_re"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_twiddle"
	  Ports			  [3, 3]
	  Position		  [255, 45, 345, 95]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "4 twiddles in dist"
	  UserDataPersistent	  on
	  UserData		  "DataTag9"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 General Twiddle Stage"
	  MaskDescription	  "A general twiddle stage for radix-2 Fast Fo"
"urier Transforms. Can be used in  Decimation in Time (i.e. twiddles before bu"
"tterflies) or Decimation in Frequency (i.e. twiddles after butterflies) FFTs."
"  Regardless of the decimation mode, the FFT is assumed to have inputs in nor"
"mal order and outputs in bit-reversed order."
	  MaskHelp		  "<pre>\nDescription::\n\nA general twiddle s"
"tage for radix-2 Fast Fourier Transforms.\n\nCan be used in  Decimation in Ti"
"me (i.e. twiddles before butterflies) or Decimation in Frequency\n(i.e. twidd"
"les after butterflies) FFTs.  Regardless of the decimation mode, the FFT is a"
"ssumed\nto have inputs in normal order and outputs in bit-reversed order.\n\n"
"Input a_in is passed through unchanged to a_out, while input b is passed thro"
"ugh to bw after\nbeing \"twiddled\".  Since twiddling is effectively multipli"
"cation by a complex number with unity\nmagnitude, the bit respresentation of "
"bw is the same as b (i.e. twiddling does not cause bit\ngrowth).  Input a_in "
"is assumed to have the same bit width as b.  Thus, a_in, a_out, b, and\nbw al"
"l have the same bit representation.\n\nMask Parameters::\n\nTotal Stages (n_s"
"tages):  The number of total stages in the FFT.\nThe FFT will have 2^n_stages"
" points.\n\nCurrent Stage (cur_stage):  The number of the current stage for w"
"hich this block should\ngenerate twiddle coefficients.  Valid values are 3 th"
"rough n_stages, inclusive.  Note that\nstages are counted from 1 to n_stages "
"for DIT (i.e. cur_stage==1 for the first stage) and\nn_stages to 1 for DIF (i"
".e. cur_stage==1 for the last stage).\n\nDecimation Mode (decimation): The de"
"cimation mode of the FFT.\n\nNumber of Bits In/Out (n_bits): Specifies the wi"
"dth of the real/imaginary\ncomponents of ports a_in, b, a_out, bw.  Assumed e"
"qual for both components.\n\nBinary Point In/Out (bin_pt): Specifies the bina"
"ry point position of the real/imaginary\ncomponents of ports a_in, b, a_out, "
"bw.  Assumed equal for both components.\n\nTwiddle Coefficient Bitwidth (n_bi"
"ts_w): Specifies the width of the real/imaginary\ncomponents of the twiddle c"
"oefficients.  Assumed equal for both components.\n\nUse BRAM for Twiddle Coef"
"ficients (use_bram): Check this checkbox to store twiddle\ncoefficients in BR"
"AM.  If unchecked, the twiddle coefficients will be sored in distributed\nmem"
"ory (i.e. slices).\n\nMultiplier Latency (mult_latency): Latency to use for t"
"he underlying real multipliers.\n\nAdder Latency (add_latency): Latency to us"
"e for the underlying real adders.\n"
	  MaskPromptString	  "Total Stages|Current Stage|Decimation Mode|"
"Number of Bits In/Out|Binary Point In/Out|Twiddle Coefficient Bitwidth|Use BR"
"AM For Twiddle Coefficients|Multiplier Latency|Adder Latency"
	  MaskStyleString	  "edit,edit,popup(Time|Frequency),edit,edit,e"
"dit,checkbox,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,"
	  MaskVariables		  "n_stages=@1;cur_stage=@2;decimation=@3;n_bi"
"ts=@4;bin_pt=@5;n_bits_w=@6;use_bram=@7;mult_latency=@8;add_latency=@9;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|3|Time|7|7|9|off|3|1"
	  MaskTabNameString	  ",,,,,,,,"
	  System {
	    Name		    "r2_twiddle"
	    Location		    [248, 609, 888, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [25, 83, 55, 97]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [25, 143, 55, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 263, 55, 277]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [180, 139, 215, 161]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [180, 79, 215, 101]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [180, 260, 215, 280]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmpy"
	      Ports		      [4, 3]
	      Position		      [240, 61, 345, 299]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "7_6 * 9_7 ==> 7_6\nround even, wrap"
	      UserDataPersistent      on
	      UserData		      "DataTag10"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Multiplier (4 real multipliers)"
	      MaskDescription	      "This block multiplies two complex numbe"
"rs using 4 real multipliers and 2 real adders.  Pass-through paths are provid"
"ed for another complex number and a sync signal.  These pass through paths pr"
"ovide delay that matches the latency of the complex multiply operation."
	      MaskHelp		      "<pre>\nDescription::\n\nThis block mult"
"iplies two complex numbers using 4 real multipliers and 2 real adders.\nPass-"
"through paths are provided for another complex number and a sync signal.\nThe"
"se paths provide delay that matches the latency of the complex multiply opera"
"tion.\n\na_in is passed through to a_out.\nb and w complex inputs are multipl"
"ied and their product appears on the bw output.\nsync_in is passed through to"
" sync_out.\n\nMask Parameters::\n\nNumber of Bits B (n_bits_b): Specifies the"
" width of the real/imaginary\ncomponents of input b.  Assumed equal for both "
"components.\n\nBinary Point B (bin_pt_b): Specifies the binary point point po"
"sition of the\nreal/imaginary components of input b.  Assumed equal for both "
"components.\n\nNumber of Bits W (n_bits_w): Specifies the width of the real/i"
"maginary\ncomponents of input w.  Assumed equal for both components.\n\nBinar"
"y Point W (bin_pt_w): Specifies the binary point point position of the\nreal/"
"imaginary components of input w.  Assumed equal for both components.\n\nNumbe"
"r of Bits BW (n_bits_bw): Specifies the width of the real/imaginary\ncomponen"
"ts of output bw.  Assumed equal for both components.\n\nBinary Point BW (bin_"
"pt_bw): Specifies the binary point point position of the\nreal/imaginary comp"
"onents of output bw.  Assumed equal for both components.\n\nQuantization (qua"
"ntization): Specifies quantization handling.\n\nOverflow (overflow): Specifie"
"s overflow handling.\n\nMultiplier Latency (mult_latency): Latency to use for"
" the underlying real multipliers.\n\nAdder Latency (add_latency): Latency to "
"use for the underlying real adders.\n</pre>"
	      MaskPromptString	      "Number of Bits B|Binary Point B|Number "
"of Bits W|Binary Point W|Number of Bits BW|Binary Point BW|Quantization|Overf"
"low|Multiplier Latency|Adder Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|S"
"aturate|Error),edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "n_bits_b=@1;bin_pt_b=@2;n_bits_w=@3;bin"
"_pt_w=@4;n_bits_bw=@5;bin_pt_bw=@6;quantization=@7;overflow=@8;mult_latency=@"
"9;add_latency=@10;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "7|6|9|7|7|6|Round  (unbiased: Even Valu"
"es)|Wrap|3|1"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"cmpy"
		Location		[452, 365, 1491, 1090]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_in"
		  Position		  [65, 38, 95, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [65, 143, 95, 157]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "w"
		  Position		  [65, 333, 95, 347]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [65, 458, 95, 472]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [350, 442, 395, 488]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "7"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [345, 22, 390, 68]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "7"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_im"
		  Ports			  [2, 1]
		  Position		  [400, 259, 450, 401]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [140, 79, 180, 221]
		  AttributesFormatString  "7_6 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag11"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "7|6"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "6"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "6"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "7"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "7"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [140, 268, 180, 412]
		  AttributesFormatString  "9_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag12"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "9|7"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [520, 315, 565, 345]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "7"
		  bin_pt		  "6"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [515, 150, 560, 180]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "7"
		  bin_pt		  "6"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "imim"
		  Ports			  [2, 1]
		  Position		  [290, 172, 340, 223]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "imre"
		  Ports			  [2, 1]
		  Position		  [290, 267, 340, 318]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "reim"
		  Ports			  [2, 1]
		  Position		  [290, 337, 340, 388]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "rere"
		  Ports			  [2, 1]
		  Position		  [290, 102, 340, 153]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [665, 229, 705, 271]
		  UserDataPersistent	  on
		  UserData		  "DataTag13"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_re"
		  Ports			  [2, 1]
		  Position		  [400, 94, 450, 236]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [745, 38, 775, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw"
		  Position		  [745, 243, 775, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [745, 458, 775, 472]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  Points		  [45, 0; 0, -70]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  Points		  [50, 0; 0, 75]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [0, 0; 55, 0]
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "imre"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "imim"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, -165]
		    DstBlock		    "rere"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "imre"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [0, 0; 70, 0]
		  Branch {
		    Points		    [0, -165]
		    DstBlock		    "imim"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "reim"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, 235]
		    DstBlock		    "reim"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "rere"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_im"
		  SrcPort		  1
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_re"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reim"
		  SrcPort		  1
		  DstBlock		  "add_im"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "imre"
		  SrcPort		  1
		  DstBlock		  "add_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imim"
		  SrcPort		  1
		  DstBlock		  "sub_re"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "rere"
		  SrcPort		  1
		  DstBlock		  "sub_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "w"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "r2_twiddle_gen"
	      Ports		      [1, 1]
	      Position		      [95, 190, 165, 230]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "depth 4\ntwiddle dist"
	      UserDataPersistent      on
	      UserData		      "DataTag14"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 Twiddle Coefficient Generator ("
"complex storage)"
	      MaskDescription	      "A radix-2 twiddle coefficient generator"
" using complex storage.  Generates twiddle factors for Decimation in Time (i."
"e. twiddles before butterflies) or Decimation in Frequency (i.e. twiddles aft"
"er butterflies) Fast Fourier Transforms.  Regardless of the decimation mode, "
"the FFT is assumed to have inputs in normal order and outputs in bit-reversed"
" order."
	      MaskHelp		      "<pre>\nDescription::\n\nA radix-2 twidd"
"le coefficient generator using complex storage.\n\nGenerates twiddle factors "
"for Decimation in Time (i.e. twiddles before butterflies)\nor Decimation in F"
"requency (i.e. twiddles after butterflies) Fast Fourier Transforms.\nRegardle"
"ss of the decimation mode, the FFT is assumed to have inputs normally\nordere"
"d and outputs in bit-reversed order.\n\nComplex storage means that the real a"
"nd imaginary components are stored in\nthe same memory element.  This is gene"
"rally fine, but if the combined width of\nthe real and imaginary components i"
"s greater than 18 and BRAM is being used\nfor the underlying storage, then th"
"e multiplier(s) adjacent to the BRAM(s) will\nnot be usable.  If that is a pr"
"oblem for your design, consider using the\n\"Radix-2 Twiddle Coefficient Gene"
"rator (real/imag storage)\" block.\n\nMask Parameters::\n\nTotal Stages (n_st"
"ages):  The number of total stages in the FFT.\nThe FFT will have 2^n_stages "
"points.\n\nCurrent Stage (cur_stage):  The number of the current stage for wh"
"ich this block should\ngenerate twiddle coefficients.  Valid values are 3 thr"
"ough n_stages, inclusive.  Note that\nstages are counted from 1 to n_stages f"
"or DIT (i.e. cur_stage==1 for the first stage) and\nn_stages to 1 for DIF (i."
"e. cur_stage==1 for the last stage).\n\nDecimation Mode (decimation): The dec"
"imation mode of the FFT.\n\nNumber of Bits (n_bits_w): Specifies the width of"
" the real/imaginary components.\nAssumed equal for both components.  This blo"
"ck outputs UFix_(2*n_bits_w)_0.\n\nUse BRAM (use_bram): Check this checkbox t"
"o store twiddle coefficients in BRAM.\nIf unchecked, the coefficients will be"
" sored in distributed memory (i.e. slices).\n</pre>"
	      MaskPromptString	      "Total Stages|Current Stage|Decimation M"
"ode|Number of Bits|Binary Point|Use BRAM"
	      MaskStyleString	      "edit,edit,popup(Time|Frequency),edit,ed"
"it,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_stages=@1;cur_stage=@2;decimation=@3;"
"n_bits_w=@4;bin_pt_w=@5;use_bram=@6;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|3|Time|9|7|off"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"r2_twiddle_gen"
		Location		[525, 268, 1023, 568]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [45, 108, 75, 122]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [125, 90, 175, 140]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "7"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr_sel"
		  Ports			  [1, 1]
		  Position		  [220, 101, 265, 129]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "-1"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "mem_c"
		  Ports			  [1, 1]
		  Position		  [310, 88, 360, 142]
		  AttributesFormatString  "depth = %<depth>\\ndist_mem = %<dis"
"tributed_mem>"
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "4"
		  initVector		  "[65536 384 47013 215973]"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "0"
		  latency		  "1"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "w"
		  Position		  [415, 108, 445, 122]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "mem_c"
		  SrcPort		  1
		  DstBlock		  "w"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr_sel"
		  SrcPort		  1
		  DstBlock		  "mem_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "addr_sel"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [385, 93, 415, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bw"
	      Position		      [385, 173, 415, 187]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [385, 253, 415, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "cmpy"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "cmpy"
	      SrcPort		      3
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_twiddle_gen"
	      SrcPort		      1
	      DstBlock		      "cmpy"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "cmpy"
	      SrcPort		      2
	      DstBlock		      "bw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "cmpy"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cmpy"
	      SrcPort		      1
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "cmpy"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		Points			[0, -60]
		DstBlock		"r2_twiddle_gen"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "a_out"
	  Position		  [550, 23, 580, 37]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "b_out"
	  Position		  [550, 63, 580, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [550, 103, 580, 117]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "r2_butterfly"
	  SrcPort		  3
	  Points		  [20, 0; 0, 25]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r2_butterfly"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "b_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r2_butterfly"
	  SrcPort		  1
	  Points		  [20, 0; 0, -25]
	  DstBlock		  "a_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [15, 0; 0, -25]
	  DstBlock		  "biplex_commutator"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "b_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "biplex_commutator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "a_in"
	  SrcPort		  1
	  Points		  [15, 0; 0, 25]
	  DstBlock		  "biplex_commutator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "biplex_commutator"
	  SrcPort		  3
	  Points		  [0, 0]
	  DstBlock		  "r2_twiddle"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "biplex_commutator"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "r2_twiddle"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "biplex_commutator"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "r2_twiddle"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r2_twiddle"
	  SrcPort		  1
	  DstBlock		  "r2_butterfly"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r2_twiddle"
	  SrcPort		  2
	  DstBlock		  "r2_butterfly"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "r2_twiddle"
	  SrcPort		  3
	  DstBlock		  "r2_butterfly"
	  DstPort		  3
	}
      }
    }
  }
}
MatData {
  NumRecords		  15
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"3     0         0    $P   '(R7W1W:61D;&5?9V5N7VEN:70       X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"             A "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"       #P/PX    X    !@    @    &          4    (     0    $    !          D "
"   (            (D .    .     8    (    !@         %    \"     $    !     0  "
"       )    \"            !Q #@   #@    &    \"     8         !0    @    !   "
"  0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !Q #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            80 "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    \\ (   8    (     0         %    "
"\"     $    +     0         .    0     8    (    !          %    \"     $    "
"*     0         0    \"@   &-M<'DT7VEN:70        .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            !Q #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            80 X    X "
"   !@    @    &          4    (     0    $    !          D    (            (D"
" .    .     8    (    !@         %    \"     $    !     0         )    \"    "
"        !Q #@   #@    &    \"     8         !0    @    !     0    $         "
"\"0    @            <0 X    X    !@    @    &          4    (     0    $    !"
"          D    (            &$ .    .     8    (    !@         %    \"     $ "
"   !     0         )    \"             A #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @           #P/PX    X    !@    @    &   "
"       4    (     0    $    !          D    (            \"$ .    .     8    "
"(    !@         %    \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    N (   8    (     0         %    "
"\"     $    *     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7W1W:61D;&5?;E]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"             A "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"       #P/PX    X    !@    @    &          4    (     0    $    !          D "
"   (            '$ .    .     8    (    !@         %    \"     $    !     0  "
"       )    \"            !Q #@   #@    &    \"     8         !0    @    !   "
"  0    $         \"0    @            B0 X    X    !@    @    &          4    "
"(     0    $    !          D    (               .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !Q #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !Q #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    ^     8    (     0         %    "
"\"     $    #     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            '$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            $! "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            $! "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            &$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            !Q "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"       #P/P"
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    N (   8    (     0         %    "
"\"     $    *     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V1I=%]S=&%G95]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"             A "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        <0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            '$ .    .     8    (    !@         %    \"     $    !     0  "
"       )    \"            / _#@   #@    &    \"     8         !0    @    !   "
"  0    $         \"0    @               X    X    !@    @    &          4    "
"(     0    $    !          D    (            (D .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/P"
  }
}
