<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1096" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1096{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_1096{left:80px;bottom:51px;letter-spacing:0.09px;}
#t3_1096{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_1096{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_1096{left:80px;bottom:874px;letter-spacing:0.17px;}
#t6_1096{left:145px;bottom:874px;letter-spacing:0.13px;word-spacing:0.05px;}
#t7_1096{left:145px;bottom:847px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t8_1096{left:145px;bottom:820px;letter-spacing:-0.13px;word-spacing:-0.13px;}
#t9_1096{left:145px;bottom:803px;letter-spacing:-0.12px;word-spacing:-0.48px;}
#ta_1096{left:145px;bottom:786px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_1096{left:145px;bottom:244px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tc_1096{left:483px;bottom:244px;letter-spacing:-0.23px;word-spacing:0.12px;}
#td_1096{left:630px;bottom:244px;letter-spacing:-0.13px;word-spacing:0.02px;}
#te_1096{left:145px;bottom:227px;letter-spacing:-0.18px;word-spacing:0.03px;}
#tf_1096{left:303px;bottom:227px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tg_1096{left:145px;bottom:210px;letter-spacing:-0.12px;word-spacing:-0.34px;}
#th_1096{left:390px;bottom:210px;letter-spacing:-0.21px;word-spacing:-0.25px;}
#ti_1096{left:528px;bottom:210px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#tj_1096{left:145px;bottom:193px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tk_1096{left:145px;bottom:178px;letter-spacing:-0.01px;}
#tl_1096{left:247px;bottom:178px;letter-spacing:-0.06px;}
#tm_1096{left:297px;bottom:176px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tn_1096{left:145px;bottom:160px;letter-spacing:-0.16px;word-spacing:0.01px;}
#to_1096{left:492px;bottom:754px;letter-spacing:-0.2px;word-spacing:0.09px;}
#tp_1096{left:89px;bottom:718px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tq_1096{left:252px;bottom:718px;letter-spacing:-0.16px;word-spacing:0.06px;}
#tr_1096{left:379px;bottom:718px;letter-spacing:-0.14px;}
#ts_1096{left:467px;bottom:723px;}
#tt_1096{left:492px;bottom:718px;letter-spacing:-0.16px;word-spacing:0.03px;}
#tu_1096{left:89px;bottom:686px;letter-spacing:-0.13px;}
#tv_1096{left:174px;bottom:686px;letter-spacing:-0.23px;}
#tw_1096{left:89px;bottom:657px;letter-spacing:-0.14px;}
#tx_1096{left:174px;bottom:657px;letter-spacing:-0.16px;}
#ty_1096{left:252px;bottom:657px;}
#tz_1096{left:379px;bottom:657px;letter-spacing:-0.14px;}
#t10_1096{left:491px;bottom:657px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t11_1096{left:89px;bottom:628px;letter-spacing:-0.13px;}
#t12_1096{left:174px;bottom:628px;letter-spacing:-0.16px;}
#t13_1096{left:252px;bottom:628px;}
#t14_1096{left:379px;bottom:628px;letter-spacing:-0.15px;}
#t15_1096{left:492px;bottom:628px;letter-spacing:-0.13px;}
#t16_1096{left:89px;bottom:599px;letter-spacing:-0.13px;}
#t17_1096{left:174px;bottom:599px;letter-spacing:-0.13px;}
#t18_1096{left:252px;bottom:599px;letter-spacing:-0.15px;}
#t19_1096{left:379px;bottom:599px;}
#t1a_1096{left:492px;bottom:600px;letter-spacing:-0.05px;}
#t1b_1096{left:89px;bottom:570px;letter-spacing:-0.13px;}
#t1c_1096{left:174px;bottom:570px;letter-spacing:-0.16px;}
#t1d_1096{left:252px;bottom:570px;}
#t1e_1096{left:379px;bottom:570px;letter-spacing:-0.14px;}
#t1f_1096{left:492px;bottom:570px;letter-spacing:-0.15px;word-spacing:0.05px;}
#t1g_1096{left:89px;bottom:541px;letter-spacing:-0.13px;}
#t1h_1096{left:174px;bottom:541px;letter-spacing:-0.16px;}
#t1i_1096{left:252px;bottom:541px;}
#t1j_1096{left:379px;bottom:541px;letter-spacing:-0.52px;}
#t1k_1096{left:492px;bottom:539px;letter-spacing:-0.16px;word-spacing:0.04px;}
#t1l_1096{left:683px;bottom:544px;}
#t1m_1096{left:89px;bottom:510px;letter-spacing:-0.13px;}
#t1n_1096{left:174px;bottom:510px;letter-spacing:-0.16px;}
#t1o_1096{left:252px;bottom:510px;}
#t1p_1096{left:379px;bottom:510px;letter-spacing:-0.19px;}
#t1q_1096{left:491px;bottom:510px;letter-spacing:-0.21px;word-spacing:0.06px;}
#t1r_1096{left:89px;bottom:481px;letter-spacing:-0.13px;}
#t1s_1096{left:174px;bottom:481px;letter-spacing:-0.13px;}
#t1t_1096{left:252px;bottom:481px;letter-spacing:-0.14px;}
#t1u_1096{left:379px;bottom:481px;}
#t1v_1096{left:492px;bottom:483px;letter-spacing:-0.05px;}
#t1w_1096{left:89px;bottom:452px;letter-spacing:-0.12px;}
#t1x_1096{left:174px;bottom:452px;letter-spacing:-0.13px;}
#t1y_1096{left:252px;bottom:452px;letter-spacing:-0.14px;}
#t1z_1096{left:379px;bottom:452px;}
#t20_1096{left:492px;bottom:454px;letter-spacing:-0.05px;}
#t21_1096{left:89px;bottom:423px;letter-spacing:-0.12px;}
#t22_1096{left:174px;bottom:423px;letter-spacing:-0.12px;}
#t23_1096{left:252px;bottom:423px;letter-spacing:-0.13px;}
#t24_1096{left:379px;bottom:423px;letter-spacing:-0.15px;}
#t25_1096{left:492px;bottom:423px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t26_1096{left:652px;bottom:425px;letter-spacing:-0.03px;}
#t27_1096{left:89px;bottom:394px;letter-spacing:-0.13px;}
#t28_1096{left:174px;bottom:394px;letter-spacing:-0.14px;}
#t29_1096{left:252px;bottom:394px;letter-spacing:-0.14px;}
#t2a_1096{left:379px;bottom:394px;letter-spacing:-0.16px;}
#t2b_1096{left:491px;bottom:394px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2c_1096{left:663px;bottom:396px;letter-spacing:-0.05px;}
#t2d_1096{left:89px;bottom:365px;letter-spacing:-0.13px;}
#t2e_1096{left:174px;bottom:365px;letter-spacing:-0.14px;}
#t2f_1096{left:252px;bottom:365px;letter-spacing:-0.14px;}
#t2g_1096{left:379px;bottom:365px;letter-spacing:-0.18px;}
#t2h_1096{left:491px;bottom:365px;letter-spacing:-0.23px;word-spacing:0.11px;}
#t2i_1096{left:654px;bottom:366px;letter-spacing:-0.04px;}
#t2j_1096{left:89px;bottom:336px;letter-spacing:-0.13px;}
#t2k_1096{left:174px;bottom:336px;letter-spacing:-0.13px;}
#t2l_1096{left:252px;bottom:336px;letter-spacing:-0.13px;}
#t2m_1096{left:379px;bottom:336px;letter-spacing:-0.17px;}
#t2n_1096{left:491px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.17px;}
#t2o_1096{left:664px;bottom:338px;letter-spacing:-0.05px;}
#t2p_1096{left:107px;bottom:309px;letter-spacing:0.1px;}
#t2q_1096{left:125px;bottom:309px;letter-spacing:0.09px;}
#t2r_1096{left:107px;bottom:294px;letter-spacing:-0.34px;}
#t2s_1096{left:125px;bottom:294px;letter-spacing:0.06px;word-spacing:-0.29px;}
#t2t_1096{left:125px;bottom:279px;letter-spacing:0.09px;word-spacing:-0.02px;}

.s1_1096{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_1096{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_1096{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_1096{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_1096{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_1096{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s7_1096{font-size:14px;font-family:Helvetica-Bold_4ft;color:#000;}
.s8_1096{font-size:10px;font-family:Helvetica-Bold_4ft;color:#000;}
.s9_1096{font-size:10px;font-family:Times-Roman_4fq;color:#000;}
.sa_1096{font-size:12px;font-family:Times-Roman_4fq;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1096" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1096Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1096" style="-webkit-user-select: none;"><object width="825" height="990" data="1096/1096.svg" type="image/svg+xml" id="pdf1096" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1096" class="t s1_1096">Coprocessor 14, the Debug Coprocessor </span>
<span id="t2_1096" class="t s2_1096">D3-2 </span><span id="t3_1096" class="t s1_1096">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_1096" class="t s2_1096">ARM DDI 0100I </span>
<span id="t5_1096" class="t s3_1096">D3.1 </span><span id="t6_1096" class="t s3_1096">Coprocessor 14 debug registers </span>
<span id="t7_1096" class="t s4_1096">Table D3-1 shows the set of CP14 debug registers. </span>
<span id="t8_1096" class="t s4_1096">To access the CP14 debug registers, opcode_1 and CRn must be set to 0. The opcode_2 and CRm fields of </span>
<span id="t9_1096" class="t s4_1096">the coprocessor instructions are used to encode the CP14 debug register number, where the register number </span>
<span id="ta_1096" class="t s4_1096">is {opcode2, CRm}. </span>
<span id="tb_1096" class="t s4_1096">To set a Breakpoint Debug Event, two registers are needed: a </span><span id="tc_1096" class="t s5_1096">Breakpoint Value Register </span><span id="td_1096" class="t s4_1096">(BVR) and a </span>
<span id="te_1096" class="t s5_1096">Breakpoint Control Register </span><span id="tf_1096" class="t s4_1096">(BCR). BCRy is the corresponding control register for BVRy. A pair of </span>
<span id="tg_1096" class="t s4_1096">breakpoint registers BVRy/BCRy is called a </span><span id="th_1096" class="t s5_1096">Breakpoint Register Pair </span><span id="ti_1096" class="t s4_1096">(BRP). The BVR of a BRP is loaded </span>
<span id="tj_1096" class="t s4_1096">with an instruction address and then its contents can be compared with the IVA of the processor. It is </span>
<span id="tk_1096" class="t s6_1096">IMPLEMENTATION </span><span id="tl_1096" class="t s6_1096">DEFINED </span><span id="tm_1096" class="t s4_1096">whether the address compared is the Virtual Address of the instruction or the </span>
<span id="tn_1096" class="t s4_1096">Modified Virtual Address. </span>
<span id="to_1096" class="t s7_1096">Table D3-1 CP14 debug register map </span>
<span id="tp_1096" class="t s7_1096">Binary address </span><span id="tq_1096" class="t s7_1096">Register number </span><span id="tr_1096" class="t s7_1096">Abbreviation </span>
<span id="ts_1096" class="t s8_1096">a </span>
<span id="tt_1096" class="t s7_1096">CP14 debug register name </span>
<span id="tu_1096" class="t s4_1096">Opcode_2 </span><span id="tv_1096" class="t s4_1096">CRm </span>
<span id="tw_1096" class="t s4_1096">000 </span><span id="tx_1096" class="t s4_1096">0000 </span><span id="ty_1096" class="t s4_1096">0 </span><span id="tz_1096" class="t s4_1096">DIDR </span><span id="t10_1096" class="t s4_1096">Debug ID Register </span>
<span id="t11_1096" class="t s4_1096">000 </span><span id="t12_1096" class="t s4_1096">0001 </span><span id="t13_1096" class="t s4_1096">1 </span><span id="t14_1096" class="t s4_1096">DSCR </span><span id="t15_1096" class="t s4_1096">Debug Status and Control Register </span>
<span id="t16_1096" class="t s4_1096">000 </span><span id="t17_1096" class="t s4_1096">0010-0100 </span><span id="t18_1096" class="t s4_1096">2-4 </span><span id="t19_1096" class="t s4_1096">- </span><span id="t1a_1096" class="t s6_1096">RESERVED </span>
<span id="t1b_1096" class="t s4_1096">000 </span><span id="t1c_1096" class="t s4_1096">0101 </span><span id="t1d_1096" class="t s4_1096">5 </span><span id="t1e_1096" class="t s4_1096">DTR </span><span id="t1f_1096" class="t s4_1096">Data Transfer Register </span>
<span id="t1g_1096" class="t s4_1096">000 </span><span id="t1h_1096" class="t s4_1096">0110 </span><span id="t1i_1096" class="t s4_1096">6 </span><span id="t1j_1096" class="t s4_1096">WFAR </span><span id="t1k_1096" class="t s4_1096">Watchpoint Fault Address Register </span>
<span id="t1l_1096" class="t s9_1096">b </span>
<span id="t1m_1096" class="t s4_1096">000 </span><span id="t1n_1096" class="t s4_1096">0111 </span><span id="t1o_1096" class="t s4_1096">7 </span><span id="t1p_1096" class="t s4_1096">VCR </span><span id="t1q_1096" class="t s4_1096">Vector Catch Register </span>
<span id="t1r_1096" class="t s4_1096">000 </span><span id="t1s_1096" class="t s4_1096">1000-1111 </span><span id="t1t_1096" class="t s4_1096">8-15 </span><span id="t1u_1096" class="t s4_1096">- </span><span id="t1v_1096" class="t s6_1096">RESERVED </span>
<span id="t1w_1096" class="t s4_1096">001-011 </span><span id="t1x_1096" class="t s4_1096">0000-1111 </span><span id="t1y_1096" class="t s4_1096">16-63 </span><span id="t1z_1096" class="t s4_1096">- </span><span id="t20_1096" class="t s6_1096">RESERVED </span>
<span id="t21_1096" class="t s4_1096">100 </span><span id="t22_1096" class="t s4_1096">0000-1111 </span><span id="t23_1096" class="t s4_1096">64-79 </span><span id="t24_1096" class="t s4_1096">BVRy </span><span id="t25_1096" class="t s4_1096">Breakpoint Value Registers / </span><span id="t26_1096" class="t s6_1096">RESERVED </span>
<span id="t27_1096" class="t s4_1096">101 </span><span id="t28_1096" class="t s4_1096">0000-1111 </span><span id="t29_1096" class="t s4_1096">80-95 </span><span id="t2a_1096" class="t s4_1096">BCRy </span><span id="t2b_1096" class="t s4_1096">Breakpoint Control Registers / </span><span id="t2c_1096" class="t s6_1096">RESERVED </span>
<span id="t2d_1096" class="t s4_1096">110 </span><span id="t2e_1096" class="t s4_1096">0000-1111 </span><span id="t2f_1096" class="t s4_1096">96-111 </span><span id="t2g_1096" class="t s4_1096">WVRy </span><span id="t2h_1096" class="t s4_1096">Watchpoint Value Registers / </span><span id="t2i_1096" class="t s6_1096">RESERVED </span>
<span id="t2j_1096" class="t s4_1096">111 </span><span id="t2k_1096" class="t s4_1096">0000-1111 </span><span id="t2l_1096" class="t s4_1096">112-127 </span><span id="t2m_1096" class="t s4_1096">WCRy </span><span id="t2n_1096" class="t s4_1096">Watchpoint Control Registers / </span><span id="t2o_1096" class="t s6_1096">RESERVED </span>
<span id="t2p_1096" class="t sa_1096">a. </span><span id="t2q_1096" class="t sa_1096">y is the decimal representation of the binary number CRm. </span>
<span id="t2r_1096" class="t sa_1096">b. </span><span id="t2s_1096" class="t sa_1096">The WFAR is a deprecated CP15 register in ARMv6. For future tools compatibility, it is recommended that the WFAR </span>
<span id="t2t_1096" class="t sa_1096">is also decoded in this CP14 location. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
