// Seed: 71876992
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    output wor id_3,
    output tri1 id_4,
    output uwire id_5,
    output uwire id_6,
    input tri id_7,
    input wor id_8,
    input tri id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wor id_12,
    input supply1 id_13,
    output wor id_14,
    id_32,
    input wor id_15,
    output tri1 id_16,
    input supply1 id_17,
    input supply0 id_18,
    output uwire id_19#(.id_33(1'b0)),
    input tri id_20,
    output supply0 id_21,
    output supply1 id_22,
    output tri0 id_23,
    output wand id_24,
    input tri id_25,
    input tri1 id_26,
    input uwire id_27,
    input wire id_28,
    output wand id_29,
    output tri id_30
);
  uwire id_34, id_35, id_36, id_37;
  assign id_36 = 1;
  wire id_38;
endmodule
module module_1 (
    input  uwire   id_0,
    input  supply1 id_1,
    output uwire   id_2
);
  always id_2 = -1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_7 = 0;
endmodule
