<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2025.1.0.39.0" title="lab3_ar" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" family_int="ice40tp" device_int="itpa08" package_int="SG48" operation_int="IND" speed_int="6" default_implementation="HDL">
    <Options/>
    <Implementation title="HDL" dir="HDL" description="HDL" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="seven_seg_testbench_ar" hdl_sort="off" top="lab3_ar"/>
        <Source name="source/HDL/lab3_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="lab3_ar"/>
        </Source>
        <Source name="source/HDL/keypad_mux_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/HDL/keypad_fsm_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/HDL/sync_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/HDL/display_mux_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/HDL/seven_seg_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/HDL/testbench/lab3_testbench_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/HDL/testbench/keypad_testbench_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/HDL/testbench/fsm_testbench_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/HDL/testbench/sync_testbench_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/HDL/testbench/display_testbench_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/HDL/testbench/seven_seg_testbench_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="constraints.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/HDL.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="lab3_ar1.sty"/>
</RadiantProject>
