INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:06:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            mulf2/operator/SignificandMultiplication/bh7_w8_0_c1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clk rise@6.500ns - clk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 3.629ns (56.449%)  route 2.800ns (43.551%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.983 - 6.500 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1779, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X45Y79         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.410     1.116    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[22]
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.119     1.235 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_34/O
                         net (fo=1, routed)           0.138     1.372    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_34_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I3_O)        0.043     1.415 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28/O
                         net (fo=1, routed)           0.185     1.600    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28_n_0
    SLICE_X43Y80         LUT5 (Prop_lut5_I1_O)        0.043     1.643 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25/O
                         net (fo=1, routed)           0.000     1.643    mulf1/operator/RoundingAdder/Mfull_c0_3[0]
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.894 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.943 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.992 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     1.992    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.041 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.041    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.090 r  mulf1/operator/RoundingAdder/g0_b2__47_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.090    mulf1/operator/RoundingAdder/g0_b2__47_i_4_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.139 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.139    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.188 r  mulf1/operator/RoundingAdder/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.188    mulf1/operator/RoundingAdder/minusOp_carry_i_9_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.341 f  mulf1/operator/RoundingAdder/minusOp_carry_i_11/O[1]
                         net (fo=3, routed)           0.340     2.681    mulf1/operator/RoundingAdder/ip_result__0[29]
    SLICE_X42Y88         LUT5 (Prop_lut5_I0_O)        0.119     2.800 f  mulf1/operator/RoundingAdder/minusOp_carry__0_i_2__1/O
                         net (fo=3, routed)           0.385     3.185    mulf1/operator/RoundingAdder/exc_c2_reg[1][6]
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.043     3.228 r  mulf1/operator/RoundingAdder/Mfull_c0_i_23__0/O
                         net (fo=3, routed)           0.323     3.551    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/eqOp1_in
    SLICE_X45Y87         LUT4 (Prop_lut4_I0_O)        0.043     3.594 r  mulf1/operator/RoundingAdder/g0_b2__47_i_5/O
                         net (fo=22, routed)          0.275     3.869    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.043     3.912 r  mulf1/operator/RoundingAdder/Mfull_c0_i_14__0/O
                         net (fo=1, routed)           0.291     4.203    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[3]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[3]_P[8])
                                                      2.280     6.483 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[8]
                         net (fo=1, routed)           0.454     6.937    mulf2/operator/SignificandMultiplication/bh7_w8_0_c0
    SLICE_X44Y87         FDRE                                         r  mulf2/operator/SignificandMultiplication/bh7_w8_0_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.500     6.500 r  
                                                      0.000     6.500 r  clk (IN)
                         net (fo=1779, unset)         0.483     6.983    mulf2/operator/SignificandMultiplication/clk
    SLICE_X44Y87         FDRE                                         r  mulf2/operator/SignificandMultiplication/bh7_w8_0_c1_reg/C
                         clock pessimism              0.000     6.983    
                         clock uncertainty           -0.035     6.947    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)        0.001     6.948    mulf2/operator/SignificandMultiplication/bh7_w8_0_c1_reg
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  0.011    




