

================================================================
== Vitis HLS Report for 'perfixsum'
================================================================
* Date:           Sun Mar 27 23:12:50 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        hls_Perfixsum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      316|      316|  3.160 us|  3.160 us|  317|  317|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_perfixsum_Pipeline_VITIS_LOOP_11_1_fu_138  |perfixsum_Pipeline_VITIS_LOOP_11_1  |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |grp_perfixsum_Pipeline_VITIS_LOOP_15_2_fu_147  |perfixsum_Pipeline_VITIS_LOOP_15_2  |       36|       36|  0.360 us|  0.360 us|   36|   36|       no|
        |grp_perfixsum_Pipeline_VITIS_LOOP_20_3_fu_156  |perfixsum_Pipeline_VITIS_LOOP_20_3  |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    142|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|    1188|   1404|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    663|    -|
|Register         |        -|    -|     180|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|    0|    1368|   2209|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                |control_s_axi                       |        0|   0|  183|  298|    0|
    |gmem_m_axi_U                                   |gmem_m_axi                          |        4|   0|  512|  580|    0|
    |grp_perfixsum_Pipeline_VITIS_LOOP_11_1_fu_138  |perfixsum_Pipeline_VITIS_LOOP_11_1  |        0|   0|   60|   77|    0|
    |grp_perfixsum_Pipeline_VITIS_LOOP_15_2_fu_147  |perfixsum_Pipeline_VITIS_LOOP_15_2  |        0|   0|  386|  342|    0|
    |grp_perfixsum_Pipeline_VITIS_LOOP_20_3_fu_156  |perfixsum_Pipeline_VITIS_LOOP_20_3  |        0|   0|   47|  107|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                    |        4|   0| 1188| 1404|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_in_0_U   |local_in_0_RAM_AUTO_1R1W   |        2|  0|   0|    0|    64|   32|     1|         2048|
    |local_in_1_U   |local_in_0_RAM_AUTO_1R1W   |        2|  0|   0|    0|    64|   32|     1|         2048|
    |local_out_0_U  |local_out_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |local_out_1_U  |local_out_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        8|  0|   0|    0|   256|  128|     4|         8192|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_165_p2  |         +|   0|  0|  71|          64|           3|
    |add_ln20_fu_181_p2  |         +|   0|  0|  71|          64|           3|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 142|         128|           6|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  113|         22|    1|         22|
    |gmem_ARADDR           |   14|          3|   64|        192|
    |gmem_ARBURST          |    9|          2|    2|          4|
    |gmem_ARCACHE          |    9|          2|    4|          8|
    |gmem_ARID             |    9|          2|    1|          2|
    |gmem_ARLEN            |   14|          3|   32|         96|
    |gmem_ARLOCK           |    9|          2|    2|          4|
    |gmem_ARPROT           |    9|          2|    3|          6|
    |gmem_ARQOS            |    9|          2|    4|          8|
    |gmem_ARREGION         |    9|          2|    4|          8|
    |gmem_ARSIZE           |    9|          2|    3|          6|
    |gmem_ARUSER           |    9|          2|    1|          2|
    |gmem_ARVALID          |   14|          3|    1|          3|
    |gmem_AWADDR           |   14|          3|   64|        192|
    |gmem_AWBURST          |    9|          2|    2|          4|
    |gmem_AWCACHE          |    9|          2|    4|          8|
    |gmem_AWID             |    9|          2|    1|          2|
    |gmem_AWLEN            |   14|          3|   32|         96|
    |gmem_AWLOCK           |    9|          2|    2|          4|
    |gmem_AWPROT           |    9|          2|    3|          6|
    |gmem_AWQOS            |    9|          2|    4|          8|
    |gmem_AWREGION         |    9|          2|    4|          8|
    |gmem_AWSIZE           |    9|          2|    3|          6|
    |gmem_AWUSER           |    9|          2|    1|          2|
    |gmem_AWVALID          |   14|          3|    1|          3|
    |gmem_BREADY           |   14|          3|    1|          3|
    |gmem_RREADY           |    9|          2|    1|          2|
    |gmem_WVALID           |    9|          2|    1|          2|
    |gmem_blk_n_AR         |    9|          2|    1|          2|
    |gmem_blk_n_AW         |    9|          2|    1|          2|
    |gmem_blk_n_B          |    9|          2|    1|          2|
    |local_in_0_address0   |   20|          4|    6|         24|
    |local_in_0_ce0        |   20|          4|    1|          4|
    |local_in_0_ce1        |    9|          2|    1|          2|
    |local_in_0_we0        |    9|          2|    1|          2|
    |local_in_1_address0   |   14|          3|    6|         18|
    |local_in_1_ce0        |   14|          3|    1|          3|
    |local_in_1_ce1        |    9|          2|    1|          2|
    |local_in_1_we0        |    9|          2|    1|          2|
    |local_out_0_address0  |   20|          4|    6|         24|
    |local_out_0_ce0       |   20|          4|    1|          4|
    |local_out_0_ce1       |    9|          2|    1|          2|
    |local_out_0_d0        |   14|          3|   32|         96|
    |local_out_0_we0       |   14|          3|    1|          3|
    |local_out_0_we1       |    9|          2|    1|          2|
    |local_out_1_address0  |   14|          3|    6|         18|
    |local_out_1_ce0       |   14|          3|    1|          3|
    |local_out_1_ce1       |    9|          2|    1|          2|
    |local_out_1_we0       |    9|          2|    1|          2|
    |local_out_1_we1       |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  663|        141|  319|        928|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |  21|   0|   21|          0|
    |grp_perfixsum_Pipeline_VITIS_LOOP_11_1_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |grp_perfixsum_Pipeline_VITIS_LOOP_15_2_fu_147_ap_start_reg  |   1|   0|    1|          0|
    |grp_perfixsum_Pipeline_VITIS_LOOP_20_3_fu_156_ap_start_reg  |   1|   0|    1|          0|
    |local_in_0_load_reg_239                                     |  32|   0|   32|          0|
    |trunc_ln2_reg_223                                           |  62|   0|   62|          0|
    |trunc_ln_reg_217                                            |  62|   0|   62|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 180|   0|  180|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|     perfixsum|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     perfixsum|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     perfixsum|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     perfixsum|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

