

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_POLY_SUB_LOOP18'
================================================================
* Date:           Tue Mar  4 21:31:45 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.802 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100|  32.800 us|  32.800 us|  4100|  4100|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLY_SUB_LOOP  |     4098|     4098|         7|          4|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    272|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     80|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    279|    -|
|Register         |        -|    -|     485|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     485|    631|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_32_1_1_U235  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U236  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U237  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U238  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  80|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln137_fu_424_p2   |         +|   0|  0|  14|          13|           3|
    |grp_fu_324_p2         |         +|   0|  0|  39|          32|          31|
    |grp_fu_352_p2         |         +|   0|  0|  39|          32|          31|
    |grp_fu_310_p2         |         -|   0|  0|  39|          32|          32|
    |grp_fu_338_p2         |         -|   0|  0|  39|          32|          32|
    |or_ln137_1_fu_435_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln137_2_fu_448_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln137_fu_410_p2    |        or|   0|  0|  12|          12|           1|
    |grp_fu_330_p3         |    select|   0|  0|  32|           1|          32|
    |grp_fu_358_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 272|         180|         200|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |DataRAM_11_address0          |  25|          5|   12|         60|
    |DataRAM_11_address1          |  25|          5|   12|         60|
    |DataRAM_2_address0           |  25|          5|   12|         60|
    |DataRAM_2_address1           |  25|          5|   12|         60|
    |DataRAM_5_address0           |  25|          5|   12|         60|
    |DataRAM_5_address1           |  25|          5|   12|         60|
    |DataRAM_8_address0           |  25|          5|   12|         60|
    |DataRAM_8_address1           |  25|          5|   12|         60|
    |ap_NS_fsm                    |  25|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_14        |   9|          2|   13|         26|
    |j_fu_62                      |   9|          2|   13|         26|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 279|         57|  127|        545|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |DataRAM_11_addr_1_reg_525                |  11|   0|   12|          1|
    |DataRAM_11_addr_2_reg_545                |  11|   0|   12|          1|
    |DataRAM_11_addr_2_reg_545_pp0_iter1_reg  |  11|   0|   12|          1|
    |DataRAM_11_addr_3_reg_565                |  10|   0|   12|          2|
    |DataRAM_11_addr_3_reg_565_pp0_iter1_reg  |  10|   0|   12|          2|
    |DataRAM_11_addr_reg_505                  |  12|   0|   12|          0|
    |DataRAM_2_addr_1_reg_510                 |  11|   0|   12|          1|
    |DataRAM_2_addr_2_reg_530                 |  11|   0|   12|          1|
    |DataRAM_2_addr_2_reg_530_pp0_iter1_reg   |  11|   0|   12|          1|
    |DataRAM_2_addr_3_reg_550                 |  10|   0|   12|          2|
    |DataRAM_2_addr_3_reg_550_pp0_iter1_reg   |  10|   0|   12|          2|
    |DataRAM_2_addr_reg_490                   |  12|   0|   12|          0|
    |DataRAM_5_addr_1_reg_515                 |  11|   0|   12|          1|
    |DataRAM_5_addr_2_reg_535                 |  11|   0|   12|          1|
    |DataRAM_5_addr_2_reg_535_pp0_iter1_reg   |  11|   0|   12|          1|
    |DataRAM_5_addr_3_reg_555                 |  10|   0|   12|          2|
    |DataRAM_5_addr_3_reg_555_pp0_iter1_reg   |  10|   0|   12|          2|
    |DataRAM_5_addr_reg_495                   |  12|   0|   12|          0|
    |DataRAM_8_addr_1_reg_520                 |  11|   0|   12|          1|
    |DataRAM_8_addr_2_reg_540                 |  11|   0|   12|          1|
    |DataRAM_8_addr_2_reg_540_pp0_iter1_reg   |  11|   0|   12|          1|
    |DataRAM_8_addr_3_reg_560                 |  10|   0|   12|          2|
    |DataRAM_8_addr_3_reg_560_pp0_iter1_reg   |  10|   0|   12|          2|
    |DataRAM_8_addr_reg_500                   |  12|   0|   12|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |empty_reg_484                            |  12|   0|   12|          0|
    |j_fu_62                                  |  13|   0|   13|          0|
    |reg_294                                  |  32|   0|   32|          0|
    |reg_298                                  |  32|   0|   32|          0|
    |reg_302                                  |  32|   0|   32|          0|
    |reg_306                                  |  32|   0|   32|          0|
    |reg_366                                  |  32|   0|   32|          0|
    |reg_374                                  |  32|   0|   32|          0|
    |tmp_reg_480                              |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 485|   0|  513|         28|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP18|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP18|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP18|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP18|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP18|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP18|  return value|
|DataRAM_2_address0   |  out|   12|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_ce0        |  out|    1|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_we0        |  out|    1|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_d0         |  out|   32|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_q0         |   in|   32|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_address1   |  out|   12|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_ce1        |  out|    1|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_we1        |  out|    1|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_d1         |  out|   32|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_q1         |   in|   32|   ap_memory|                        DataRAM_2|         array|
|DataRAM_5_address0   |  out|   12|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_ce0        |  out|    1|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_we0        |  out|    1|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_d0         |  out|   32|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_q0         |   in|   32|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_address1   |  out|   12|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_ce1        |  out|    1|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_we1        |  out|    1|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_d1         |  out|   32|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_q1         |   in|   32|   ap_memory|                        DataRAM_5|         array|
|DataRAM_8_address0   |  out|   12|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_ce0        |  out|    1|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_we0        |  out|    1|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_d0         |  out|   32|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_q0         |   in|   32|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_address1   |  out|   12|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_ce1        |  out|    1|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_we1        |  out|    1|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_d1         |  out|   32|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_q1         |   in|   32|   ap_memory|                        DataRAM_8|         array|
|DataRAM_11_address0  |  out|   12|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_ce0       |  out|    1|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_we0       |  out|    1|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_d0        |  out|   32|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_q0        |   in|   32|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_address1  |  out|   12|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_ce1       |  out|    1|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_we1       |  out|    1|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_d1        |  out|   32|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_q1        |   in|   32|   ap_memory|                       DataRAM_11|         array|
|RAMSel_cast          |   in|    2|     ap_none|                      RAMSel_cast|        scalar|
|RAMSel1_cast         |   in|    2|     ap_none|                     RAMSel1_cast|        scalar|
+---------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%RAMSel1_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel1_cast"   --->   Operation 11 'read' 'RAMSel1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast"   --->   Operation 12 'read' 'RAMSel_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc218.2"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_14 = load i13 %j"   --->   Operation 15 'load' 'j_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %j_14, i32 12" [Crypto.cpp:137]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %tmp, void %for.inc218.2.split, void %sw.epilog.loopexit13.exitStub" [Crypto.cpp:137]   --->   Operation 18 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_21_cast92 = zext i13 %j_14"   --->   Operation 19 'zext' 'j_21_cast92' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = trunc i13 %j_14"   --->   Operation 20 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %j_21_cast92" [Crypto.cpp:140]   --->   Operation 21 'getelementptr' 'DataRAM_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %j_21_cast92" [Crypto.cpp:140]   --->   Operation 22 'getelementptr' 'DataRAM_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%DataRAM_8_addr = getelementptr i32 %DataRAM_8, i64 0, i64 %j_21_cast92" [Crypto.cpp:140]   --->   Operation 23 'getelementptr' 'DataRAM_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%DataRAM_11_addr = getelementptr i32 %DataRAM_11, i64 0, i64 %j_21_cast92" [Crypto.cpp:140]   --->   Operation 24 'getelementptr' 'DataRAM_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%DataRAM_2_load = load i12 %DataRAM_2_addr" [Crypto.cpp:140]   --->   Operation 25 'load' 'DataRAM_2_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%DataRAM_5_load = load i12 %DataRAM_5_addr" [Crypto.cpp:140]   --->   Operation 26 'load' 'DataRAM_5_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%DataRAM_8_load = load i12 %DataRAM_8_addr" [Crypto.cpp:140]   --->   Operation 27 'load' 'DataRAM_8_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%DataRAM_11_load = load i12 %DataRAM_11_addr" [Crypto.cpp:140]   --->   Operation 28 'load' 'DataRAM_11_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln137 = or i12 %empty, i12 1" [Crypto.cpp:137]   --->   Operation 29 'or' 'or_ln137' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i12 %or_ln137" [Crypto.cpp:140]   --->   Operation 30 'zext' 'zext_ln140' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%DataRAM_2_addr_1 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln140" [Crypto.cpp:140]   --->   Operation 31 'getelementptr' 'DataRAM_2_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%DataRAM_5_addr_1 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln140" [Crypto.cpp:140]   --->   Operation 32 'getelementptr' 'DataRAM_5_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%DataRAM_8_addr_1 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln140" [Crypto.cpp:140]   --->   Operation 33 'getelementptr' 'DataRAM_8_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%DataRAM_11_addr_1 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln140" [Crypto.cpp:140]   --->   Operation 34 'getelementptr' 'DataRAM_11_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%DataRAM_2_load_1 = load i12 %DataRAM_2_addr_1" [Crypto.cpp:140]   --->   Operation 35 'load' 'DataRAM_2_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%DataRAM_5_load_1 = load i12 %DataRAM_5_addr_1" [Crypto.cpp:140]   --->   Operation 36 'load' 'DataRAM_5_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%DataRAM_8_load_1 = load i12 %DataRAM_8_addr_1" [Crypto.cpp:140]   --->   Operation 37 'load' 'DataRAM_8_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%DataRAM_11_load_1 = load i12 %DataRAM_11_addr_1" [Crypto.cpp:140]   --->   Operation 38 'load' 'DataRAM_11_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 39 [1/1] (1.86ns)   --->   "%switch_ln143 = switch i2 %RAMSel_cast_read, void %arrayidx20543.2.3.case.3, i2 0, void %arrayidx20543.2.3.case.0, i2 1, void %arrayidx20543.2.3.case.1, i2 2, void %arrayidx20543.2.3.case.2" [Crypto.cpp:143]   --->   Operation 39 'switch' 'switch_ln143' <Predicate = (!tmp)> <Delay = 1.86>
ST_1 : Operation 40 [1/1] (1.67ns)   --->   "%add_ln137 = add i13 %j_14, i13 4" [Crypto.cpp:137]   --->   Operation 40 'add' 'add_ln137' <Predicate = (!tmp)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln137 = store i13 %add_ln137, i13 %j" [Crypto.cpp:137]   --->   Operation 41 'store' 'store_ln137' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln137 = br void %for.inc218.2" [Crypto.cpp:137]   --->   Operation 42 'br' 'br_ln137' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%DataRAM_2_load = load i12 %DataRAM_2_addr" [Crypto.cpp:140]   --->   Operation 43 'load' 'DataRAM_2_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%DataRAM_5_load = load i12 %DataRAM_5_addr" [Crypto.cpp:140]   --->   Operation 44 'load' 'DataRAM_5_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%DataRAM_8_load = load i12 %DataRAM_8_addr" [Crypto.cpp:140]   --->   Operation 45 'load' 'DataRAM_8_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%DataRAM_11_load = load i12 %DataRAM_11_addr" [Crypto.cpp:140]   --->   Operation 46 'load' 'DataRAM_11_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%SubInput1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load, i32 %DataRAM_5_load, i32 %DataRAM_8_load, i32 %DataRAM_11_load, i2 %RAMSel_cast_read" [Crypto.cpp:140]   --->   Operation 47 'mux' 'SubInput1' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.82ns)   --->   "%SubInput2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load, i32 %DataRAM_5_load, i32 %DataRAM_8_load, i32 %DataRAM_11_load, i2 %RAMSel1_cast_read" [Crypto.cpp:141]   --->   Operation 48 'mux' 'SubInput2' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln137_1 = or i12 %empty, i12 2" [Crypto.cpp:137]   --->   Operation 49 'or' 'or_ln137_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i12 %or_ln137_1" [Crypto.cpp:140]   --->   Operation 50 'zext' 'zext_ln140_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%DataRAM_2_addr_2 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln140_1" [Crypto.cpp:140]   --->   Operation 51 'getelementptr' 'DataRAM_2_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%DataRAM_5_addr_2 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln140_1" [Crypto.cpp:140]   --->   Operation 52 'getelementptr' 'DataRAM_5_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%DataRAM_8_addr_2 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln140_1" [Crypto.cpp:140]   --->   Operation 53 'getelementptr' 'DataRAM_8_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%DataRAM_11_addr_2 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln140_1" [Crypto.cpp:140]   --->   Operation 54 'getelementptr' 'DataRAM_11_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln137_2 = or i12 %empty, i12 3" [Crypto.cpp:137]   --->   Operation 55 'or' 'or_ln137_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i12 %or_ln137_2" [Crypto.cpp:140]   --->   Operation 56 'zext' 'zext_ln140_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%DataRAM_2_addr_3 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln140_2" [Crypto.cpp:140]   --->   Operation 57 'getelementptr' 'DataRAM_2_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%DataRAM_5_addr_3 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln140_2" [Crypto.cpp:140]   --->   Operation 58 'getelementptr' 'DataRAM_5_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%DataRAM_8_addr_3 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln140_2" [Crypto.cpp:140]   --->   Operation 59 'getelementptr' 'DataRAM_8_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%DataRAM_11_addr_3 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln140_2" [Crypto.cpp:140]   --->   Operation 60 'getelementptr' 'DataRAM_11_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 61 [1/2] (3.25ns)   --->   "%DataRAM_2_load_1 = load i12 %DataRAM_2_addr_1" [Crypto.cpp:140]   --->   Operation 61 'load' 'DataRAM_2_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%DataRAM_5_load_1 = load i12 %DataRAM_5_addr_1" [Crypto.cpp:140]   --->   Operation 62 'load' 'DataRAM_5_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%DataRAM_8_load_1 = load i12 %DataRAM_8_addr_1" [Crypto.cpp:140]   --->   Operation 63 'load' 'DataRAM_8_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%DataRAM_11_load_1 = load i12 %DataRAM_11_addr_1" [Crypto.cpp:140]   --->   Operation 64 'load' 'DataRAM_11_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 65 [1/1] (1.82ns)   --->   "%SubInput1_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_1, i32 %DataRAM_5_load_1, i32 %DataRAM_8_load_1, i32 %DataRAM_11_load_1, i2 %RAMSel_cast_read" [Crypto.cpp:140]   --->   Operation 65 'mux' 'SubInput1_1' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.82ns)   --->   "%SubInput2_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_1, i32 %DataRAM_5_load_1, i32 %DataRAM_8_load_1, i32 %DataRAM_11_load_1, i2 %RAMSel1_cast_read" [Crypto.cpp:141]   --->   Operation 66 'mux' 'SubInput2_1' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%DataRAM_2_load_2 = load i12 %DataRAM_2_addr_2" [Crypto.cpp:140]   --->   Operation 67 'load' 'DataRAM_2_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%DataRAM_5_load_2 = load i12 %DataRAM_5_addr_2" [Crypto.cpp:140]   --->   Operation 68 'load' 'DataRAM_5_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%DataRAM_8_load_2 = load i12 %DataRAM_8_addr_2" [Crypto.cpp:140]   --->   Operation 69 'load' 'DataRAM_8_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%DataRAM_11_load_2 = load i12 %DataRAM_11_addr_2" [Crypto.cpp:140]   --->   Operation 70 'load' 'DataRAM_11_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%DataRAM_2_load_3 = load i12 %DataRAM_2_addr_3" [Crypto.cpp:140]   --->   Operation 71 'load' 'DataRAM_2_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%DataRAM_5_load_3 = load i12 %DataRAM_5_addr_3" [Crypto.cpp:140]   --->   Operation 72 'load' 'DataRAM_5_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%DataRAM_8_load_3 = load i12 %DataRAM_8_addr_3" [Crypto.cpp:140]   --->   Operation 73 'load' 'DataRAM_8_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%DataRAM_11_load_3 = load i12 %DataRAM_11_addr_3" [Crypto.cpp:140]   --->   Operation 74 'load' 'DataRAM_11_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 75 [1/1] (2.55ns)   --->   "%sub_ln53 = sub i32 %SubInput1, i32 %SubInput2" [Arithmetic.cpp:53->Crypto.cpp:142]   --->   Operation 75 'sub' 'sub_ln53' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln53, i32 31" [Arithmetic.cpp:55->Crypto.cpp:142]   --->   Operation 76 'bitselect' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %sub_ln53, i32 1073872897" [Arithmetic.cpp:56->Crypto.cpp:142]   --->   Operation 77 'add' 'add_ln56' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.69ns)   --->   "%SubRes = select i1 %tmp_6, i32 %add_ln56, i32 %sub_ln53" [Arithmetic.cpp:55->Crypto.cpp:142]   --->   Operation 78 'select' 'SubRes' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (2.55ns)   --->   "%sub_ln53_1 = sub i32 %SubInput1_1, i32 %SubInput2_1" [Arithmetic.cpp:53->Crypto.cpp:142]   --->   Operation 79 'sub' 'sub_ln53_1' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln53_1, i32 31" [Arithmetic.cpp:55->Crypto.cpp:142]   --->   Operation 80 'bitselect' 'tmp_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln56_1 = add i32 %sub_ln53_1, i32 1073872897" [Arithmetic.cpp:56->Crypto.cpp:142]   --->   Operation 81 'add' 'add_ln56_1' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.69ns)   --->   "%SubRes_1 = select i1 %tmp_7, i32 %add_ln56_1, i32 %sub_ln53_1" [Arithmetic.cpp:55->Crypto.cpp:142]   --->   Operation 82 'select' 'SubRes_1' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%DataRAM_2_load_2 = load i12 %DataRAM_2_addr_2" [Crypto.cpp:140]   --->   Operation 83 'load' 'DataRAM_2_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%DataRAM_5_load_2 = load i12 %DataRAM_5_addr_2" [Crypto.cpp:140]   --->   Operation 84 'load' 'DataRAM_5_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%DataRAM_8_load_2 = load i12 %DataRAM_8_addr_2" [Crypto.cpp:140]   --->   Operation 85 'load' 'DataRAM_8_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%DataRAM_11_load_2 = load i12 %DataRAM_11_addr_2" [Crypto.cpp:140]   --->   Operation 86 'load' 'DataRAM_11_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 87 [1/1] (1.82ns)   --->   "%SubInput1_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_2, i32 %DataRAM_5_load_2, i32 %DataRAM_8_load_2, i32 %DataRAM_11_load_2, i2 %RAMSel_cast_read" [Crypto.cpp:140]   --->   Operation 87 'mux' 'SubInput1_2' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.82ns)   --->   "%SubInput2_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_2, i32 %DataRAM_5_load_2, i32 %DataRAM_8_load_2, i32 %DataRAM_11_load_2, i2 %RAMSel1_cast_read" [Crypto.cpp:141]   --->   Operation 88 'mux' 'SubInput2_2' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/2] (3.25ns)   --->   "%DataRAM_2_load_3 = load i12 %DataRAM_2_addr_3" [Crypto.cpp:140]   --->   Operation 89 'load' 'DataRAM_2_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%DataRAM_5_load_3 = load i12 %DataRAM_5_addr_3" [Crypto.cpp:140]   --->   Operation 90 'load' 'DataRAM_5_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%DataRAM_8_load_3 = load i12 %DataRAM_8_addr_3" [Crypto.cpp:140]   --->   Operation 91 'load' 'DataRAM_8_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%DataRAM_11_load_3 = load i12 %DataRAM_11_addr_3" [Crypto.cpp:140]   --->   Operation 92 'load' 'DataRAM_11_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 93 [1/1] (1.82ns)   --->   "%SubInput1_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_3, i32 %DataRAM_5_load_3, i32 %DataRAM_8_load_3, i32 %DataRAM_11_load_3, i2 %RAMSel_cast_read" [Crypto.cpp:140]   --->   Operation 93 'mux' 'SubInput1_3' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.82ns)   --->   "%SubInput2_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_3, i32 %DataRAM_5_load_3, i32 %DataRAM_8_load_3, i32 %DataRAM_11_load_3, i2 %RAMSel1_cast_read" [Crypto.cpp:141]   --->   Operation 94 'mux' 'SubInput2_3' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [Crypto.cpp:139]   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [Crypto.cpp:137]   --->   Operation 96 'specloopname' 'specloopname_ln137' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.55ns)   --->   "%sub_ln53_2 = sub i32 %SubInput1_2, i32 %SubInput2_2" [Arithmetic.cpp:53->Crypto.cpp:142]   --->   Operation 97 'sub' 'sub_ln53_2' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln53_2, i32 31" [Arithmetic.cpp:55->Crypto.cpp:142]   --->   Operation 98 'bitselect' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (2.55ns)   --->   "%add_ln56_2 = add i32 %sub_ln53_2, i32 1073872897" [Arithmetic.cpp:56->Crypto.cpp:142]   --->   Operation 99 'add' 'add_ln56_2' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.69ns)   --->   "%SubRes_2 = select i1 %tmp_8, i32 %add_ln56_2, i32 %sub_ln53_2" [Arithmetic.cpp:55->Crypto.cpp:142]   --->   Operation 100 'select' 'SubRes_2' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (2.55ns)   --->   "%sub_ln53_3 = sub i32 %SubInput1_3, i32 %SubInput2_3" [Arithmetic.cpp:53->Crypto.cpp:142]   --->   Operation 101 'sub' 'sub_ln53_3' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln53_3, i32 31" [Arithmetic.cpp:55->Crypto.cpp:142]   --->   Operation 102 'bitselect' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln56_3 = add i32 %sub_ln53_3, i32 1073872897" [Arithmetic.cpp:56->Crypto.cpp:142]   --->   Operation 103 'add' 'add_ln56_3' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.69ns)   --->   "%SubRes_3 = select i1 %tmp_9, i32 %add_ln56_3, i32 %sub_ln53_3" [Arithmetic.cpp:55->Crypto.cpp:142]   --->   Operation 104 'select' 'SubRes_3' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes, i12 %DataRAM_8_addr" [Crypto.cpp:143]   --->   Operation 105 'store' 'store_ln143' <Predicate = (!tmp & RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes_1, i12 %DataRAM_8_addr_1" [Crypto.cpp:143]   --->   Operation 106 'store' 'store_ln143' <Predicate = (!tmp & RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes, i12 %DataRAM_5_addr" [Crypto.cpp:143]   --->   Operation 107 'store' 'store_ln143' <Predicate = (!tmp & RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes_1, i12 %DataRAM_5_addr_1" [Crypto.cpp:143]   --->   Operation 108 'store' 'store_ln143' <Predicate = (!tmp & RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes, i12 %DataRAM_2_addr" [Crypto.cpp:143]   --->   Operation 109 'store' 'store_ln143' <Predicate = (!tmp & RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes_1, i12 %DataRAM_2_addr_1" [Crypto.cpp:143]   --->   Operation 110 'store' 'store_ln143' <Predicate = (!tmp & RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes, i12 %DataRAM_11_addr" [Crypto.cpp:143]   --->   Operation 111 'store' 'store_ln143' <Predicate = (!tmp & RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes_1, i12 %DataRAM_11_addr_1" [Crypto.cpp:143]   --->   Operation 112 'store' 'store_ln143' <Predicate = (!tmp & RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes_2, i12 %DataRAM_8_addr_2" [Crypto.cpp:143]   --->   Operation 113 'store' 'store_ln143' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes_3, i12 %DataRAM_8_addr_3" [Crypto.cpp:143]   --->   Operation 114 'store' 'store_ln143' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln143 = br void %arrayidx20543.2.3.exit" [Crypto.cpp:143]   --->   Operation 115 'br' 'br_ln143' <Predicate = (RAMSel_cast_read == 2)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes_2, i12 %DataRAM_5_addr_2" [Crypto.cpp:143]   --->   Operation 116 'store' 'store_ln143' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes_3, i12 %DataRAM_5_addr_3" [Crypto.cpp:143]   --->   Operation 117 'store' 'store_ln143' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln143 = br void %arrayidx20543.2.3.exit" [Crypto.cpp:143]   --->   Operation 118 'br' 'br_ln143' <Predicate = (RAMSel_cast_read == 1)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes_2, i12 %DataRAM_2_addr_2" [Crypto.cpp:143]   --->   Operation 119 'store' 'store_ln143' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes_3, i12 %DataRAM_2_addr_3" [Crypto.cpp:143]   --->   Operation 120 'store' 'store_ln143' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln143 = br void %arrayidx20543.2.3.exit" [Crypto.cpp:143]   --->   Operation 121 'br' 'br_ln143' <Predicate = (RAMSel_cast_read == 0)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes_2, i12 %DataRAM_11_addr_2" [Crypto.cpp:143]   --->   Operation 122 'store' 'store_ln143' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %SubRes_3, i12 %DataRAM_11_addr_3" [Crypto.cpp:143]   --->   Operation 123 'store' 'store_ln143' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln143 = br void %arrayidx20543.2.3.exit" [Crypto.cpp:143]   --->   Operation 124 'br' 'br_ln143' <Predicate = (RAMSel_cast_read == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataRAM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DataRAM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DataRAM_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DataRAM_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ RAMSel_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RAMSel1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 01000000]
RAMSel1_cast_read       (read             ) [ 00110000]
RAMSel_cast_read        (read             ) [ 01111111]
store_ln0               (store            ) [ 00000000]
br_ln0                  (br               ) [ 00000000]
j_14                    (load             ) [ 00000000]
specpipeline_ln0        (specpipeline     ) [ 00000000]
tmp                     (bitselect        ) [ 01111000]
br_ln137                (br               ) [ 00000000]
j_21_cast92             (zext             ) [ 00000000]
empty                   (trunc            ) [ 00100000]
DataRAM_2_addr          (getelementptr    ) [ 00111000]
DataRAM_5_addr          (getelementptr    ) [ 00111000]
DataRAM_8_addr          (getelementptr    ) [ 00111000]
DataRAM_11_addr         (getelementptr    ) [ 00111000]
or_ln137                (or               ) [ 00000000]
zext_ln140              (zext             ) [ 00000000]
DataRAM_2_addr_1        (getelementptr    ) [ 00111000]
DataRAM_5_addr_1        (getelementptr    ) [ 00111000]
DataRAM_8_addr_1        (getelementptr    ) [ 00111000]
DataRAM_11_addr_1       (getelementptr    ) [ 00111000]
switch_ln143            (switch           ) [ 00000000]
add_ln137               (add              ) [ 00000000]
store_ln137             (store            ) [ 00000000]
br_ln137                (br               ) [ 00000000]
DataRAM_2_load          (load             ) [ 00000000]
DataRAM_5_load          (load             ) [ 00000000]
DataRAM_8_load          (load             ) [ 00000000]
DataRAM_11_load         (load             ) [ 00000000]
SubInput1               (mux              ) [ 00010000]
SubInput2               (mux              ) [ 00010000]
or_ln137_1              (or               ) [ 00000000]
zext_ln140_1            (zext             ) [ 00000000]
DataRAM_2_addr_2        (getelementptr    ) [ 01111111]
DataRAM_5_addr_2        (getelementptr    ) [ 01111111]
DataRAM_8_addr_2        (getelementptr    ) [ 01111111]
DataRAM_11_addr_2       (getelementptr    ) [ 01111111]
or_ln137_2              (or               ) [ 00000000]
zext_ln140_2            (zext             ) [ 00000000]
DataRAM_2_addr_3        (getelementptr    ) [ 01111111]
DataRAM_5_addr_3        (getelementptr    ) [ 01111111]
DataRAM_8_addr_3        (getelementptr    ) [ 01111111]
DataRAM_11_addr_3       (getelementptr    ) [ 01111111]
DataRAM_2_load_1        (load             ) [ 00000000]
DataRAM_5_load_1        (load             ) [ 00000000]
DataRAM_8_load_1        (load             ) [ 00000000]
DataRAM_11_load_1       (load             ) [ 00000000]
SubInput1_1             (mux              ) [ 00010000]
SubInput2_1             (mux              ) [ 00010000]
sub_ln53                (sub              ) [ 00000000]
tmp_6                   (bitselect        ) [ 00000000]
add_ln56                (add              ) [ 00000000]
SubRes                  (select           ) [ 00001000]
sub_ln53_1              (sub              ) [ 00000000]
tmp_7                   (bitselect        ) [ 00000000]
add_ln56_1              (add              ) [ 00000000]
SubRes_1                (select           ) [ 00001000]
DataRAM_2_load_2        (load             ) [ 00000000]
DataRAM_5_load_2        (load             ) [ 00000000]
DataRAM_8_load_2        (load             ) [ 00000000]
DataRAM_11_load_2       (load             ) [ 00000000]
SubInput1_2             (mux              ) [ 00001000]
SubInput2_2             (mux              ) [ 00001000]
DataRAM_2_load_3        (load             ) [ 00000000]
DataRAM_5_load_3        (load             ) [ 00000000]
DataRAM_8_load_3        (load             ) [ 00000000]
DataRAM_11_load_3       (load             ) [ 00000000]
SubInput1_3             (mux              ) [ 00001000]
SubInput2_3             (mux              ) [ 00001000]
speclooptripcount_ln139 (speclooptripcount) [ 00000000]
specloopname_ln137      (specloopname     ) [ 00000000]
sub_ln53_2              (sub              ) [ 00000000]
tmp_8                   (bitselect        ) [ 00000000]
add_ln56_2              (add              ) [ 00000000]
SubRes_2                (select           ) [ 01110111]
sub_ln53_3              (sub              ) [ 00000000]
tmp_9                   (bitselect        ) [ 00000000]
add_ln56_3              (add              ) [ 00000000]
SubRes_3                (select           ) [ 01110111]
store_ln143             (store            ) [ 00000000]
store_ln143             (store            ) [ 00000000]
store_ln143             (store            ) [ 00000000]
store_ln143             (store            ) [ 00000000]
store_ln143             (store            ) [ 00000000]
store_ln143             (store            ) [ 00000000]
store_ln143             (store            ) [ 00000000]
store_ln143             (store            ) [ 00000000]
store_ln143             (store            ) [ 00000000]
store_ln143             (store            ) [ 00000000]
br_ln143                (br               ) [ 00000000]
store_ln143             (store            ) [ 00000000]
store_ln143             (store            ) [ 00000000]
br_ln143                (br               ) [ 00000000]
store_ln143             (store            ) [ 00000000]
store_ln143             (store            ) [ 00000000]
br_ln143                (br               ) [ 00000000]
store_ln143             (store            ) [ 00000000]
store_ln143             (store            ) [ 00000000]
br_ln143                (br               ) [ 00000000]
ret_ln0                 (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataRAM_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataRAM_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataRAM_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_8"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataRAM_11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_11"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="RAMSel_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAMSel_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="RAMSel1_cast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAMSel1_cast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="RAMSel1_cast_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="2" slack="0"/>
<pin id="68" dir="0" index="1" bw="2" slack="0"/>
<pin id="69" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RAMSel1_cast_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="RAMSel_cast_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RAMSel_cast_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="DataRAM_2_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="13" slack="0"/>
<pin id="82" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="DataRAM_5_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="13" slack="0"/>
<pin id="89" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="DataRAM_8_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="13" slack="0"/>
<pin id="96" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_8_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="DataRAM_11_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="13" slack="0"/>
<pin id="103" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_11_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="12" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="111" dir="0" index="4" bw="12" slack="1"/>
<pin id="112" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="0"/>
<pin id="114" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_2_load/1 DataRAM_2_load_1/1 DataRAM_2_load_2/2 DataRAM_2_load_3/2 store_ln143/4 store_ln143/4 store_ln143/7 store_ln143/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="12" slack="1"/>
<pin id="122" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
<pin id="124" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_5_load/1 DataRAM_5_load_1/1 DataRAM_5_load_2/2 DataRAM_5_load_3/2 store_ln143/4 store_ln143/4 store_ln143/7 store_ln143/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="0" index="2" bw="0" slack="0"/>
<pin id="131" dir="0" index="4" bw="12" slack="1"/>
<pin id="132" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
<pin id="134" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_8_load/1 DataRAM_8_load_1/1 DataRAM_8_load_2/2 DataRAM_8_load_3/2 store_ln143/4 store_ln143/4 store_ln143/7 store_ln143/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="0" index="2" bw="0" slack="0"/>
<pin id="141" dir="0" index="4" bw="12" slack="1"/>
<pin id="142" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="0"/>
<pin id="144" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_11_load/1 DataRAM_11_load_1/1 DataRAM_11_load_2/2 DataRAM_11_load_3/2 store_ln143/4 store_ln143/4 store_ln143/7 store_ln143/7 "/>
</bind>
</comp>

<comp id="146" class="1004" name="DataRAM_2_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="12" slack="0"/>
<pin id="150" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="DataRAM_5_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="12" slack="0"/>
<pin id="157" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="DataRAM_8_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="12" slack="0"/>
<pin id="164" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_8_addr_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="DataRAM_11_addr_1_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="12" slack="0"/>
<pin id="171" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_11_addr_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="DataRAM_2_addr_2_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="12" slack="0"/>
<pin id="182" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr_2/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="DataRAM_5_addr_2_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="12" slack="0"/>
<pin id="189" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr_2/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="DataRAM_8_addr_2_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="12" slack="0"/>
<pin id="196" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_8_addr_2/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="DataRAM_11_addr_2_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="12" slack="0"/>
<pin id="203" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_11_addr_2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="DataRAM_2_addr_3_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="12" slack="0"/>
<pin id="210" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr_3/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="DataRAM_5_addr_3_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="12" slack="0"/>
<pin id="217" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr_3/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="DataRAM_8_addr_3_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="12" slack="0"/>
<pin id="224" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_8_addr_3/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="DataRAM_11_addr_3_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="12" slack="0"/>
<pin id="231" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_11_addr_3/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="0" index="3" bw="32" slack="0"/>
<pin id="247" dir="0" index="4" bw="32" slack="0"/>
<pin id="248" dir="0" index="5" bw="2" slack="1"/>
<pin id="249" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="SubInput1/2 SubInput1_2/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="0" index="3" bw="32" slack="0"/>
<pin id="260" dir="0" index="4" bw="32" slack="0"/>
<pin id="261" dir="0" index="5" bw="2" slack="1"/>
<pin id="262" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="SubInput2/2 SubInput2_2/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="32" slack="0"/>
<pin id="272" dir="0" index="3" bw="32" slack="0"/>
<pin id="273" dir="0" index="4" bw="32" slack="0"/>
<pin id="274" dir="0" index="5" bw="2" slack="1"/>
<pin id="275" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="SubInput1_1/2 SubInput1_3/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="0" index="3" bw="32" slack="0"/>
<pin id="286" dir="0" index="4" bw="32" slack="0"/>
<pin id="287" dir="0" index="5" bw="2" slack="1"/>
<pin id="288" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="SubInput2_1/2 SubInput2_3/3 "/>
</bind>
</comp>

<comp id="294" class="1005" name="reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SubInput1 SubInput1_2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SubInput2 SubInput2_2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SubInput1_1 SubInput1_3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SubInput2_1 SubInput2_3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="0" index="1" bw="32" slack="1"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53/3 sub_ln53_2/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 tmp_8/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/3 add_ln56_2/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="SubRes/3 SubRes_2/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53_1/3 sub_ln53_3/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/3 tmp_9/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/3 add_ln56_3/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="SubRes_1/3 SubRes_3/4 "/>
</bind>
</comp>

<comp id="366" class="1005" name="reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SubRes SubRes_2 "/>
</bind>
</comp>

<comp id="374" class="1005" name="reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SubRes_1 SubRes_3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln0_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="13" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="j_14_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="13" slack="0"/>
<pin id="389" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_14/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="13" slack="0"/>
<pin id="393" dir="0" index="2" bw="5" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="j_21_cast92_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="13" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_21_cast92/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="empty_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="13" slack="0"/>
<pin id="408" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_ln137_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="12" slack="0"/>
<pin id="412" dir="0" index="1" bw="12" slack="0"/>
<pin id="413" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln137/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln140_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="12" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln137_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="13" slack="0"/>
<pin id="426" dir="0" index="1" bw="4" slack="0"/>
<pin id="427" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln137_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="0"/>
<pin id="432" dir="0" index="1" bw="13" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_ln137_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="1"/>
<pin id="437" dir="0" index="1" bw="12" slack="0"/>
<pin id="438" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln137_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln140_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="12" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="or_ln137_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="1"/>
<pin id="450" dir="0" index="1" bw="12" slack="0"/>
<pin id="451" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln137_2/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln140_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="12" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_2/2 "/>
</bind>
</comp>

<comp id="461" class="1005" name="j_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="13" slack="0"/>
<pin id="463" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="468" class="1005" name="RAMSel1_cast_read_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="1"/>
<pin id="470" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="RAMSel1_cast_read "/>
</bind>
</comp>

<comp id="474" class="1005" name="RAMSel_cast_read_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="1"/>
<pin id="476" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="RAMSel_cast_read "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="484" class="1005" name="empty_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="1"/>
<pin id="486" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="490" class="1005" name="DataRAM_2_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="1"/>
<pin id="492" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="DataRAM_5_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="1"/>
<pin id="497" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr "/>
</bind>
</comp>

<comp id="500" class="1005" name="DataRAM_8_addr_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="1"/>
<pin id="502" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_8_addr "/>
</bind>
</comp>

<comp id="505" class="1005" name="DataRAM_11_addr_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="12" slack="1"/>
<pin id="507" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_11_addr "/>
</bind>
</comp>

<comp id="510" class="1005" name="DataRAM_2_addr_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="12" slack="1"/>
<pin id="512" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="DataRAM_5_addr_1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="12" slack="1"/>
<pin id="517" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="DataRAM_8_addr_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="1"/>
<pin id="522" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_8_addr_1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="DataRAM_11_addr_1_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="12" slack="1"/>
<pin id="527" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_11_addr_1 "/>
</bind>
</comp>

<comp id="530" class="1005" name="DataRAM_2_addr_2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="1"/>
<pin id="532" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr_2 "/>
</bind>
</comp>

<comp id="535" class="1005" name="DataRAM_5_addr_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="1"/>
<pin id="537" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="DataRAM_8_addr_2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="12" slack="1"/>
<pin id="542" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_8_addr_2 "/>
</bind>
</comp>

<comp id="545" class="1005" name="DataRAM_11_addr_2_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="12" slack="1"/>
<pin id="547" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_11_addr_2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="DataRAM_2_addr_3_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="12" slack="1"/>
<pin id="552" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr_3 "/>
</bind>
</comp>

<comp id="555" class="1005" name="DataRAM_5_addr_3_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="12" slack="1"/>
<pin id="557" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr_3 "/>
</bind>
</comp>

<comp id="560" class="1005" name="DataRAM_8_addr_3_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="1"/>
<pin id="562" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_8_addr_3 "/>
</bind>
</comp>

<comp id="565" class="1005" name="DataRAM_11_addr_3_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="1"/>
<pin id="567" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_11_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="115"><net_src comp="78" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="125"><net_src comp="85" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="135"><net_src comp="92" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="145"><net_src comp="99" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="146" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="175"><net_src comp="153" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="176"><net_src comp="160" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="177"><net_src comp="167" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="6" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="178" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="235"><net_src comp="185" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="236"><net_src comp="192" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="237"><net_src comp="199" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="238"><net_src comp="206" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="239"><net_src comp="213" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="240"><net_src comp="220" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="241"><net_src comp="227" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="106" pin="7"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="116" pin="7"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="126" pin="7"/><net_sink comp="242" pin=3"/></net>

<net id="254"><net_src comp="136" pin="7"/><net_sink comp="242" pin=4"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="106" pin="7"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="116" pin="7"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="126" pin="7"/><net_sink comp="255" pin=3"/></net>

<net id="267"><net_src comp="136" pin="7"/><net_sink comp="255" pin=4"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="106" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="116" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="126" pin="3"/><net_sink comp="268" pin=3"/></net>

<net id="280"><net_src comp="136" pin="3"/><net_sink comp="268" pin=4"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="106" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="116" pin="3"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="126" pin="3"/><net_sink comp="281" pin=3"/></net>

<net id="293"><net_src comp="136" pin="3"/><net_sink comp="281" pin=4"/></net>

<net id="297"><net_src comp="242" pin="6"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="255" pin="6"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="268" pin="6"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="281" pin="6"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="294" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="298" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="310" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="316" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="310" pin="2"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="302" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="306" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="338" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="344" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="338" pin="2"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="330" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="116" pin=4"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="106" pin=4"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="136" pin=4"/></net>

<net id="377"><net_src comp="358" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="386"><net_src comp="16" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="395"><net_src comp="26" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="28" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="387" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="409"><net_src comp="387" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="32" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="428"><net_src comp="387" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="40" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="44" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="435" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="447"><net_src comp="440" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="452"><net_src comp="46" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="448" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="460"><net_src comp="453" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="464"><net_src comp="62" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="471"><net_src comp="66" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="255" pin=5"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="281" pin=5"/></net>

<net id="477"><net_src comp="72" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="242" pin=5"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="268" pin=5"/></net>

<net id="483"><net_src comp="390" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="406" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="493"><net_src comp="78" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="498"><net_src comp="85" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="503"><net_src comp="92" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="508"><net_src comp="99" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="513"><net_src comp="146" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="518"><net_src comp="153" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="523"><net_src comp="160" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="528"><net_src comp="167" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="533"><net_src comp="178" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="538"><net_src comp="185" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="543"><net_src comp="192" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="548"><net_src comp="199" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="553"><net_src comp="206" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="558"><net_src comp="213" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="563"><net_src comp="220" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="568"><net_src comp="227" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="136" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataRAM_2 | {4 7 }
	Port: DataRAM_5 | {4 7 }
	Port: DataRAM_8 | {4 7 }
	Port: DataRAM_11 | {4 7 }
 - Input state : 
	Port: Crypto_Pipeline_POLY_SUB_LOOP18 : DataRAM_2 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_SUB_LOOP18 : DataRAM_5 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_SUB_LOOP18 : DataRAM_8 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_SUB_LOOP18 : DataRAM_11 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_SUB_LOOP18 : RAMSel_cast | {1 }
	Port: Crypto_Pipeline_POLY_SUB_LOOP18 : RAMSel1_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_14 : 1
		tmp : 2
		br_ln137 : 3
		j_21_cast92 : 2
		empty : 2
		DataRAM_2_addr : 3
		DataRAM_5_addr : 3
		DataRAM_8_addr : 3
		DataRAM_11_addr : 3
		DataRAM_2_load : 4
		DataRAM_5_load : 4
		DataRAM_8_load : 4
		DataRAM_11_load : 4
		or_ln137 : 3
		zext_ln140 : 3
		DataRAM_2_addr_1 : 4
		DataRAM_5_addr_1 : 4
		DataRAM_8_addr_1 : 4
		DataRAM_11_addr_1 : 4
		DataRAM_2_load_1 : 5
		DataRAM_5_load_1 : 5
		DataRAM_8_load_1 : 5
		DataRAM_11_load_1 : 5
		add_ln137 : 2
		store_ln137 : 3
	State 2
		SubInput1 : 1
		SubInput2 : 1
		DataRAM_2_addr_2 : 1
		DataRAM_5_addr_2 : 1
		DataRAM_8_addr_2 : 1
		DataRAM_11_addr_2 : 1
		DataRAM_2_addr_3 : 1
		DataRAM_5_addr_3 : 1
		DataRAM_8_addr_3 : 1
		DataRAM_11_addr_3 : 1
		SubInput1_1 : 1
		SubInput2_1 : 1
		DataRAM_2_load_2 : 2
		DataRAM_5_load_2 : 2
		DataRAM_8_load_2 : 2
		DataRAM_11_load_2 : 2
		DataRAM_2_load_3 : 2
		DataRAM_5_load_3 : 2
		DataRAM_8_load_3 : 2
		DataRAM_11_load_3 : 2
	State 3
		tmp_6 : 1
		add_ln56 : 1
		SubRes : 2
		tmp_7 : 1
		add_ln56_1 : 1
		SubRes_1 : 2
		SubInput1_2 : 1
		SubInput2_2 : 1
		SubInput1_3 : 1
		SubInput2_3 : 1
	State 4
		tmp_8 : 1
		add_ln56_2 : 1
		SubRes_2 : 2
		tmp_9 : 1
		add_ln56_3 : 1
		SubRes_3 : 2
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          grp_fu_324          |    0    |    39   |
|    add   |          grp_fu_352          |    0    |    39   |
|          |       add_ln137_fu_424       |    0    |    14   |
|----------|------------------------------|---------|---------|
|          |          grp_fu_242          |    0    |    20   |
|    mux   |          grp_fu_255          |    0    |    20   |
|          |          grp_fu_268          |    0    |    20   |
|          |          grp_fu_281          |    0    |    20   |
|----------|------------------------------|---------|---------|
|    sub   |          grp_fu_310          |    0    |    39   |
|          |          grp_fu_338          |    0    |    39   |
|----------|------------------------------|---------|---------|
|  select  |          grp_fu_330          |    0    |    32   |
|          |          grp_fu_358          |    0    |    32   |
|----------|------------------------------|---------|---------|
|   read   | RAMSel1_cast_read_read_fu_66 |    0    |    0    |
|          |  RAMSel_cast_read_read_fu_72 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_316          |    0    |    0    |
| bitselect|          grp_fu_344          |    0    |    0    |
|          |          tmp_fu_390          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      j_21_cast92_fu_398      |    0    |    0    |
|   zext   |       zext_ln140_fu_416      |    0    |    0    |
|          |      zext_ln140_1_fu_440     |    0    |    0    |
|          |      zext_ln140_2_fu_453     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         empty_fu_406         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        or_ln137_fu_410       |    0    |    0    |
|    or    |       or_ln137_1_fu_435      |    0    |    0    |
|          |       or_ln137_2_fu_448      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   314   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|DataRAM_11_addr_1_reg_525|   12   |
|DataRAM_11_addr_2_reg_545|   12   |
|DataRAM_11_addr_3_reg_565|   12   |
| DataRAM_11_addr_reg_505 |   12   |
| DataRAM_2_addr_1_reg_510|   12   |
| DataRAM_2_addr_2_reg_530|   12   |
| DataRAM_2_addr_3_reg_550|   12   |
|  DataRAM_2_addr_reg_490 |   12   |
| DataRAM_5_addr_1_reg_515|   12   |
| DataRAM_5_addr_2_reg_535|   12   |
| DataRAM_5_addr_3_reg_555|   12   |
|  DataRAM_5_addr_reg_495 |   12   |
| DataRAM_8_addr_1_reg_520|   12   |
| DataRAM_8_addr_2_reg_540|   12   |
| DataRAM_8_addr_3_reg_560|   12   |
|  DataRAM_8_addr_reg_500 |   12   |
|RAMSel1_cast_read_reg_468|    2   |
| RAMSel_cast_read_reg_474|    2   |
|      empty_reg_484      |   12   |
|        j_reg_461        |   13   |
|         reg_294         |   32   |
|         reg_298         |   32   |
|         reg_302         |   32   |
|         reg_306         |   32   |
|         reg_366         |   32   |
|         reg_374         |   32   |
|       tmp_reg_480       |    1   |
+-------------------------+--------+
|          Total          |   414  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_106 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_116 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_116 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_126 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_126 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_136 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_136 |  p2  |   4  |   0  |    0   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  || 14.6128 ||   160   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   314  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   160  |
|  Register |    -   |   414  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   414  |   474  |
+-----------+--------+--------+--------+
