[04/05 20:47:14      0s] 
[04/05 20:47:14      0s] Cadence Innovus(TM) Implementation System.
[04/05 20:47:14      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/05 20:47:14      0s] 
[04/05 20:47:14      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[04/05 20:47:14      0s] Options:	-init scripts/top.tcl -win 
[04/05 20:47:14      0s] Date:		Tue Apr  5 20:47:14 2022
[04/05 20:47:14      0s] Host:		EEX055 (x86_64 w/Linux 3.10.0-1160.53.1.el7.x86_64) (7cores*14cpus*Common KVM processor 16384KB)
[04/05 20:47:14      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/05 20:47:14      0s] 
[04/05 20:47:14      0s] License:
[04/05 20:47:14      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[04/05 20:47:14      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/05 20:47:32     16s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[04/05 20:47:34     18s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/05 20:47:34     18s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[04/05 20:47:34     18s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/05 20:47:34     18s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[04/05 20:47:34     18s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[04/05 20:47:34     18s] @(#)CDS: CPE v20.10-p006
[04/05 20:47:34     18s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/05 20:47:34     18s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[04/05 20:47:34     18s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[04/05 20:47:34     18s] @(#)CDS: RCDB 11.15.0
[04/05 20:47:34     18s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[04/05 20:47:34     18s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_18185_EEX055_bxieaf_Iru5gf.

[04/05 20:47:34     18s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[04/05 20:47:36     20s] 
[04/05 20:47:36     20s] **INFO:  MMMC transition support version v31-84 
[04/05 20:47:36     20s] 
[04/05 20:47:36     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/05 20:47:36     20s] <CMD> suppressMessage ENCEXT-2799
[04/05 20:47:36     20s] Sourcing file "scripts/top.tcl" ...
[04/05 20:47:36     20s] <CMD> set init_verilog ../syn/results/bk_adder_32bit.mapped.v
[04/05 20:47:36     20s] <CMD> set init_mmmc_file scripts/mmc2.view
[04/05 20:47:36     20s] <CMD> set init_lef_file {/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef}
[04/05 20:47:36     20s] <CMD> set init_pwr_net VDD
[04/05 20:47:36     20s] <CMD> set init_gnd_net VSS
[04/05 20:47:36     20s] <CMD> init_design
[04/05 20:47:36     20s] #% Begin Load MMMC data ... (date=04/05 20:47:36, mem=556.3M)
[04/05 20:47:37     20s] #% End Load MMMC data ... (date=04/05 20:47:37, total cpu=0:00:00.0, real=0:00:01.0, peak res=556.5M, current mem=556.5M)
[04/05 20:47:37     20s] 
[04/05 20:47:37     20s] Loading LEF file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef ...
[04/05 20:47:37     20s] 
[04/05 20:47:37     20s] Loading LEF file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef ...
[04/05 20:47:37     20s] Set DBUPerIGU to M2 pitch 380.
[04/05 20:47:37     20s] 
[04/05 20:47:37     20s] viaInitial starts at Tue Apr  5 20:47:37 2022
viaInitial ends at Tue Apr  5 20:47:37 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/05 20:47:37     20s] Loading view definition file from scripts/mmc2.view
[04/05 20:47:37     20s] Reading lib_slow timing library '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib' ...
[04/05 20:47:38     21s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/05 20:47:38     21s] Reading lib_fast timing library '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib' ...
[04/05 20:47:39     22s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/05 20:47:39     22s] Ending "PreSetAnalysisView" (total cpu=0:00:01.8, real=0:00:02.0, peak res=628.4M, current mem=572.6M)
[04/05 20:47:39     22s] *** End library_loading (cpu=0.03min, real=0.03min, mem=18.0M, fe_cpu=0.37min, fe_real=0.42min, fe_mem=769.6M) ***
[04/05 20:47:39     22s] #% Begin Load netlist data ... (date=04/05 20:47:39, mem=572.6M)
[04/05 20:47:39     22s] *** Begin netlist parsing (mem=769.6M) ***
[04/05 20:47:39     22s] Created 134 new cells from 2 timing libraries.
[04/05 20:47:39     22s] Reading netlist ...
[04/05 20:47:39     22s] Backslashed names will retain backslash and a trailing blank character.
[04/05 20:47:39     22s] Reading verilog netlist '../syn/results/bk_adder_32bit.mapped.v'
[04/05 20:47:39     22s] 
[04/05 20:47:39     22s] *** Memory Usage v#1 (Current mem = 770.641M, initial mem = 268.238M) ***
[04/05 20:47:39     22s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=770.6M) ***
[04/05 20:47:39     22s] #% End Load netlist data ... (date=04/05 20:47:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=577.7M, current mem=577.7M)
[04/05 20:47:39     22s] Top level cell is bk_adder_32bit.
[04/05 20:47:39     22s] Hooked 268 DB cells to tlib cells.
[04/05 20:47:39     22s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=588.6M, current mem=588.6M)
[04/05 20:47:39     22s] Starting recursive module instantiation check.
[04/05 20:47:39     22s] No recursion found.
[04/05 20:47:39     22s] Building hierarchical netlist for Cell bk_adder_32bit ...
[04/05 20:47:39     22s] *** Netlist is unique.
[04/05 20:47:39     22s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[04/05 20:47:39     22s] ** info: there are 357 modules.
[04/05 20:47:39     22s] ** info: there are 233 stdCell insts.
[04/05 20:47:39     22s] 
[04/05 20:47:39     22s] *** Memory Usage v#1 (Current mem = 816.066M, initial mem = 268.238M) ***
[04/05 20:47:39     22s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/05 20:47:39     22s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/05 20:47:39     22s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/05 20:47:39     22s] Set Default Net Delay as 1000 ps.
[04/05 20:47:39     22s] Set Default Net Load as 0.5 pF. 
[04/05 20:47:39     22s] Set Default Input Pin Transition as 0.1 ps.
[04/05 20:47:40     23s] Extraction setup Started 
[04/05 20:47:40     23s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/05 20:47:40     23s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[04/05 20:47:40     23s] Type 'man IMPEXT-6202' for more detail.
[04/05 20:47:40     23s] Reading Capacitance Table File /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl ...
[04/05 20:47:40     23s] Cap table was created using Encounter 13.13-s017_1.
[04/05 20:47:40     23s] Process name: FreePDK45.
[04/05 20:47:40     23s] Reading Capacitance Table File /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl ...
[04/05 20:47:40     23s] Cap table was created using Encounter 13.13-s017_1.
[04/05 20:47:40     23s] Process name: FreePDK45.
[04/05 20:47:40     23s] Importing multi-corner RC tables ... 
[04/05 20:47:40     23s] Summary of Active RC-Corners : 
[04/05 20:47:40     23s]  
[04/05 20:47:40     23s]  Analysis View: analysis_slow
[04/05 20:47:40     23s]     RC-Corner Name        : rc_worst
[04/05 20:47:40     23s]     RC-Corner Index       : 0
[04/05 20:47:40     23s]     RC-Corner Temperature : 125 Celsius
[04/05 20:47:40     23s]     RC-Corner Cap Table   : '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl'
[04/05 20:47:40     23s]     RC-Corner PreRoute Res Factor         : 1.34
[04/05 20:47:40     23s]     RC-Corner PreRoute Cap Factor         : 1.1
[04/05 20:47:40     23s]     RC-Corner PostRoute Res Factor        : 1.34 {1.34 1 1}
[04/05 20:47:40     23s]     RC-Corner PostRoute Cap Factor        : 0.96 {0.96 1 1}
[04/05 20:47:40     23s]     RC-Corner PostRoute XCap Factor       : 1.22 {1.22 1 1}
[04/05 20:47:40     23s]     RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
[04/05 20:47:40     23s]     RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
[04/05 20:47:40     23s]     RC-Corner PostRoute Clock Cap Factor  : 0.969 {0.969 1 1} 
[04/05 20:47:40     23s]     RC-Corner PostRoute Clock Res Factor  : 1.34 {1.34 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/05 20:47:40     23s]     RC-Corner Technology file: '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch'
[04/05 20:47:40     23s]  
[04/05 20:47:40     23s]  Analysis View: analysis_fast
[04/05 20:47:40     23s]     RC-Corner Name        : rc_best
[04/05 20:47:40     23s]     RC-Corner Index       : 1
[04/05 20:47:40     23s]     RC-Corner Temperature : 0 Celsius
[04/05 20:47:40     23s]     RC-Corner Cap Table   : '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl'
[04/05 20:47:40     23s]     RC-Corner PreRoute Res Factor         : 1.34
[04/05 20:47:40     23s]     RC-Corner PreRoute Cap Factor         : 1.1
[04/05 20:47:40     23s]     RC-Corner PostRoute Res Factor        : 1.34 {1.34 1 1}
[04/05 20:47:40     23s]     RC-Corner PostRoute Cap Factor        : 0.96 {0.96 1 1}
[04/05 20:47:40     23s]     RC-Corner PostRoute XCap Factor       : 1.22 {1.22 1 1}
[04/05 20:47:40     23s]     RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
[04/05 20:47:40     23s]     RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
[04/05 20:47:40     23s]     RC-Corner PostRoute Clock Cap Factor  : 0.969 {0.969 1 1} 
[04/05 20:47:40     23s]     RC-Corner PostRoute Clock Res Factor  : 1.34 {1.34 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/05 20:47:40     23s]     RC-Corner Technology file: '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch'
[04/05 20:47:40     23s] Technology file '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch' associated with first view 'analysis_slow' will be used as the primary corner for the multi-corner extraction.
[04/05 20:47:40     23s] LayerId::1 widthSet size::4
[04/05 20:47:40     23s] LayerId::2 widthSet size::4
[04/05 20:47:40     23s] LayerId::3 widthSet size::4
[04/05 20:47:40     23s] LayerId::4 widthSet size::4
[04/05 20:47:40     23s] LayerId::5 widthSet size::4
[04/05 20:47:40     23s] LayerId::6 widthSet size::4
[04/05 20:47:40     23s] LayerId::7 widthSet size::4
[04/05 20:47:40     23s] LayerId::8 widthSet size::4
[04/05 20:47:40     23s] LayerId::9 widthSet size::4
[04/05 20:47:40     23s] LayerId::10 widthSet size::3
[04/05 20:47:40     23s] Updating RC grid for preRoute extraction ...
[04/05 20:47:40     23s] Initializing multi-corner capacitance tables ... 
[04/05 20:47:40     23s] Initializing multi-corner resistance tables ...
[04/05 20:47:40     23s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:47:40     23s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 20:47:40     23s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[04/05 20:47:40     23s] *Info: initialize multi-corner CTS.
[04/05 20:47:40     23s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=769.8M, current mem=608.0M)
[04/05 20:47:40     23s] Reading timing constraints file '../syn/results/bk_adder_32bit.mapped.sdc' ...
[04/05 20:47:40     23s] Current (total cpu=0:00:24.0, real=0:00:26.0, peak res=784.1M, current mem=784.1M)
[04/05 20:47:40     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../syn/results/bk_adder_32bit.mapped.sdc, Line 8).
[04/05 20:47:40     24s] 
[04/05 20:47:40     24s] INFO (CTE): Reading of timing constraints file ../syn/results/bk_adder_32bit.mapped.sdc completed, with 1 WARNING
[04/05 20:47:40     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=802.5M, current mem=802.5M)
[04/05 20:47:40     24s] Current (total cpu=0:00:24.1, real=0:00:26.0, peak res=802.5M, current mem=802.5M)
[04/05 20:47:40     24s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[04/05 20:47:41     24s] Creating Cell Server ...(0, 1, 1, 1)
[04/05 20:47:41     24s] Summary for sequential cells identification: 
[04/05 20:47:41     24s]   Identified SBFF number: 16
[04/05 20:47:41     24s]   Identified MBFF number: 0
[04/05 20:47:41     24s]   Identified SB Latch number: 0
[04/05 20:47:41     24s]   Identified MB Latch number: 0
[04/05 20:47:41     24s]   Not identified SBFF number: 0
[04/05 20:47:41     24s]   Not identified MBFF number: 0
[04/05 20:47:41     24s]   Not identified SB Latch number: 0
[04/05 20:47:41     24s]   Not identified MB Latch number: 0
[04/05 20:47:41     24s]   Number of sequential cells which are not FFs: 13
[04/05 20:47:41     24s] Total number of combinational cells: 99
[04/05 20:47:41     24s] Total number of sequential cells: 29
[04/05 20:47:41     24s] Total number of tristate cells: 6
[04/05 20:47:41     24s] Total number of level shifter cells: 0
[04/05 20:47:41     24s] Total number of power gating cells: 0
[04/05 20:47:41     24s] Total number of isolation cells: 0
[04/05 20:47:41     24s] Total number of power switch cells: 0
[04/05 20:47:41     24s] Total number of pulse generator cells: 0
[04/05 20:47:41     24s] Total number of always on buffers: 0
[04/05 20:47:41     24s] Total number of retention cells: 0
[04/05 20:47:41     24s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[04/05 20:47:41     24s] Total number of usable buffers: 9
[04/05 20:47:41     24s] List of unusable buffers:
[04/05 20:47:41     24s] Total number of unusable buffers: 0
[04/05 20:47:41     24s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[04/05 20:47:41     24s] Total number of usable inverters: 6
[04/05 20:47:41     24s] List of unusable inverters:
[04/05 20:47:41     24s] Total number of unusable inverters: 0
[04/05 20:47:41     24s] List of identified usable delay cells:
[04/05 20:47:41     24s] Total number of identified usable delay cells: 0
[04/05 20:47:41     24s] List of identified unusable delay cells:
[04/05 20:47:41     24s] Total number of identified unusable delay cells: 0
[04/05 20:47:41     24s] Creating Cell Server, finished. 
[04/05 20:47:41     24s] 
[04/05 20:47:41     24s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[04/05 20:47:41     24s] Deleting Cell Server ...
[04/05 20:47:41     24s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=824.1M, current mem=824.1M)
[04/05 20:47:41     24s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 20:47:41     24s] Summary for sequential cells identification: 
[04/05 20:47:41     24s]   Identified SBFF number: 16
[04/05 20:47:41     24s]   Identified MBFF number: 0
[04/05 20:47:41     24s]   Identified SB Latch number: 0
[04/05 20:47:41     24s]   Identified MB Latch number: 0
[04/05 20:47:41     24s]   Not identified SBFF number: 0
[04/05 20:47:41     24s]   Not identified MBFF number: 0
[04/05 20:47:41     24s]   Not identified SB Latch number: 0
[04/05 20:47:41     24s]   Not identified MB Latch number: 0
[04/05 20:47:41     24s]   Number of sequential cells which are not FFs: 13
[04/05 20:47:41     24s]  Visiting view : analysis_slow
[04/05 20:47:41     24s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 20:47:41     24s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 20:47:41     24s]  Visiting view : analysis_fast
[04/05 20:47:41     24s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 20:47:41     24s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 20:47:41     24s]  Setting StdDelay to 32.90
[04/05 20:47:41     24s] Creating Cell Server, finished. 
[04/05 20:47:41     24s] 
[04/05 20:47:41     24s] 
[04/05 20:47:41     24s] *** Summary of all messages that are not suppressed in this session:
[04/05 20:47:41     24s] Severity  ID               Count  Summary                                  
[04/05 20:47:41     24s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[04/05 20:47:41     24s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[04/05 20:47:41     24s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/05 20:47:41     24s] *** Message Summary: 3 warning(s), 0 error(s)
[04/05 20:47:41     24s] 
[04/05 20:47:41     24s] <CMD> setDesignMode -process 45
[04/05 20:47:41     24s] ##  Process: 45            (User Set)               
[04/05 20:47:41     24s] ##     Node: (not set)                           
[04/05 20:47:41     24s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/05 20:47:41     24s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/05 20:47:41     24s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/05 20:47:41     24s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/05 20:47:41     24s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/05 20:47:41     24s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[04/05 20:47:41     24s] <CMD> floorPlan -r 1 0.6 6 6 6 6
[04/05 20:47:41     24s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/05 20:47:41     24s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/05 20:47:41     24s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/05 20:47:41     24s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/05 20:47:41     24s] <CMD> loadIoFile scripts/bk_adder_32bit.ioc -noAdjustDieSize
[04/05 20:47:41     24s] Reading IO assignment file "scripts/bk_adder_32bit.ioc" ...
[04/05 20:47:41     24s] <CMD> saveDesign db/bk_adder_32bit_floorplan.enc
[04/05 20:47:41     24s] #% Begin save design ... (date=04/05 20:47:41, mem=826.8M)
[04/05 20:47:41     24s] % Begin Save ccopt configuration ... (date=04/05 20:47:41, mem=828.8M)
[04/05 20:47:41     24s] % End Save ccopt configuration ... (date=04/05 20:47:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.6M, current mem=829.6M)
[04/05 20:47:41     24s] % Begin Save netlist data ... (date=04/05 20:47:41, mem=829.6M)
[04/05 20:47:41     24s] Writing Binary DB to db/bk_adder_32bit_floorplan.enc.dat.tmp/bk_adder_32bit.v.bin in single-threaded mode...
[04/05 20:47:41     24s] % End Save netlist data ... (date=04/05 20:47:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=831.9M, current mem=829.9M)
[04/05 20:47:41     24s] Saving symbol-table file ...
[04/05 20:47:41     24s] Saving congestion map file db/bk_adder_32bit_floorplan.enc.dat.tmp/bk_adder_32bit.route.congmap.gz ...
[04/05 20:47:42     24s] % Begin Save AAE data ... (date=04/05 20:47:42, mem=830.6M)
[04/05 20:47:42     24s] Saving AAE Data ...
[04/05 20:47:42     24s] % End Save AAE data ... (date=04/05 20:47:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=830.6M, current mem=830.6M)
[04/05 20:47:42     24s] Saving preference file db/bk_adder_32bit_floorplan.enc.dat.tmp/gui.pref.tcl ...
[04/05 20:47:42     24s] Saving mode setting ...
[04/05 20:47:42     24s] Saving global file ...
[04/05 20:47:43     24s] % Begin Save floorplan data ... (date=04/05 20:47:43, mem=834.0M)
[04/05 20:47:43     24s] Saving floorplan file ...
[04/05 20:47:43     24s] % End Save floorplan data ... (date=04/05 20:47:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=834.0M, current mem=834.0M)
[04/05 20:47:43     24s] Saving Drc markers ...
[04/05 20:47:43     24s] ... No Drc file written since there is no markers found.
[04/05 20:47:43     24s] % Begin Save placement data ... (date=04/05 20:47:43, mem=834.1M)
[04/05 20:47:43     24s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/05 20:47:43     24s] Save Adaptive View Pruning View Names to Binary file
[04/05 20:47:43     24s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1057.8M) ***
[04/05 20:47:43     24s] % End Save placement data ... (date=04/05 20:47:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=834.3M, current mem=834.3M)
[04/05 20:47:43     24s] % Begin Save routing data ... (date=04/05 20:47:43, mem=834.3M)
[04/05 20:47:43     24s] Saving route file ...
[04/05 20:47:44     24s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1058.8M) ***
[04/05 20:47:44     24s] % End Save routing data ... (date=04/05 20:47:44, total cpu=0:00:00.1, real=0:00:01.0, peak res=838.5M, current mem=838.5M)
[04/05 20:47:44     24s] Saving property file db/bk_adder_32bit_floorplan.enc.dat.tmp/bk_adder_32bit.prop
[04/05 20:47:44     24s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1061.8M) ***
[04/05 20:47:44     24s] % Begin Save power constraints data ... (date=04/05 20:47:44, mem=839.1M)
[04/05 20:47:44     24s] % End Save power constraints data ... (date=04/05 20:47:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=839.2M, current mem=839.2M)
[04/05 20:47:50     30s] Generated self-contained design bk_adder_32bit_floorplan.enc.dat.tmp
[04/05 20:47:50     30s] #% End save design ... (date=04/05 20:47:50, total cpu=0:00:05.9, real=0:00:09.0, peak res=864.5M, current mem=843.3M)
[04/05 20:47:50     30s] *** Message Summary: 0 warning(s), 0 error(s)
[04/05 20:47:50     30s] 
[04/05 20:47:50     30s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all
[04/05 20:47:50     30s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all
[04/05 20:47:50     30s] <CMD> globalNetConnect VDD -type tiehi
[04/05 20:47:50     30s] <CMD> globalNetConnect VSS -type tielo
[04/05 20:47:50     30s] <CMD> addRing -center 1 -type core_rings -width 1.5 -spacing 0.9 -nets {VDD VSS} -layer {bottom metal10 right metal9 top metal10 left metal10}
[04/05 20:47:50     30s] #% Begin addRing (date=04/05 20:47:50, mem=843.4M)
[04/05 20:47:50     30s] 
[04/05 20:47:50     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1093.1M)
[04/05 20:47:50     30s] Ring generation is complete.
[04/05 20:47:50     30s] vias are now being generated.
[04/05 20:47:50     30s] addRing created 8 wires.
[04/05 20:47:50     30s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[04/05 20:47:50     30s] +--------+----------------+----------------+
[04/05 20:47:50     30s] |  Layer |     Created    |     Deleted    |
[04/05 20:47:50     30s] +--------+----------------+----------------+
[04/05 20:47:50     30s] | metal9 |        2       |       NA       |
[04/05 20:47:50     30s] |  via9  |        4       |        0       |
[04/05 20:47:50     30s] | metal10|        6       |       NA       |
[04/05 20:47:50     30s] +--------+----------------+----------------+
[04/05 20:47:50     30s] #% End addRing (date=04/05 20:47:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=845.4M, current mem=845.4M)
[04/05 20:47:50     30s] <CMD> addStripe -number_of_sets 1 -width 1.25 -spacing 0.9 -xleft_offset 20 -nets {VDD VSS} -layer metal10
[04/05 20:47:50     30s] #% Begin addStripe (date=04/05 20:47:50, mem=845.4M)
[04/05 20:47:50     30s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[04/05 20:47:50     30s] 
[04/05 20:47:50     30s] Initialize fgc environment(mem: 1093.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1093.1M)
[04/05 20:47:50     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1093.1M)
[04/05 20:47:50     30s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1093.1M)
[04/05 20:47:50     30s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1093.1M)
[04/05 20:47:50     30s] Starting stripe generation ...
[04/05 20:47:50     30s] Non-Default Mode Option Settings :
[04/05 20:47:50     30s]   NONE
[04/05 20:47:50     30s] Stripe generation is complete.
[04/05 20:47:50     30s] vias are now being generated.
[04/05 20:47:50     30s] addStripe created 1 wire.
[04/05 20:47:50     30s] ViaGen created 0 via, deleted 0 via to avoid violation.
[04/05 20:47:50     30s] +--------+----------------+----------------+
[04/05 20:47:50     30s] |  Layer |     Created    |     Deleted    |
[04/05 20:47:50     30s] +--------+----------------+----------------+
[04/05 20:47:50     30s] | metal10|        1       |       NA       |
[04/05 20:47:50     30s] +--------+----------------+----------------+
[04/05 20:47:50     30s] #% End addStripe (date=04/05 20:47:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=846.2M, current mem=846.2M)
[04/05 20:47:50     30s] <CMD> sroute -connect corePin -nets {VDD VSS} -layerChangeRange {metal1 metal10} -blockPinTarget nearestTarget -allowJogging 1 -crossoverViaLayerRange {metal1 metal10} -allowLayerChange 1 -targetViaLayerRange {metal1 metal10}
[04/05 20:47:50     30s] #% Begin sroute (date=04/05 20:47:50, mem=846.2M)
[04/05 20:47:50     30s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[04/05 20:47:50     30s] *** Begin SPECIAL ROUTE on Tue Apr  5 20:47:50 2022 ***
[04/05 20:47:50     30s] SPECIAL ROUTE ran on directory: /afs/ee.ust.hk/staff/ee/bxieaf/eesm5020/bk_adder/layout
[04/05 20:47:50     30s] SPECIAL ROUTE ran on machine: EEX055 (Linux 3.10.0-1160.53.1.el7.x86_64 x86_64 2.89Ghz)
[04/05 20:47:50     30s] 
[04/05 20:47:50     30s] Begin option processing ...
[04/05 20:47:50     30s] srouteConnectPowerBump set to false
[04/05 20:47:50     30s] routeSelectNet set to "VDD VSS"
[04/05 20:47:50     30s] routeSpecial set to true
[04/05 20:47:50     30s] srouteBottomLayerLimit set to 1
[04/05 20:47:50     30s] srouteBottomTargetLayerLimit set to 1
[04/05 20:47:50     30s] srouteConnectBlockPin set to false
[04/05 20:47:50     30s] srouteConnectConverterPin set to false
[04/05 20:47:50     30s] srouteConnectPadPin set to false
[04/05 20:47:50     30s] srouteConnectStripe set to false
[04/05 20:47:50     30s] srouteCrossoverViaBottomLayer set to 1
[04/05 20:47:50     30s] srouteCrossoverViaTopLayer set to 10
[04/05 20:47:50     30s] srouteFollowCorePinEnd set to 3
[04/05 20:47:50     30s] srouteFollowPadPin set to false
[04/05 20:47:50     30s] srouteJogControl set to "preferWithChanges differentLayer"
[04/05 20:47:50     30s] sroutePadPinAllPorts set to true
[04/05 20:47:50     30s] sroutePreserveExistingRoutes set to true
[04/05 20:47:50     30s] srouteRoutePowerBarPortOnBothDir set to true
[04/05 20:47:50     30s] srouteStopBlockPin set to "nearestTarget"
[04/05 20:47:50     30s] srouteTopLayerLimit set to 10
[04/05 20:47:50     30s] srouteTopTargetLayerLimit set to 10
[04/05 20:47:50     30s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2173.00 megs.
[04/05 20:47:50     30s] 
[04/05 20:47:50     30s] Reading DB technology information...
[04/05 20:47:50     30s] Finished reading DB technology information.
[04/05 20:47:50     30s] Reading floorplan and netlist information...
[04/05 20:47:50     30s] Finished reading floorplan and netlist information.
[04/05 20:47:50     30s] Read in 20 layers, 10 routing layers, 1 overlap layer
[04/05 20:47:50     30s] Read in 134 macros, 4 used
[04/05 20:47:50     30s] Read in 4 components
[04/05 20:47:50     30s]   4 core components: 4 unplaced, 0 placed, 0 fixed
[04/05 20:47:50     30s] Read in 98 physical pins
[04/05 20:47:50     30s]   98 physical pins: 0 unplaced, 0 placed, 98 fixed
[04/05 20:47:50     30s] Read in 98 nets
[04/05 20:47:50     30s] Read in 2 special nets, 2 routed
[04/05 20:47:50     30s] Read in 106 terminals
[04/05 20:47:50     30s] 2 nets selected.
[04/05 20:47:50     30s] 
[04/05 20:47:50     30s] Begin power routing ...
[04/05 20:47:50     30s] CPU time for FollowPin 0 seconds
[04/05 20:47:50     30s] CPU time for FollowPin 0 seconds
[04/05 20:47:50     30s]   Number of Core ports routed: 30
[04/05 20:47:50     30s]   Number of Followpin connections: 15
[04/05 20:47:50     30s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2179.00 megs.
[04/05 20:47:50     30s] 
[04/05 20:47:50     30s] 
[04/05 20:47:50     30s] 
[04/05 20:47:50     30s]  Begin updating DB with routing results ...
[04/05 20:47:50     30s]  Updating DB with 98 io pins ...
[04/05 20:47:50     30s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/05 20:47:50     30s] Pin and blockage extraction finished
[04/05 20:47:50     30s] 
[04/05 20:47:50     30s] sroute created 45 wires.
[04/05 20:47:50     30s] ViaGen created 327 vias, deleted 0 via to avoid violation.
[04/05 20:47:50     30s] +--------+----------------+----------------+
[04/05 20:47:50     30s] |  Layer |     Created    |     Deleted    |
[04/05 20:47:50     30s] +--------+----------------+----------------+
[04/05 20:47:50     30s] | metal1 |       45       |       NA       |
[04/05 20:47:50     30s] |  via1  |       38       |        0       |
[04/05 20:47:50     30s] |  via2  |       38       |        0       |
[04/05 20:47:50     30s] |  via3  |       38       |        0       |
[04/05 20:47:50     30s] |  via4  |       38       |        0       |
[04/05 20:47:50     30s] |  via5  |       38       |        0       |
[04/05 20:47:50     30s] |  via6  |       38       |        0       |
[04/05 20:47:50     30s] |  via7  |       38       |        0       |
[04/05 20:47:50     30s] |  via8  |       38       |        0       |
[04/05 20:47:50     30s] |  via9  |       23       |        0       |
[04/05 20:47:50     30s] +--------+----------------+----------------+
[04/05 20:47:50     30s] #% End sroute (date=04/05 20:47:50, total cpu=0:00:00.2, real=0:00:00.0, peak res=851.5M, current mem=851.5M)
[04/05 20:47:51     30s] <CMD> saveDesign db/bk_adder_32bit_powerplan.enc
[04/05 20:47:51     30s] #% Begin save design ... (date=04/05 20:47:51, mem=851.5M)
[04/05 20:47:51     30s] % Begin Save ccopt configuration ... (date=04/05 20:47:51, mem=851.5M)
[04/05 20:47:51     30s] % End Save ccopt configuration ... (date=04/05 20:47:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=851.5M, current mem=850.3M)
[04/05 20:47:51     30s] % Begin Save netlist data ... (date=04/05 20:47:51, mem=850.3M)
[04/05 20:47:51     30s] Writing Binary DB to db/bk_adder_32bit_powerplan.enc.dat.tmp/bk_adder_32bit.v.bin in single-threaded mode...
[04/05 20:47:51     30s] % End Save netlist data ... (date=04/05 20:47:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=850.3M, current mem=850.3M)
[04/05 20:47:51     30s] Saving symbol-table file ...
[04/05 20:47:51     30s] Saving congestion map file db/bk_adder_32bit_powerplan.enc.dat.tmp/bk_adder_32bit.route.congmap.gz ...
[04/05 20:47:52     30s] % Begin Save AAE data ... (date=04/05 20:47:52, mem=850.4M)
[04/05 20:47:52     30s] Saving AAE Data ...
[04/05 20:47:52     30s] % End Save AAE data ... (date=04/05 20:47:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=850.4M, current mem=850.4M)
[04/05 20:47:52     31s] Saving preference file db/bk_adder_32bit_powerplan.enc.dat.tmp/gui.pref.tcl ...
[04/05 20:47:52     31s] Saving mode setting ...
[04/05 20:47:52     31s] Saving global file ...
[04/05 20:47:53     31s] % Begin Save floorplan data ... (date=04/05 20:47:53, mem=850.8M)
[04/05 20:47:53     31s] Saving floorplan file ...
[04/05 20:47:53     31s] % End Save floorplan data ... (date=04/05 20:47:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=850.9M, current mem=850.9M)
[04/05 20:47:53     31s] Saving PG file db/bk_adder_32bit_powerplan.enc.dat.tmp/bk_adder_32bit.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Apr  5 20:47:53 2022)
[04/05 20:47:54     31s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1098.0M) ***
[04/05 20:47:54     31s] Saving Drc markers ...
[04/05 20:47:54     31s] ... No Drc file written since there is no markers found.
[04/05 20:47:54     31s] % Begin Save placement data ... (date=04/05 20:47:54, mem=850.9M)
[04/05 20:47:54     31s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/05 20:47:54     31s] Save Adaptive View Pruning View Names to Binary file
[04/05 20:47:54     31s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1101.0M) ***
[04/05 20:47:54     31s] % End Save placement data ... (date=04/05 20:47:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=850.9M, current mem=850.9M)
[04/05 20:47:54     31s] % Begin Save routing data ... (date=04/05 20:47:54, mem=850.9M)
[04/05 20:47:54     31s] Saving route file ...
[04/05 20:47:54     31s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1098.0M) ***
[04/05 20:47:54     31s] % End Save routing data ... (date=04/05 20:47:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=850.9M, current mem=850.9M)
[04/05 20:47:54     31s] Saving property file db/bk_adder_32bit_powerplan.enc.dat.tmp/bk_adder_32bit.prop
[04/05 20:47:54     31s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1101.0M) ***
[04/05 20:47:55     31s] % Begin Save power constraints data ... (date=04/05 20:47:55, mem=850.9M)
[04/05 20:47:55     31s] % End Save power constraints data ... (date=04/05 20:47:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=850.9M, current mem=850.9M)
[04/05 20:48:00     36s] Generated self-contained design bk_adder_32bit_powerplan.enc.dat.tmp
[04/05 20:48:00     36s] #% End save design ... (date=04/05 20:48:00, total cpu=0:00:05.5, real=0:00:09.0, peak res=881.3M, current mem=852.8M)
[04/05 20:48:00     36s] *** Message Summary: 0 warning(s), 0 error(s)
[04/05 20:48:00     36s] 
[04/05 20:48:00     36s] <CMD> setPlaceMode -reset
[04/05 20:48:00     36s] <CMD> setPlaceMode -reorderScan 0
[04/05 20:48:00     36s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[04/05 20:48:00     36s] <CMD> report_message -start_cmd
[04/05 20:48:00     36s] <CMD> getRouteMode -maxRouteLayer -quiet
[04/05 20:48:00     36s] <CMD> getRouteMode -user -maxRouteLayer
[04/05 20:48:00     36s] <CMD> getPlaceMode -user -maxRouteLayer
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[04/05 20:48:00     36s] <CMD> getPlaceMode -timingDriven -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -adaptive -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[04/05 20:48:00     36s] <CMD> getPlaceMode -ignoreScan -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -user -ignoreScan
[04/05 20:48:00     36s] <CMD> getPlaceMode -repairPlace -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -user -repairPlace
[04/05 20:48:00     36s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[04/05 20:48:00     36s] <CMD> getDesignMode -quiet -siPrevention
[04/05 20:48:00     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 20:48:00     36s] <CMD> um::push_snapshot_stack
[04/05 20:48:00     36s] <CMD> getDesignMode -quiet -flowEffort
[04/05 20:48:00     36s] <CMD> getDesignMode -highSpeedCore -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -adaptive
[04/05 20:48:00     36s] <CMD> set spgFlowInInitialPlace 1
[04/05 20:48:00     36s] <CMD> getPlaceMode -sdpAlignment -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -softGuide -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -useSdpGroup -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -sdpAlignment -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/05 20:48:00     36s] <CMD> getPlaceMode -sdpPlace -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -sdpPlace -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[04/05 20:48:00     36s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[04/05 20:48:00     36s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -place_check_library -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -trimView -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[04/05 20:48:00     36s] <CMD> getPlaceMode -congEffort -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[04/05 20:48:00     36s] <CMD> getPlaceMode -ignoreScan -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -user -ignoreScan
[04/05 20:48:00     36s] <CMD> getPlaceMode -repairPlace -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -user -repairPlace
[04/05 20:48:00     36s] <CMD> getPlaceMode -congEffort -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -fp -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -timingDriven -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -user -timingDriven
[04/05 20:48:00     36s] <CMD> getPlaceMode -fastFp -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -clusterMode -quiet
[04/05 20:48:00     36s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[04/05 20:48:00     36s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[04/05 20:48:00     36s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -forceTiming -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -fp -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -fastfp -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -timingDriven -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -fp -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -fastfp -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -powerDriven -quiet
[04/05 20:48:00     36s] <CMD> getExtractRCMode -quiet -engine
[04/05 20:48:00     36s] <CMD> getAnalysisMode -quiet -clkSrcPath
[04/05 20:48:00     36s] <CMD> getAnalysisMode -quiet -clockPropagation
[04/05 20:48:00     36s] <CMD> getAnalysisMode -quiet -cppr
[04/05 20:48:00     36s] <CMD> setExtractRCMode -engine preRoute
[04/05 20:48:00     36s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[04/05 20:48:00     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 20:48:00     36s] <CMD_INTERNAL> isAnalysisModeSetup
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[04/05 20:48:00     36s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -clusterMode
[04/05 20:48:00     36s] <CMD> getPlaceMode -wl_budget_mode -quiet
[04/05 20:48:00     36s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[04/05 20:48:00     36s] <CMD> getPlaceMode -wl_budget_mode -quiet
[04/05 20:48:00     36s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[04/05 20:48:00     36s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -user -resetCombineRFLevel
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[04/05 20:48:00     36s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[04/05 20:48:00     36s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[04/05 20:48:00     36s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -macroPlaceMode -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -expNewFastMode
[04/05 20:48:00     36s] <CMD> setPlaceMode -expHiddenFastMode 1
[04/05 20:48:00     36s] <CMD> setPlaceMode -reset -ignoreScan
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[04/05 20:48:00     36s] <CMD_INTERNAL> colorizeGeometry
[04/05 20:48:00     36s] 
[04/05 20:48:00     36s] pdi colorize_geometry "" ""
[04/05 20:48:00     36s] 
[04/05 20:48:00     36s] ### Time Record (colorize_geometry) is installed.
[04/05 20:48:00     36s] #Start colorize_geometry on Tue Apr  5 20:48:00 2022
[04/05 20:48:00     36s] #
[04/05 20:48:00     36s] ### Time Record (Pre Callback) is installed.
[04/05 20:48:00     36s] ### Time Record (Pre Callback) is uninstalled.
[04/05 20:48:00     36s] ### Time Record (DB Import) is installed.
[04/05 20:48:00     36s] #create default rule from bind_ndr_rule rule=0x7f778666fb30 0x7f778cc90018
[04/05 20:48:00     36s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2088366584 placement=1144108932 pin_access=1
[04/05 20:48:00     36s] ### Time Record (DB Import) is uninstalled.
[04/05 20:48:00     36s] ### Time Record (DB Export) is installed.
[04/05 20:48:00     36s] Extracting standard cell pins and blockage ...... 
[04/05 20:48:00     36s] Pin and blockage extraction finished
[04/05 20:48:00     36s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2088366584 placement=1144108932 pin_access=1
[04/05 20:48:00     36s] ### Time Record (DB Export) is uninstalled.
[04/05 20:48:00     36s] ### Time Record (Post Callback) is installed.
[04/05 20:48:00     36s] ### Time Record (Post Callback) is uninstalled.
[04/05 20:48:00     36s] #
[04/05 20:48:00     36s] #colorize_geometry statistics:
[04/05 20:48:00     36s] #Cpu time = 00:00:00
[04/05 20:48:00     36s] #Elapsed time = 00:00:00
[04/05 20:48:00     36s] #Increased memory = 9.45 (MB)
[04/05 20:48:00     36s] #Total memory = 863.72 (MB)
[04/05 20:48:00     36s] #Peak memory = 881.35 (MB)
[04/05 20:48:00     36s] #Number of warnings = 0
[04/05 20:48:00     36s] #Total number of warnings = 0
[04/05 20:48:00     36s] #Number of fails = 0
[04/05 20:48:00     36s] #Total number of fails = 0
[04/05 20:48:00     36s] #Complete colorize_geometry on Tue Apr  5 20:48:00 2022
[04/05 20:48:00     36s] #
[04/05 20:48:00     36s] ### Time Record (colorize_geometry) is uninstalled.
[04/05 20:48:00     36s] ### 
[04/05 20:48:00     36s] ###   Scalability Statistics
[04/05 20:48:00     36s] ### 
[04/05 20:48:00     36s] ### ------------------------+----------------+----------------+----------------+
[04/05 20:48:00     36s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/05 20:48:00     36s] ### ------------------------+----------------+----------------+----------------+
[04/05 20:48:00     36s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/05 20:48:00     36s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/05 20:48:00     36s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/05 20:48:00     36s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/05 20:48:00     36s] ###   Entire Command        |        00:00:00|        00:00:00|             1.3|
[04/05 20:48:00     36s] ### ------------------------+----------------+----------------+----------------+
[04/05 20:48:00     36s] ### 
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[04/05 20:48:00     36s] *** Starting placeDesign default flow ***
[04/05 20:48:00     36s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[04/05 20:48:00     36s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[04/05 20:48:00     36s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[04/05 20:48:00     36s] <CMD> deleteBufferTree -decloneInv
[04/05 20:48:00     36s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:00     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.7 mem=1123.1M
[04/05 20:48:00     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.7 mem=1123.1M
[04/05 20:48:00     36s] *** Start deleteBufferTree ***
[04/05 20:48:01     36s] Info: Detect buffers to remove automatically.
[04/05 20:48:01     36s] Analyzing netlist ...
[04/05 20:48:01     36s] Updating netlist
[04/05 20:48:01     36s] 
[04/05 20:48:01     36s] *summary: 0 instances (buffers/inverters) removed
[04/05 20:48:01     36s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/05 20:48:01     36s] Deleting Cell Server ...
[04/05 20:48:01     36s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[04/05 20:48:01     36s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[04/05 20:48:01     36s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/05 20:48:01     36s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[04/05 20:48:01     36s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/05 20:48:01     36s] **INFO: Enable pre-place timing setting for timing analysis
[04/05 20:48:01     36s] Set Using Default Delay Limit as 101.
[04/05 20:48:01     36s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/05 20:48:01     36s] <CMD> set delaycal_use_default_delay_limit 101
[04/05 20:48:01     36s] Set Default Net Delay as 0 ps.
[04/05 20:48:01     36s] <CMD> set delaycal_default_net_delay 0
[04/05 20:48:01     36s] Set Default Net Load as 0 pF. 
[04/05 20:48:01     36s] <CMD> set delaycal_default_net_load 0
[04/05 20:48:01     36s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[04/05 20:48:01     36s] <CMD> getAnalysisMode -clkSrcPath -quiet
[04/05 20:48:01     36s] <CMD> getAnalysisMode -clockPropagation -quiet
[04/05 20:48:01     36s] <CMD> getAnalysisMode -checkType -quiet
[04/05 20:48:01     36s] <CMD> buildTimingGraph
[04/05 20:48:01     36s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[04/05 20:48:01     36s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[04/05 20:48:01     36s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[04/05 20:48:01     36s] **INFO: Analyzing IO path groups for slack adjustment
[04/05 20:48:01     36s] <CMD> get_global timing_enable_path_group_priority
[04/05 20:48:01     36s] <CMD> get_global timing_constraint_enable_group_path_resetting
[04/05 20:48:01     36s] <CMD> set_global timing_enable_path_group_priority false
[04/05 20:48:01     36s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[04/05 20:48:01     36s] **INFO: Disable pre-place timing setting for timing analysis
[04/05 20:48:01     36s] <CMD> setDelayCalMode -ignoreNetLoad false
[04/05 20:48:01     36s] Set Using Default Delay Limit as 1000.
[04/05 20:48:01     36s] <CMD> set delaycal_use_default_delay_limit 1000
[04/05 20:48:01     36s] Set Default Net Delay as 1000 ps.
[04/05 20:48:01     36s] <CMD> set delaycal_default_net_delay 1000ps
[04/05 20:48:01     36s] Set Default Net Load as 0.5 pF. 
[04/05 20:48:01     36s] <CMD> set delaycal_default_net_load 0.5pf
[04/05 20:48:01     36s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[04/05 20:48:01     36s] <CMD> all_setup_analysis_views
[04/05 20:48:01     36s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[04/05 20:48:01     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 20:48:01     36s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/05 20:48:01     36s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/05 20:48:01     36s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[04/05 20:48:01     36s] <CMD> getPlaceMode -quiet -expSkipGP
[04/05 20:48:01     36s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1134.7M
[04/05 20:48:01     36s] Deleted 0 physical inst  (cell - / prefix -).
[04/05 20:48:01     36s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1134.7M
[04/05 20:48:01     36s] INFO: #ExclusiveGroups=0
[04/05 20:48:01     36s] INFO: There are no Exclusive Groups.
[04/05 20:48:01     36s] *** Starting "NanoPlace(TM) placement v#2 (mem=1134.7M)" ...
[04/05 20:48:01     36s] <CMD> setDelayCalMode -engine feDc
[04/05 20:48:01     36s] Wait...
[04/05 20:48:02     37s] *** Build Buffered Sizing Timing Model
[04/05 20:48:02     37s] (cpu=0:00:01.0 mem=1134.7M) ***
[04/05 20:48:02     37s] *** Build Virtual Sizing Timing Model
[04/05 20:48:02     38s] (cpu=0:00:01.1 mem=1134.7M) ***
[04/05 20:48:02     38s] No user-set net weight.
[04/05 20:48:02     38s] Net fanout histogram:
[04/05 20:48:02     38s] 2		: 142 (47.7%) nets
[04/05 20:48:02     38s] 3		: 118 (39.6%) nets
[04/05 20:48:02     38s] 4     -	14	: 38 (12.8%) nets
[04/05 20:48:02     38s] 15    -	39	: 0 (0.0%) nets
[04/05 20:48:02     38s] 40    -	79	: 0 (0.0%) nets
[04/05 20:48:02     38s] 80    -	159	: 0 (0.0%) nets
[04/05 20:48:02     38s] 160   -	319	: 0 (0.0%) nets
[04/05 20:48:02     38s] 320   -	639	: 0 (0.0%) nets
[04/05 20:48:02     38s] 640   -	1279	: 0 (0.0%) nets
[04/05 20:48:02     38s] 1280  -	2559	: 0 (0.0%) nets
[04/05 20:48:02     38s] 2560  -	5119	: 0 (0.0%) nets
[04/05 20:48:02     38s] 5120+		: 0 (0.0%) nets
[04/05 20:48:02     38s] no activity file in design. spp won't run.
[04/05 20:48:02     38s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/05 20:48:02     38s] Scan chains were not defined.
[04/05 20:48:02     38s] #spOpts: N=45 
[04/05 20:48:02     38s] # Building bk_adder_32bit llgBox search-tree.
[04/05 20:48:02     38s] #std cell=233 (0 fixed + 233 movable) #buf cell=0 #inv cell=56 #block=0 (0 floating + 0 preplaced)
[04/05 20:48:02     38s] #ioInst=0 #net=298 #term=797 #term/net=2.67, #fixedIo=98, #floatIo=0, #fixedPin=98, #floatPin=0
[04/05 20:48:02     38s] stdCell: 233 single + 0 double + 0 multi
[04/05 20:48:02     38s] Total standard cell length = 0.1801 (mm), area = 0.0003 (mm^2)
[04/05 20:48:02     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1134.7M
[04/05 20:48:02     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1134.7M
[04/05 20:48:02     38s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 20:48:02     38s] Use non-trimmed site array because memory saving is not enough.
[04/05 20:48:02     38s] SiteArray: non-trimmed site array dimensions = 14 x 113
[04/05 20:48:02     38s] SiteArray: use 16,384 bytes
[04/05 20:48:02     38s] SiteArray: current memory after site array memory allocation 1150.7M
[04/05 20:48:02     38s] SiteArray: FP blocked sites are writable
[04/05 20:48:02     38s] Estimated cell power/ground rail width = 0.197 um
[04/05 20:48:02     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 20:48:02     38s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF: Starting pre-place ADS at level 1, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1150.7M
[04/05 20:48:02     38s] ADSU 0.599 -> 0.606. GS 11.200
[04/05 20:48:02     38s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.002, MEM:1150.7M
[04/05 20:48:02     38s] Average module density = 0.606.
[04/05 20:48:02     38s] Density for the design = 0.606.
[04/05 20:48:02     38s]        = stdcell_area 948 sites (252 um^2) / alloc_area 1564 sites (416 um^2).
[04/05 20:48:02     38s] Pin Density = 0.5038.
[04/05 20:48:02     38s]             = total # of pins 797 / total area 1582.
[04/05 20:48:02     38s] OPERPROF: Starting spMPad at level 1, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF:   Starting spContextMPad at level 2, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1150.7M
[04/05 20:48:02     38s] Initial padding reaches pin density 0.667 for top
[04/05 20:48:02     38s] InitPadU 0.606 -> 0.777 for top
[04/05 20:48:02     38s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1150.7M
[04/05 20:48:02     38s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1150.7M
[04/05 20:48:02     38s] === lastAutoLevel = 5 
[04/05 20:48:02     38s] OPERPROF: Starting spInitNetWt at level 1, MEM:1150.7M
[04/05 20:48:02     38s] 0 delay mode for cte enabled initNetWt.
[04/05 20:48:02     38s] no activity file in design. spp won't run.
[04/05 20:48:02     38s] [spp] 0
[04/05 20:48:02     38s] [adp] 0:1:1:3
[04/05 20:48:02     38s] 0 delay mode for cte disabled initNetWt.
[04/05 20:48:02     38s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.180, REAL:0.174, MEM:1152.7M
[04/05 20:48:02     38s] Clock gating cells determined by native netlist tracing.
[04/05 20:48:02     38s] no activity file in design. spp won't run.
[04/05 20:48:02     38s] no activity file in design. spp won't run.
[04/05 20:48:02     38s] <CMD> createBasicPathGroups -quiet
[04/05 20:48:02     38s] OPERPROF: Starting npMain at level 1, MEM:1152.7M
[04/05 20:48:03     38s] OPERPROF:   Starting npPlace at level 2, MEM:1152.7M
[04/05 20:48:03     38s] Iteration  1: Total net bbox = 1.910e+03 (1.27e+03 6.39e+02)
[04/05 20:48:03     38s]               Est.  stn bbox = 1.933e+03 (1.29e+03 6.47e+02)
[04/05 20:48:03     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1122.7M
[04/05 20:48:03     38s] Iteration  2: Total net bbox = 1.910e+03 (1.27e+03 6.39e+02)
[04/05 20:48:03     38s]               Est.  stn bbox = 1.933e+03 (1.29e+03 6.47e+02)
[04/05 20:48:03     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1122.7M
[04/05 20:48:03     38s] exp_mt_sequential is set from setPlaceMode option to 1
[04/05 20:48:03     38s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/05 20:48:03     38s] place_exp_mt_interval set to default 32
[04/05 20:48:03     38s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/05 20:48:03     38s] Iteration  3: Total net bbox = 1.956e+03 (1.20e+03 7.59e+02)
[04/05 20:48:03     38s]               Est.  stn bbox = 1.976e+03 (1.21e+03 7.65e+02)
[04/05 20:48:03     38s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1124.1M
[04/05 20:48:03     38s] Total number of setup views is 1.
[04/05 20:48:03     38s] Total number of active setup views is 1.
[04/05 20:48:03     38s] Active setup views:
[04/05 20:48:03     38s]     analysis_slow
[04/05 20:48:03     38s] Iteration  4: Total net bbox = 2.031e+03 (1.21e+03 8.23e+02)
[04/05 20:48:03     38s]               Est.  stn bbox = 2.051e+03 (1.22e+03 8.30e+02)
[04/05 20:48:03     38s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1124.1M
[04/05 20:48:04     38s] Iteration  5: Total net bbox = 2.042e+03 (1.20e+03 8.41e+02)
[04/05 20:48:04     38s]               Est.  stn bbox = 2.062e+03 (1.21e+03 8.48e+02)
[04/05 20:48:04     38s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1124.1M
[04/05 20:48:04     38s] OPERPROF:   Finished npPlace at level 2, CPU:0.510, REAL:0.549, MEM:1124.1M
[04/05 20:48:04     38s] OPERPROF: Finished npMain at level 1, CPU:0.510, REAL:1.560, MEM:1124.1M
[04/05 20:48:04     38s] [adp] clock
[04/05 20:48:04     38s] [adp] weight, nr nets, wire length
[04/05 20:48:04     38s] [adp]      0        0  0.000000
[04/05 20:48:04     38s] [adp] data
[04/05 20:48:04     38s] [adp] weight, nr nets, wire length
[04/05 20:48:04     38s] [adp]      0      298  2016.897000
[04/05 20:48:04     38s] [adp] 0.000000|0.000000|0.000000
[04/05 20:48:04     38s] Iteration  6: Total net bbox = 2.017e+03 (1.16e+03 8.56e+02)
[04/05 20:48:04     38s]               Est.  stn bbox = 2.036e+03 (1.17e+03 8.63e+02)
[04/05 20:48:04     38s]               cpu = 0:00:00.5 real = 0:00:02.0 mem = 1124.1M
[04/05 20:48:04     38s] *** cost = 2.017e+03 (1.16e+03 8.56e+02) (cpu for global=0:00:00.5) real=0:00:02.0***
[04/05 20:48:04     38s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[04/05 20:48:04     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1124.1M
[04/05 20:48:04     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1124.1M
[04/05 20:48:04     38s] Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
[04/05 20:48:04     38s] Core Placement runtime cpu: 0:00:00.5 real: 0:00:02.0
[04/05 20:48:04     38s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1124.1M
[04/05 20:48:04     38s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1124.1M
[04/05 20:48:04     38s] #spOpts: N=45 mergeVia=F 
[04/05 20:48:04     38s] All LLGs are deleted
[04/05 20:48:04     38s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1124.1M
[04/05 20:48:04     38s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1124.1M
[04/05 20:48:04     38s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1124.1M
[04/05 20:48:04     38s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1124.1M
[04/05 20:48:04     38s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 20:48:04     38s] Fast DP-INIT is on for default
[04/05 20:48:04     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 20:48:04     38s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.024, MEM:1140.1M
[04/05 20:48:04     38s] OPERPROF:       Starting CMU at level 4, MEM:1140.1M
[04/05 20:48:04     38s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 20:48:04     38s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1140.1M
[04/05 20:48:04     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1140.1MB).
[04/05 20:48:04     38s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.034, MEM:1140.1M
[04/05 20:48:04     38s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.034, MEM:1140.1M
[04/05 20:48:04     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18185.1
[04/05 20:48:04     38s] OPERPROF: Starting RefinePlace at level 1, MEM:1140.1M
[04/05 20:48:04     38s] *** Starting refinePlace (0:00:38.8 mem=1140.1M) ***
[04/05 20:48:04     38s] Total net bbox length = 2.017e+03 (1.161e+03 8.561e+02) (ext = 1.292e+03)
[04/05 20:48:04     38s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 20:48:04     38s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1140.1M
[04/05 20:48:04     38s] Starting refinePlace ...
[04/05 20:48:04     38s] ** Cut row section cpu time 0:00:00.0.
[04/05 20:48:04     38s]    Spread Effort: high, standalone mode, useDDP on.
[04/05 20:48:04     38s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1140.1MB) @(0:00:38.8 - 0:00:38.8).
[04/05 20:48:04     38s] Move report: preRPlace moves 232 insts, mean move: 0.75 um, max move: 1.82 um
[04/05 20:48:04     38s] 	Max move on inst (PG_generate_21__PG/U1): (7.75, 19.34) --> (6.65, 18.62)
[04/05 20:48:04     38s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
[04/05 20:48:04     38s] wireLenOptFixPriorityInst 0 inst fixed
[04/05 20:48:04     38s] Placement tweakage begins.
[04/05 20:48:04     38s] wire length = 2.160e+03
[04/05 20:48:04     38s] wire length = 2.099e+03
[04/05 20:48:04     38s] Placement tweakage ends.
[04/05 20:48:04     38s] Move report: tweak moves 76 insts, mean move: 1.02 um, max move: 2.54 um
[04/05 20:48:04     38s] 	Max move on inst (level1_dot_operator_forward_tree_23__DO1/U2): (11.21, 18.62) --> (12.35, 17.22)
[04/05 20:48:04     38s] 
[04/05 20:48:04     38s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/05 20:48:04     38s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 20:48:04     38s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1140.1MB) @(0:00:38.9 - 0:00:38.9).
[04/05 20:48:04     38s] Move report: Detail placement moves 232 insts, mean move: 0.83 um, max move: 2.45 um
[04/05 20:48:04     38s] 	Max move on inst (PG_generate_21__PG/U2): (7.92, 19.41) --> (6.08, 20.02)
[04/05 20:48:04     38s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1140.1MB
[04/05 20:48:04     38s] Statistics of distance of Instance movement in refine placement:
[04/05 20:48:04     38s]   maximum (X+Y) =         2.45 um
[04/05 20:48:04     38s]   inst (PG_generate_21__PG/U2) with max move: (7.915, 19.405) -> (6.08, 20.02)
[04/05 20:48:04     38s]   mean    (X+Y) =         0.83 um
[04/05 20:48:04     38s] Summary Report:
[04/05 20:48:04     38s] Instances move: 232 (out of 233 movable)
[04/05 20:48:04     38s] Instances flipped: 0
[04/05 20:48:04     38s] Mean displacement: 0.83 um
[04/05 20:48:04     38s] Max displacement: 2.45 um (Instance: PG_generate_21__PG/U2) (7.915, 19.405) -> (6.08, 20.02)
[04/05 20:48:04     38s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[04/05 20:48:04     38s] Total instances moved : 232
[04/05 20:48:04     38s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.119, MEM:1140.1M
[04/05 20:48:04     38s] Total net bbox length = 2.067e+03 (1.170e+03 8.968e+02) (ext = 1.251e+03)
[04/05 20:48:04     38s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1140.1MB
[04/05 20:48:04     38s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1140.1MB) @(0:00:38.8 - 0:00:38.9).
[04/05 20:48:04     38s] *** Finished refinePlace (0:00:38.9 mem=1140.1M) ***
[04/05 20:48:04     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18185.1
[04/05 20:48:04     38s] OPERPROF: Finished RefinePlace at level 1, CPU:0.130, REAL:0.130, MEM:1140.1M
[04/05 20:48:04     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1140.1M
[04/05 20:48:04     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 20:48:04     38s] All LLGs are deleted
[04/05 20:48:04     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1140.1M
[04/05 20:48:04     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1140.1M
[04/05 20:48:04     38s] *** End of Placement (cpu=0:00:02.1, real=0:00:03.0, mem=1140.1M) ***
[04/05 20:48:04     38s] #spOpts: N=45 mergeVia=F 
[04/05 20:48:04     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1140.1M
[04/05 20:48:04     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1140.1M
[04/05 20:48:04     38s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 20:48:04     38s] Fast DP-INIT is on for default
[04/05 20:48:04     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 20:48:04     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1140.1M
[04/05 20:48:04     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1140.1M
[04/05 20:48:04     38s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1140.1M
[04/05 20:48:04     38s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 20:48:04     38s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[04/05 20:48:04     38s] Density distribution unevenness ratio = 2.696%
[04/05 20:48:04     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1140.1M
[04/05 20:48:04     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 20:48:04     38s] All LLGs are deleted
[04/05 20:48:04     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1140.1M
[04/05 20:48:04     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1140.1M
[04/05 20:48:04     38s] *** Free Virtual Timing Model ...(mem=1140.1M)
[04/05 20:48:04     38s] <CMD> setDelayCalMode -engine aae
[04/05 20:48:04     38s] <CMD> all_setup_analysis_views
[04/05 20:48:04     38s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 20:48:04     38s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[04/05 20:48:04     38s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[04/05 20:48:04     38s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[04/05 20:48:04     38s] <CMD> get_ccopt_clock_trees *
[04/05 20:48:04     38s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[04/05 20:48:04     38s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[04/05 20:48:04     38s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[04/05 20:48:04     38s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[04/05 20:48:04     38s] <CMD> getPlaceMode -quiet -timingEffort
[04/05 20:48:04     38s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/05 20:48:04     38s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[04/05 20:48:04     38s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/05 20:48:04     38s] **INFO: Enable pre-place timing setting for timing analysis
[04/05 20:48:04     38s] Set Using Default Delay Limit as 101.
[04/05 20:48:04     38s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/05 20:48:04     39s] <CMD> set delaycal_use_default_delay_limit 101
[04/05 20:48:04     39s] Set Default Net Delay as 0 ps.
[04/05 20:48:04     39s] <CMD> set delaycal_default_net_delay 0
[04/05 20:48:04     39s] Set Default Net Load as 0 pF. 
[04/05 20:48:04     39s] <CMD> set delaycal_default_net_load 0
[04/05 20:48:04     39s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[04/05 20:48:04     39s] <CMD> getAnalysisMode -clkSrcPath -quiet
[04/05 20:48:04     39s] <CMD> getAnalysisMode -clockPropagation -quiet
[04/05 20:48:04     39s] <CMD> getAnalysisMode -checkType -quiet
[04/05 20:48:04     39s] <CMD> buildTimingGraph
[04/05 20:48:04     39s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[04/05 20:48:04     39s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[04/05 20:48:04     39s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[04/05 20:48:04     39s] **INFO: Analyzing IO path groups for slack adjustment
[04/05 20:48:04     39s] <CMD> get_global timing_enable_path_group_priority
[04/05 20:48:04     39s] <CMD> get_global timing_constraint_enable_group_path_resetting
[04/05 20:48:04     39s] <CMD> set_global timing_enable_path_group_priority false
[04/05 20:48:04     39s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[04/05 20:48:04     39s] **INFO: Disable pre-place timing setting for timing analysis
[04/05 20:48:04     39s] <CMD> setDelayCalMode -ignoreNetLoad false
[04/05 20:48:04     39s] Set Using Default Delay Limit as 1000.
[04/05 20:48:04     39s] <CMD> set delaycal_use_default_delay_limit 1000
[04/05 20:48:04     39s] Set Default Net Delay as 1000 ps.
[04/05 20:48:04     39s] <CMD> set delaycal_default_net_delay 1000ps
[04/05 20:48:04     39s] Set Default Net Load as 0.5 pF. 
[04/05 20:48:04     39s] <CMD> set delaycal_default_net_load 0.5pf
[04/05 20:48:04     39s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[04/05 20:48:04     39s] <CMD> all_setup_analysis_views
[04/05 20:48:04     39s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[04/05 20:48:04     39s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/05 20:48:04     39s] <CMD> setPlaceMode -reset -improveWithPsp
[04/05 20:48:04     39s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[04/05 20:48:04     39s] <CMD> getPlaceMode -congRepair -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -fp -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[04/05 20:48:04     39s] <CMD> getPlaceMode -user -congRepairMaxIter
[04/05 20:48:04     39s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[04/05 20:48:04     39s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[04/05 20:48:04     39s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[04/05 20:48:04     39s] <CMD> setPlaceMode -congRepairMaxIter 1
[04/05 20:48:04     39s] <CMD> getPlaceMode -quickCTS -quiet
[04/05 20:48:04     39s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[04/05 20:48:04     39s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[04/05 20:48:04     39s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[04/05 20:48:04     39s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[04/05 20:48:04     39s] <CMD> congRepair
[04/05 20:48:04     39s] Info: Disable timing driven in postCTS congRepair.
[04/05 20:48:04     39s] 
[04/05 20:48:04     39s] Starting congRepair ...
[04/05 20:48:04     39s] User Input Parameters:
[04/05 20:48:04     39s] - Congestion Driven    : On
[04/05 20:48:04     39s] - Timing Driven        : Off
[04/05 20:48:04     39s] - Area-Violation Based : On
[04/05 20:48:04     39s] - Start Rollback Level : -5
[04/05 20:48:04     39s] - Legalized            : On
[04/05 20:48:04     39s] - Window Based         : Off
[04/05 20:48:04     39s] - eDen incr mode       : Off
[04/05 20:48:04     39s] - Small incr mode      : Off
[04/05 20:48:04     39s] 
[04/05 20:48:04     39s] Collecting buffer chain nets ...
[04/05 20:48:04     39s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1140.1M
[04/05 20:48:04     39s] Starting Early Global Route congestion estimation: mem = 1140.1M
[04/05 20:48:04     39s] (I)       Started Loading and Dumping File ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Reading DB...
[04/05 20:48:04     39s] (I)       Read data from FE... (mem=1140.1M)
[04/05 20:48:04     39s] (I)       Read nodes and places... (mem=1140.1M)
[04/05 20:48:04     39s] (I)       Done Read nodes and places (cpu=0.000s, mem=1140.1M)
[04/05 20:48:04     39s] (I)       Read nets... (mem=1140.1M)
[04/05 20:48:04     39s] (I)       Done Read nets (cpu=0.000s, mem=1140.1M)
[04/05 20:48:04     39s] (I)       Done Read data from FE (cpu=0.000s, mem=1140.1M)
[04/05 20:48:04     39s] (I)       before initializing RouteDB syMemory usage = 1140.1 MB
[04/05 20:48:04     39s] (I)       == Non-default Options ==
[04/05 20:48:04     39s] (I)       Maximum routing layer                              : 10
[04/05 20:48:04     39s] (I)       Use non-blocking free Dbs wires                    : false
[04/05 20:48:04     39s] (I)       Counted 385 PG shapes. We will not process PG shapes layer by layer.
[04/05 20:48:04     39s] (I)       Use row-based GCell size
[04/05 20:48:04     39s] (I)       GCell unit size  : 2800
[04/05 20:48:04     39s] (I)       GCell multiplier : 1
[04/05 20:48:04     39s] (I)       build grid graph
[04/05 20:48:04     39s] (I)       build grid graph start
[04/05 20:48:04     39s] [NR-eGR] Track table information for default rule: 
[04/05 20:48:04     39s] [NR-eGR] metal1 has no routable track
[04/05 20:48:04     39s] [NR-eGR] metal2 has single uniform track structure
[04/05 20:48:04     39s] [NR-eGR] metal3 has single uniform track structure
[04/05 20:48:04     39s] [NR-eGR] metal4 has single uniform track structure
[04/05 20:48:04     39s] [NR-eGR] metal5 has single uniform track structure
[04/05 20:48:04     39s] [NR-eGR] metal6 has single uniform track structure
[04/05 20:48:04     39s] [NR-eGR] metal7 has single uniform track structure
[04/05 20:48:04     39s] [NR-eGR] metal8 has single uniform track structure
[04/05 20:48:04     39s] [NR-eGR] metal9 has single uniform track structure
[04/05 20:48:04     39s] [NR-eGR] metal10 has single uniform track structure
[04/05 20:48:04     39s] (I)       build grid graph end
[04/05 20:48:04     39s] (I)       ===========================================================================
[04/05 20:48:04     39s] (I)       == Report All Rule Vias ==
[04/05 20:48:04     39s] (I)       ===========================================================================
[04/05 20:48:04     39s] (I)        Via Rule : (Default)
[04/05 20:48:04     39s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/05 20:48:04     39s] (I)       ---------------------------------------------------------------------------
[04/05 20:48:04     39s] (I)        1    9 : via1_8                      8 : via1_7                   
[04/05 20:48:04     39s] (I)        2   10 : via2_8                     12 : via2_5                   
[04/05 20:48:04     39s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/05 20:48:04     39s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/05 20:48:04     39s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/05 20:48:04     39s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/05 20:48:04     39s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/05 20:48:04     39s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/05 20:48:04     39s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/05 20:48:04     39s] (I)       ===========================================================================
[04/05 20:48:04     39s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Num PG vias on layer 2 : 0
[04/05 20:48:04     39s] (I)       Num PG vias on layer 3 : 0
[04/05 20:48:04     39s] (I)       Num PG vias on layer 4 : 0
[04/05 20:48:04     39s] (I)       Num PG vias on layer 5 : 0
[04/05 20:48:04     39s] (I)       Num PG vias on layer 6 : 0
[04/05 20:48:04     39s] (I)       Num PG vias on layer 7 : 0
[04/05 20:48:04     39s] (I)       Num PG vias on layer 8 : 0
[04/05 20:48:04     39s] (I)       Num PG vias on layer 9 : 0
[04/05 20:48:04     39s] (I)       Num PG vias on layer 10 : 0
[04/05 20:48:04     39s] [NR-eGR] Read 633 PG shapes
[04/05 20:48:04     39s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] [NR-eGR] #Routing Blockages  : 0
[04/05 20:48:04     39s] [NR-eGR] #Instance Blockages : 0
[04/05 20:48:04     39s] [NR-eGR] #PG Blockages       : 633
[04/05 20:48:04     39s] [NR-eGR] #Halo Blockages     : 0
[04/05 20:48:04     39s] [NR-eGR] #Boundary Blockages : 0
[04/05 20:48:04     39s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/05 20:48:04     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/05 20:48:04     39s] (I)       readDataFromPlaceDB
[04/05 20:48:04     39s] (I)       Read net information..
[04/05 20:48:04     39s] [NR-eGR] Read numTotalNets=298  numIgnoredNets=0
[04/05 20:48:04     39s] (I)       Read testcase time = 0.000 seconds
[04/05 20:48:04     39s] 
[04/05 20:48:04     39s] (I)       early_global_route_priority property id does not exist.
[04/05 20:48:04     39s] (I)       Start initializing grid graph
[04/05 20:48:04     39s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/05 20:48:04     39s] (I)       End initializing grid graph
[04/05 20:48:04     39s] (I)       Model blockages into capacity
[04/05 20:48:04     39s] (I)       Read Num Blocks=633  Num Prerouted Wires=0  Num CS=0
[04/05 20:48:04     39s] (I)       Started Modeling ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Layer 1 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:04     39s] (I)       Layer 2 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:04     39s] (I)       Layer 3 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:04     39s] (I)       Layer 4 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:04     39s] (I)       Layer 5 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:04     39s] (I)       Layer 6 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:04     39s] (I)       Layer 7 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:04     39s] (I)       Layer 8 (H) : #blockages 67 : #preroutes 0
[04/05 20:48:04     39s] (I)       Layer 9 (V) : #blockages 34 : #preroutes 0
[04/05 20:48:04     39s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       -- layer congestion ratio --
[04/05 20:48:04     39s] (I)       Layer 1 : 0.100000
[04/05 20:48:04     39s] (I)       Layer 2 : 0.700000
[04/05 20:48:04     39s] (I)       Layer 3 : 0.700000
[04/05 20:48:04     39s] (I)       Layer 4 : 0.700000
[04/05 20:48:04     39s] (I)       Layer 5 : 0.700000
[04/05 20:48:04     39s] (I)       Layer 6 : 0.700000
[04/05 20:48:04     39s] (I)       Layer 7 : 0.700000
[04/05 20:48:04     39s] (I)       Layer 8 : 0.700000
[04/05 20:48:04     39s] (I)       Layer 9 : 0.700000
[04/05 20:48:04     39s] (I)       Layer 10 : 0.700000
[04/05 20:48:04     39s] (I)       ----------------------------
[04/05 20:48:04     39s] (I)       Number of ignored nets = 0
[04/05 20:48:04     39s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/05 20:48:04     39s] (I)       Number of clock nets = 0.  Ignored: No
[04/05 20:48:04     39s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/05 20:48:04     39s] (I)       Number of special nets = 0.  Ignored: Yes
[04/05 20:48:04     39s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/05 20:48:04     39s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/05 20:48:04     39s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/05 20:48:04     39s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/05 20:48:04     39s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/05 20:48:04     39s] (I)       Before initializing Early Global Route syMemory usage = 1140.1 MB
[04/05 20:48:04     39s] (I)       Ndr track 0 does not exist
[04/05 20:48:04     39s] (I)       ---------------------Grid Graph Info--------------------
[04/05 20:48:04     39s] (I)       Routing area        : (0, 0) - (67260, 63280)
[04/05 20:48:04     39s] (I)       Core area           : (12160, 12040) - (55100, 51240)
[04/05 20:48:04     39s] (I)       Site width          :   380  (dbu)
[04/05 20:48:04     39s] (I)       Row height          :  2800  (dbu)
[04/05 20:48:04     39s] (I)       GCell width         :  2800  (dbu)
[04/05 20:48:04     39s] (I)       GCell height        :  2800  (dbu)
[04/05 20:48:04     39s] (I)       Grid                :    24    23    10
[04/05 20:48:04     39s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/05 20:48:04     39s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/05 20:48:04     39s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/05 20:48:04     39s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/05 20:48:04     39s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/05 20:48:04     39s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/05 20:48:04     39s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/05 20:48:04     39s] (I)       First track coord   :     0   190   140   590   420   590  2100  2270  2580  2270
[04/05 20:48:04     39s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/05 20:48:04     39s] (I)       Total num of tracks :     0   177   226   119   113   119    37    39    19    20
[04/05 20:48:04     39s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/05 20:48:04     39s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/05 20:48:04     39s] (I)       --------------------------------------------------------
[04/05 20:48:04     39s] 
[04/05 20:48:04     39s] [NR-eGR] ============ Routing rule table ============
[04/05 20:48:04     39s] [NR-eGR] Rule id: 0  Nets: 298 
[04/05 20:48:04     39s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/05 20:48:04     39s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/05 20:48:04     39s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 20:48:04     39s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 20:48:04     39s] [NR-eGR] ========================================
[04/05 20:48:04     39s] [NR-eGR] 
[04/05 20:48:04     39s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/05 20:48:04     39s] (I)       blocked tracks on layer2 : = 652 / 4071 (16.02%)
[04/05 20:48:04     39s] (I)       blocked tracks on layer3 : = 152 / 5424 (2.80%)
[04/05 20:48:04     39s] (I)       blocked tracks on layer4 : = 488 / 2737 (17.83%)
[04/05 20:48:04     39s] (I)       blocked tracks on layer5 : = 152 / 2712 (5.60%)
[04/05 20:48:04     39s] (I)       blocked tracks on layer6 : = 560 / 2737 (20.46%)
[04/05 20:48:04     39s] (I)       blocked tracks on layer7 : = 174 / 888 (19.59%)
[04/05 20:48:04     39s] (I)       blocked tracks on layer8 : = 228 / 897 (25.42%)
[04/05 20:48:04     39s] (I)       blocked tracks on layer9 : = 179 / 456 (39.25%)
[04/05 20:48:04     39s] (I)       blocked tracks on layer10 : = 262 / 460 (56.96%)
[04/05 20:48:04     39s] (I)       After initializing Early Global Route syMemory usage = 1140.1 MB
[04/05 20:48:04     39s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Reset routing kernel
[04/05 20:48:04     39s] (I)       Started Global Routing ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       ============= Initialization =============
[04/05 20:48:04     39s] (I)       totalPins=797  totalGlobalPin=706 (88.58%)
[04/05 20:48:04     39s] (I)       Started Net group 1 ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Started Build MST ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Generate topology with single threads
[04/05 20:48:04     39s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       total 2D Cap : 18605 = (8847 H, 9758 V)
[04/05 20:48:04     39s] [NR-eGR] Layer group 1: route 298 net(s) in layer range [2, 10]
[04/05 20:48:04     39s] (I)       
[04/05 20:48:04     39s] (I)       ============  Phase 1a Route ============
[04/05 20:48:04     39s] (I)       Started Phase 1a ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Started Pattern routing ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 20:48:04     39s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       
[04/05 20:48:04     39s] (I)       ============  Phase 1b Route ============
[04/05 20:48:04     39s] (I)       Started Phase 1b ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 20:48:04     39s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.004800e+03um
[04/05 20:48:04     39s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       
[04/05 20:48:04     39s] (I)       ============  Phase 1c Route ============
[04/05 20:48:04     39s] (I)       Started Phase 1c ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 20:48:04     39s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       
[04/05 20:48:04     39s] (I)       ============  Phase 1d Route ============
[04/05 20:48:04     39s] (I)       Started Phase 1d ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 20:48:04     39s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       
[04/05 20:48:04     39s] (I)       ============  Phase 1e Route ============
[04/05 20:48:04     39s] (I)       Started Phase 1e ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Started Route legalization ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 20:48:04     39s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.004800e+03um
[04/05 20:48:04     39s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Started Layer assignment ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Running layer assignment with 1 threads
[04/05 20:48:04     39s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       
[04/05 20:48:04     39s] (I)       ============  Phase 1l Route ============
[04/05 20:48:04     39s] (I)       Started Phase 1l ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       
[04/05 20:48:04     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/05 20:48:04     39s] [NR-eGR]                        OverCon            
[04/05 20:48:04     39s] [NR-eGR]                         #Gcell     %Gcell
[04/05 20:48:04     39s] [NR-eGR]       Layer                (0)    OverCon 
[04/05 20:48:04     39s] [NR-eGR] ----------------------------------------------
[04/05 20:48:04     39s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:04     39s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:04     39s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:04     39s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:04     39s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:04     39s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:04     39s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:04     39s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:04     39s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:04     39s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:04     39s] [NR-eGR] ----------------------------------------------
[04/05 20:48:04     39s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/05 20:48:04     39s] [NR-eGR] 
[04/05 20:48:04     39s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       total 2D Cap : 18755 = (8913 H, 9842 V)
[04/05 20:48:04     39s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/05 20:48:04     39s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/05 20:48:04     39s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1140.1M
[04/05 20:48:04     39s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.035, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF: Starting HotSpotCal at level 1, MEM:1140.1M
[04/05 20:48:04     39s] [hotspot] +------------+---------------+---------------+
[04/05 20:48:04     39s] [hotspot] |            |   max hotspot | total hotspot |
[04/05 20:48:04     39s] [hotspot] +------------+---------------+---------------+
[04/05 20:48:04     39s] [hotspot] | normalized |          0.00 |          0.00 |
[04/05 20:48:04     39s] [hotspot] +------------+---------------+---------------+
[04/05 20:48:04     39s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/05 20:48:04     39s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/05 20:48:04     39s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 20:48:04     39s] Skipped repairing congestion.
[04/05 20:48:04     39s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1140.1M
[04/05 20:48:04     39s] Starting Early Global Route wiring: mem = 1140.1M
[04/05 20:48:04     39s] (I)       ============= track Assignment ============
[04/05 20:48:04     39s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Started Track Assignment ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/05 20:48:04     39s] (I)       Running track assignment with 1 threads
[04/05 20:48:04     39s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] (I)       Run Multi-thread track assignment
[04/05 20:48:04     39s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] [NR-eGR] Started Export DB wires ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] [NR-eGR] Started Export all nets ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] [NR-eGR] Started Set wire vias ( Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1140.12 MB )
[04/05 20:48:04     39s] [NR-eGR] --------------------------------------------------------------------------
[04/05 20:48:04     39s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 699
[04/05 20:48:04     39s] [NR-eGR] metal2  (2V) length: 3.228450e+02um, number of vias: 759
[04/05 20:48:04     39s] [NR-eGR] metal3  (3H) length: 7.175650e+02um, number of vias: 276
[04/05 20:48:04     39s] [NR-eGR] metal4  (4V) length: 6.211250e+02um, number of vias: 100
[04/05 20:48:04     39s] [NR-eGR] metal5  (5H) length: 4.734600e+02um, number of vias: 61
[04/05 20:48:04     39s] [NR-eGR] metal6  (6V) length: 4.901500e+01um, number of vias: 4
[04/05 20:48:04     39s] [NR-eGR] metal7  (7H) length: 8.400000e-01um, number of vias: 0
[04/05 20:48:04     39s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[04/05 20:48:04     39s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[04/05 20:48:04     39s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/05 20:48:04     39s] [NR-eGR] Total length: 2.184850e+03um, number of vias: 1899
[04/05 20:48:04     39s] [NR-eGR] --------------------------------------------------------------------------
[04/05 20:48:04     39s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/05 20:48:04     39s] [NR-eGR] --------------------------------------------------------------------------
[04/05 20:48:04     39s] Early Global Route wiring runtime: 0.03 seconds, mem = 1140.1M
[04/05 20:48:04     39s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.025, MEM:1140.1M
[04/05 20:48:04     39s] Tdgp not successfully inited but do clear! skip clearing
[04/05 20:48:04     39s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/05 20:48:04     39s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[04/05 20:48:04     39s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[04/05 20:48:04     39s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[04/05 20:48:04     39s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[04/05 20:48:04     39s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[04/05 20:48:04     39s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[04/05 20:48:04     39s] <CMD> setPlaceMode -reset -congRepairMaxIter
[04/05 20:48:04     39s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/05 20:48:04     39s] <CMD> all_setup_analysis_views
[04/05 20:48:04     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 20:48:04     39s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[04/05 20:48:04     39s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[04/05 20:48:04     39s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[04/05 20:48:04     39s] <CMD> getPlaceMode -quiet -timingEffort
[04/05 20:48:04     39s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[04/05 20:48:04     39s] *** Finishing placeDesign default flow ***
[04/05 20:48:04     39s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[04/05 20:48:04     39s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 4, mem = 1140.1M **
[04/05 20:48:04     39s] <CMD> getPlaceMode -trimView -quiet
[04/05 20:48:04     39s] <CMD> getOptMode -quiet -viewOptPolishing
[04/05 20:48:04     39s] <CMD> getOptMode -quiet -fastViewOpt
[04/05 20:48:04     39s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[04/05 20:48:04     39s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[04/05 20:48:04     39s] Tdgp not successfully inited but do clear! skip clearing
[04/05 20:48:04     39s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[04/05 20:48:04     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 20:48:04     39s] <CMD> setExtractRCMode -engine preRoute
[04/05 20:48:04     39s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[04/05 20:48:04     39s] <CMD> setPlaceMode -reset -ignoreScan
[04/05 20:48:04     39s] <CMD> setPlaceMode -reset -repairPlace
[04/05 20:48:04     39s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[04/05 20:48:04     39s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[04/05 20:48:04     39s] <CMD> getPlaceMode -macroPlaceMode -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[04/05 20:48:04     39s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[04/05 20:48:04     39s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -quiet -clusterMode
[04/05 20:48:04     39s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[04/05 20:48:04     39s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/05 20:48:04     39s] <CMD> setPlaceMode -reset -expHiddenFastMode
[04/05 20:48:04     39s] <CMD> getPlaceMode -tcg2Pass -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/05 20:48:04     39s] <CMD> getPlaceMode -fp -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -fastfp -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -doRPlace -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[04/05 20:48:04     39s] <CMD> getPlaceMode -quickCTS -quiet
[04/05 20:48:04     39s] <CMD> set spgFlowInInitialPlace 0
[04/05 20:48:04     39s] <CMD> getPlaceMode -user -maxRouteLayer
[04/05 20:48:04     39s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[04/05 20:48:04     39s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[04/05 20:48:04     39s] <CMD> getDesignMode -quiet -flowEffort
[04/05 20:48:04     39s] <CMD> report_message -end_cmd
[04/05 20:48:04     39s] 
[04/05 20:48:04     39s] *** Summary of all messages that are not suppressed in this session:
[04/05 20:48:04     39s] Severity  ID               Count  Summary                                  
[04/05 20:48:04     39s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/05 20:48:04     39s] *** Message Summary: 2 warning(s), 0 error(s)
[04/05 20:48:04     39s] 
[04/05 20:48:04     39s] <CMD> um::create_snapshot -name final -auto min
[04/05 20:48:04     39s] <CMD> um::pop_snapshot_stack
[04/05 20:48:04     39s] <CMD> um::create_snapshot -name place_design
[04/05 20:48:04     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 20:48:04     39s] <CMD> setExtractRCMode -engine preRoute
[04/05 20:48:04     39s] <CMD> optDesign -preCTS -outDir reports/preCTSTimingReports
[04/05 20:48:04     39s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 841.3M, totSessionCpu=0:00:39 **
[04/05 20:48:04     39s] Executing: place_opt_design -opt -out_dir reports/preCTSTimingReports
[04/05 20:48:04     39s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/05 20:48:04     39s] *** Starting GigaPlace ***
[04/05 20:48:04     39s] **INFO: User settings:
[04/05 20:48:04     39s] setDesignMode -process                   45
[04/05 20:48:04     39s] setExtractRCMode -coupling_c_th          0.1
[04/05 20:48:04     39s] setExtractRCMode -engine                 preRoute
[04/05 20:48:04     39s] setExtractRCMode -relative_c_th          1
[04/05 20:48:04     39s] setExtractRCMode -total_c_th             0
[04/05 20:48:04     39s] setDelayCalMode -engine                  aae
[04/05 20:48:04     39s] setDelayCalMode -ignoreNetLoad           false
[04/05 20:48:04     39s] setPlaceMode -place_global_reorder_scan  false
[04/05 20:48:04     39s] setAnalysisMode -analysisType            bcwc
[04/05 20:48:04     39s] setAnalysisMode -clkSrcPath              true
[04/05 20:48:04     39s] setAnalysisMode -clockPropagation        sdcControl
[04/05 20:48:04     39s] setAnalysisMode -virtualIPO              false
[04/05 20:48:04     39s] 
[04/05 20:48:04     39s] #optDebug: fT-E <X 2 3 1 0>
[04/05 20:48:04     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:1140.1M
[04/05 20:48:04     39s] #spOpts: N=45 
[04/05 20:48:04     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1140.1M
[04/05 20:48:04     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 20:48:04     39s] SiteArray: non-trimmed site array dimensions = 14 x 113
[04/05 20:48:04     39s] SiteArray: use 16,384 bytes
[04/05 20:48:04     39s] SiteArray: current memory after site array memory allocation 1140.1M
[04/05 20:48:04     39s] SiteArray: FP blocked sites are writable
[04/05 20:48:04     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 20:48:04     39s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.025, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF:     Starting CMU at level 3, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.028, MEM:1140.1M
[04/05 20:48:04     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1140.1MB).
[04/05 20:48:04     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.035, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 20:48:04     39s] All LLGs are deleted
[04/05 20:48:04     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1140.1M
[04/05 20:48:04     39s] VSMManager cleared!
[04/05 20:48:04     39s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 841.6M, totSessionCpu=0:00:39 **
[04/05 20:48:04     39s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/05 20:48:04     39s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:04     39s] GigaOpt running with 1 threads.
[04/05 20:48:04     39s] Info: 1 threads available for lower-level modules during optimization.
[04/05 20:48:04     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:1140.1M
[04/05 20:48:04     39s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 20:48:04     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1140.1M
[04/05 20:48:04     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 20:48:04     39s] Fast DP-INIT is on for default
[04/05 20:48:04     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 20:48:04     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.024, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF:     Starting CMU at level 3, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 20:48:04     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1140.1M
[04/05 20:48:04     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1140.1MB).
[04/05 20:48:04     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:1140.1M
[04/05 20:48:04     39s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 20:48:04     39s] Summary for sequential cells identification: 
[04/05 20:48:04     39s]   Identified SBFF number: 16
[04/05 20:48:04     39s]   Identified MBFF number: 0
[04/05 20:48:04     39s]   Identified SB Latch number: 0
[04/05 20:48:04     39s]   Identified MB Latch number: 0
[04/05 20:48:04     39s]   Not identified SBFF number: 0
[04/05 20:48:04     39s]   Not identified MBFF number: 0
[04/05 20:48:04     39s]   Not identified SB Latch number: 0
[04/05 20:48:04     39s]   Not identified MB Latch number: 0
[04/05 20:48:04     39s]   Number of sequential cells which are not FFs: 13
[04/05 20:48:04     39s]  Visiting view : analysis_slow
[04/05 20:48:04     39s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 20:48:04     39s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 20:48:04     39s]  Visiting view : analysis_fast
[04/05 20:48:04     39s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 20:48:04     39s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 20:48:04     39s]  Setting StdDelay to 32.90
[04/05 20:48:04     39s] Creating Cell Server, finished. 
[04/05 20:48:04     39s] 
[04/05 20:48:04     39s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:04     39s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:04     39s] LayerId::1 widthSet size::4
[04/05 20:48:04     39s] LayerId::2 widthSet size::4
[04/05 20:48:04     39s] LayerId::3 widthSet size::4
[04/05 20:48:04     39s] LayerId::4 widthSet size::4
[04/05 20:48:04     39s] LayerId::5 widthSet size::4
[04/05 20:48:04     39s] LayerId::6 widthSet size::4
[04/05 20:48:04     39s] LayerId::7 widthSet size::4
[04/05 20:48:04     39s] LayerId::8 widthSet size::4
[04/05 20:48:04     39s] LayerId::9 widthSet size::4
[04/05 20:48:04     39s] LayerId::10 widthSet size::3
[04/05 20:48:04     39s] Updating RC grid for preRoute extraction ...
[04/05 20:48:04     39s] Initializing multi-corner capacitance tables ... 
[04/05 20:48:05     39s] Initializing multi-corner resistance tables ...
[04/05 20:48:05     39s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:05     39s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 20:48:05     39s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.215373 ; uaWl: 1.000000 ; uaWlH: 0.523807 ; aWlH: 0.000000 ; Pmax: 0.908600 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[04/05 20:48:05     39s] 
[04/05 20:48:05     39s] Creating Lib Analyzer ...
[04/05 20:48:05     39s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:05     39s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 20:48:05     39s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 20:48:05     39s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 20:48:05     39s] 
[04/05 20:48:05     39s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 20:48:05     40s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:40.3 mem=1147.1M
[04/05 20:48:05     40s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:40.3 mem=1147.1M
[04/05 20:48:05     40s] Creating Lib Analyzer, finished. 
[04/05 20:48:06     40s] AAE DB initialization (MEM=1171.04 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/05 20:48:06     40s] #optDebug: fT-S <1 2 3 1 0>
[04/05 20:48:06     40s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/05 20:48:06     40s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/05 20:48:06     40s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 876.1M, totSessionCpu=0:00:41 **
[04/05 20:48:06     40s] *** optDesign -preCTS ***
[04/05 20:48:06     40s] DRC Margin: user margin 0.0; extra margin 0.2
[04/05 20:48:06     40s] Setup Target Slack: user slack 0; extra slack 0.0
[04/05 20:48:06     40s] Hold Target Slack: user slack 0
[04/05 20:48:06     40s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/05 20:48:06     40s] Type 'man IMPOPT-3195' for more detail.
[04/05 20:48:06     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1173.0M
[04/05 20:48:06     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1173.0M
[04/05 20:48:06     40s] Multi-VT timing optimization disabled based on library information.
[04/05 20:48:06     40s] Deleting Cell Server ...
[04/05 20:48:06     40s] Deleting Lib Analyzer.
[04/05 20:48:06     40s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 20:48:06     40s] Summary for sequential cells identification: 
[04/05 20:48:06     40s]   Identified SBFF number: 16
[04/05 20:48:06     40s]   Identified MBFF number: 0
[04/05 20:48:06     40s]   Identified SB Latch number: 0
[04/05 20:48:06     40s]   Identified MB Latch number: 0
[04/05 20:48:06     40s]   Not identified SBFF number: 0
[04/05 20:48:06     40s]   Not identified MBFF number: 0
[04/05 20:48:06     40s]   Not identified SB Latch number: 0
[04/05 20:48:06     40s]   Not identified MB Latch number: 0
[04/05 20:48:06     40s]   Number of sequential cells which are not FFs: 13
[04/05 20:48:06     40s]  Visiting view : analysis_slow
[04/05 20:48:06     40s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 20:48:06     40s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 20:48:06     40s]  Visiting view : analysis_fast
[04/05 20:48:06     40s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 20:48:06     40s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 20:48:06     40s]  Setting StdDelay to 32.90
[04/05 20:48:06     40s] Creating Cell Server, finished. 
[04/05 20:48:06     40s] 
[04/05 20:48:06     40s] Deleting Cell Server ...
[04/05 20:48:06     40s] 
[04/05 20:48:06     40s] Creating Lib Analyzer ...
[04/05 20:48:06     40s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 20:48:06     40s] Summary for sequential cells identification: 
[04/05 20:48:06     40s]   Identified SBFF number: 16
[04/05 20:48:06     40s]   Identified MBFF number: 0
[04/05 20:48:06     40s]   Identified SB Latch number: 0
[04/05 20:48:06     40s]   Identified MB Latch number: 0
[04/05 20:48:06     40s]   Not identified SBFF number: 0
[04/05 20:48:06     40s]   Not identified MBFF number: 0
[04/05 20:48:06     40s]   Not identified SB Latch number: 0
[04/05 20:48:06     40s]   Not identified MB Latch number: 0
[04/05 20:48:06     40s]   Number of sequential cells which are not FFs: 13
[04/05 20:48:06     40s]  Visiting view : analysis_slow
[04/05 20:48:06     40s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 20:48:06     40s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 20:48:06     40s]  Visiting view : analysis_fast
[04/05 20:48:06     40s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 20:48:06     40s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 20:48:06     40s]  Setting StdDelay to 32.90
[04/05 20:48:06     40s] Creating Cell Server, finished. 
[04/05 20:48:06     40s] 
[04/05 20:48:06     40s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:06     40s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 20:48:06     40s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 20:48:06     40s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 20:48:06     40s] 
[04/05 20:48:06     40s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 20:48:06     41s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:41.2 mem=1175.0M
[04/05 20:48:06     41s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:41.2 mem=1175.0M
[04/05 20:48:06     41s] Creating Lib Analyzer, finished. 
[04/05 20:48:06     41s] All LLGs are deleted
[04/05 20:48:06     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1175.0M
[04/05 20:48:06     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1175.0M
[04/05 20:48:06     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.2 mem=1175.0M
[04/05 20:48:06     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.2 mem=1175.0M
[04/05 20:48:06     41s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Started Loading and Dumping File ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Reading DB...
[04/05 20:48:06     41s] (I)       Read data from FE... (mem=1175.0M)
[04/05 20:48:06     41s] (I)       Read nodes and places... (mem=1175.0M)
[04/05 20:48:06     41s] (I)       Number of ignored instance 0
[04/05 20:48:06     41s] (I)       Number of inbound cells 0
[04/05 20:48:06     41s] (I)       numMoveCells=233, numMacros=0  numPads=98  numMultiRowHeightInsts=0
[04/05 20:48:06     41s] (I)       cell height: 2800, count: 233
[04/05 20:48:06     41s] (I)       Done Read nodes and places (cpu=0.000s, mem=1175.0M)
[04/05 20:48:06     41s] (I)       Read nets... (mem=1175.0M)
[04/05 20:48:06     41s] (I)       Number of nets = 298 ( 0 ignored )
[04/05 20:48:06     41s] (I)       Done Read nets (cpu=0.000s, mem=1175.0M)
[04/05 20:48:06     41s] (I)       Read rows... (mem=1175.0M)
[04/05 20:48:06     41s] (I)       Done Read rows (cpu=0.000s, mem=1175.0M)
[04/05 20:48:06     41s] (I)       Identified Clock instances: Flop 0, Clock buffer/inverter 0, Gate 0, Logic 0
[04/05 20:48:06     41s] (I)       Read module constraints... (mem=1175.0M)
[04/05 20:48:06     41s] (I)       Done Read module constraints (cpu=0.000s, mem=1175.0M)
[04/05 20:48:06     41s] (I)       Done Read data from FE (cpu=0.000s, mem=1175.0M)
[04/05 20:48:06     41s] (I)       before initializing RouteDB syMemory usage = 1175.0 MB
[04/05 20:48:06     41s] (I)       == Non-default Options ==
[04/05 20:48:06     41s] (I)       Maximum routing layer                              : 10
[04/05 20:48:06     41s] (I)       Buffering-aware routing                            : true
[04/05 20:48:06     41s] (I)       Spread congestion away from blockages              : true
[04/05 20:48:06     41s] (I)       Overflow penalty cost                              : 10
[04/05 20:48:06     41s] (I)       Punch through distance                             : 550.160000
[04/05 20:48:06     41s] (I)       Source-to-sink ratio                               : 0.300000
[04/05 20:48:06     41s] (I)       Counted 385 PG shapes. We will not process PG shapes layer by layer.
[04/05 20:48:06     41s] (I)       Use row-based GCell size
[04/05 20:48:06     41s] (I)       GCell unit size  : 2800
[04/05 20:48:06     41s] (I)       GCell multiplier : 1
[04/05 20:48:06     41s] (I)       build grid graph
[04/05 20:48:06     41s] (I)       build grid graph start
[04/05 20:48:06     41s] [NR-eGR] Track table information for default rule: 
[04/05 20:48:06     41s] [NR-eGR] metal1 has no routable track
[04/05 20:48:06     41s] [NR-eGR] metal2 has single uniform track structure
[04/05 20:48:06     41s] [NR-eGR] metal3 has single uniform track structure
[04/05 20:48:06     41s] [NR-eGR] metal4 has single uniform track structure
[04/05 20:48:06     41s] [NR-eGR] metal5 has single uniform track structure
[04/05 20:48:06     41s] [NR-eGR] metal6 has single uniform track structure
[04/05 20:48:06     41s] [NR-eGR] metal7 has single uniform track structure
[04/05 20:48:06     41s] [NR-eGR] metal8 has single uniform track structure
[04/05 20:48:06     41s] [NR-eGR] metal9 has single uniform track structure
[04/05 20:48:06     41s] [NR-eGR] metal10 has single uniform track structure
[04/05 20:48:06     41s] (I)       build grid graph end
[04/05 20:48:06     41s] (I)       ===========================================================================
[04/05 20:48:06     41s] (I)       == Report All Rule Vias ==
[04/05 20:48:06     41s] (I)       ===========================================================================
[04/05 20:48:06     41s] (I)        Via Rule : (Default)
[04/05 20:48:06     41s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/05 20:48:06     41s] (I)       ---------------------------------------------------------------------------
[04/05 20:48:06     41s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/05 20:48:06     41s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/05 20:48:06     41s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/05 20:48:06     41s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/05 20:48:06     41s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/05 20:48:06     41s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/05 20:48:06     41s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/05 20:48:06     41s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/05 20:48:06     41s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/05 20:48:06     41s] (I)       ===========================================================================
[04/05 20:48:06     41s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Num PG vias on layer 2 : 0
[04/05 20:48:06     41s] (I)       Num PG vias on layer 3 : 0
[04/05 20:48:06     41s] (I)       Num PG vias on layer 4 : 0
[04/05 20:48:06     41s] (I)       Num PG vias on layer 5 : 0
[04/05 20:48:06     41s] (I)       Num PG vias on layer 6 : 0
[04/05 20:48:06     41s] (I)       Num PG vias on layer 7 : 0
[04/05 20:48:06     41s] (I)       Num PG vias on layer 8 : 0
[04/05 20:48:06     41s] (I)       Num PG vias on layer 9 : 0
[04/05 20:48:06     41s] (I)       Num PG vias on layer 10 : 0
[04/05 20:48:06     41s] [NR-eGR] Read 633 PG shapes
[04/05 20:48:06     41s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] [NR-eGR] #Routing Blockages  : 0
[04/05 20:48:06     41s] [NR-eGR] #Instance Blockages : 0
[04/05 20:48:06     41s] [NR-eGR] #PG Blockages       : 633
[04/05 20:48:06     41s] [NR-eGR] #Halo Blockages     : 0
[04/05 20:48:06     41s] [NR-eGR] #Boundary Blockages : 0
[04/05 20:48:06     41s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/05 20:48:06     41s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/05 20:48:06     41s] (I)       readDataFromPlaceDB
[04/05 20:48:06     41s] (I)       Read net information..
[04/05 20:48:06     41s] [NR-eGR] Read numTotalNets=298  numIgnoredNets=0
[04/05 20:48:06     41s] (I)       Read testcase time = 0.000 seconds
[04/05 20:48:06     41s] 
[04/05 20:48:06     41s] (I)       early_global_route_priority property id does not exist.
[04/05 20:48:06     41s] (I)       Start initializing grid graph
[04/05 20:48:06     41s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/05 20:48:06     41s] (I)       End initializing grid graph
[04/05 20:48:06     41s] (I)       Model blockages into capacity
[04/05 20:48:06     41s] (I)       Read Num Blocks=633  Num Prerouted Wires=0  Num CS=0
[04/05 20:48:06     41s] (I)       Started Modeling ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Layer 1 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:06     41s] (I)       Layer 2 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:06     41s] (I)       Layer 3 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:06     41s] (I)       Layer 4 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:06     41s] (I)       Layer 5 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:06     41s] (I)       Layer 6 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:06     41s] (I)       Layer 7 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:06     41s] (I)       Layer 8 (H) : #blockages 67 : #preroutes 0
[04/05 20:48:06     41s] (I)       Layer 9 (V) : #blockages 34 : #preroutes 0
[04/05 20:48:06     41s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       -- layer congestion ratio --
[04/05 20:48:06     41s] (I)       Layer 1 : 0.100000
[04/05 20:48:06     41s] (I)       Layer 2 : 0.700000
[04/05 20:48:06     41s] (I)       Layer 3 : 0.700000
[04/05 20:48:06     41s] (I)       Layer 4 : 0.700000
[04/05 20:48:06     41s] (I)       Layer 5 : 0.700000
[04/05 20:48:06     41s] (I)       Layer 6 : 0.700000
[04/05 20:48:06     41s] (I)       Layer 7 : 0.700000
[04/05 20:48:06     41s] (I)       Layer 8 : 0.700000
[04/05 20:48:06     41s] (I)       Layer 9 : 0.700000
[04/05 20:48:06     41s] (I)       Layer 10 : 0.700000
[04/05 20:48:06     41s] (I)       ----------------------------
[04/05 20:48:06     41s] (I)       Number of ignored nets = 0
[04/05 20:48:06     41s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/05 20:48:06     41s] (I)       Number of clock nets = 0.  Ignored: No
[04/05 20:48:06     41s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/05 20:48:06     41s] (I)       Number of special nets = 0.  Ignored: Yes
[04/05 20:48:06     41s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/05 20:48:06     41s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/05 20:48:06     41s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/05 20:48:06     41s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/05 20:48:06     41s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/05 20:48:06     41s] (I)       Constructing bin map
[04/05 20:48:06     41s] (I)       Initialize bin information with width=5600 height=5600
[04/05 20:48:06     41s] (I)       Done constructing bin map
[04/05 20:48:06     41s] (I)       Before initializing Early Global Route syMemory usage = 1175.0 MB
[04/05 20:48:06     41s] (I)       Ndr track 0 does not exist
[04/05 20:48:06     41s] (I)       ---------------------Grid Graph Info--------------------
[04/05 20:48:06     41s] (I)       Routing area        : (0, 0) - (67260, 63280)
[04/05 20:48:06     41s] (I)       Core area           : (12160, 12040) - (55100, 51240)
[04/05 20:48:06     41s] (I)       Site width          :   380  (dbu)
[04/05 20:48:06     41s] (I)       Row height          :  2800  (dbu)
[04/05 20:48:06     41s] (I)       GCell width         :  2800  (dbu)
[04/05 20:48:06     41s] (I)       GCell height        :  2800  (dbu)
[04/05 20:48:06     41s] (I)       Grid                :    24    23    10
[04/05 20:48:06     41s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/05 20:48:06     41s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/05 20:48:06     41s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/05 20:48:06     41s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/05 20:48:06     41s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/05 20:48:06     41s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/05 20:48:06     41s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/05 20:48:06     41s] (I)       First track coord   :     0   190   140   590   420   590  2100  2270  2580  2270
[04/05 20:48:06     41s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/05 20:48:06     41s] (I)       Total num of tracks :     0   177   226   119   113   119    37    39    19    20
[04/05 20:48:06     41s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/05 20:48:06     41s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/05 20:48:06     41s] (I)       --------------------------------------------------------
[04/05 20:48:06     41s] 
[04/05 20:48:06     41s] [NR-eGR] ============ Routing rule table ============
[04/05 20:48:06     41s] [NR-eGR] Rule id: 0  Nets: 298 
[04/05 20:48:06     41s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/05 20:48:06     41s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/05 20:48:06     41s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 20:48:06     41s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 20:48:06     41s] [NR-eGR] ========================================
[04/05 20:48:06     41s] [NR-eGR] 
[04/05 20:48:06     41s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/05 20:48:06     41s] (I)       blocked tracks on layer2 : = 652 / 4071 (16.02%)
[04/05 20:48:06     41s] (I)       blocked tracks on layer3 : = 152 / 5424 (2.80%)
[04/05 20:48:06     41s] (I)       blocked tracks on layer4 : = 488 / 2737 (17.83%)
[04/05 20:48:06     41s] (I)       blocked tracks on layer5 : = 152 / 2712 (5.60%)
[04/05 20:48:06     41s] (I)       blocked tracks on layer6 : = 560 / 2737 (20.46%)
[04/05 20:48:06     41s] (I)       blocked tracks on layer7 : = 174 / 888 (19.59%)
[04/05 20:48:06     41s] (I)       blocked tracks on layer8 : = 228 / 897 (25.42%)
[04/05 20:48:06     41s] (I)       blocked tracks on layer9 : = 179 / 456 (39.25%)
[04/05 20:48:06     41s] (I)       blocked tracks on layer10 : = 262 / 460 (56.96%)
[04/05 20:48:06     41s] (I)       After initializing Early Global Route syMemory usage = 1175.0 MB
[04/05 20:48:06     41s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Reset routing kernel
[04/05 20:48:06     41s] (I)       Started Global Routing ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       ============= Initialization =============
[04/05 20:48:06     41s] (I)       totalPins=797  totalGlobalPin=706 (88.58%)
[04/05 20:48:06     41s] (I)       Started Net group 1 ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Started Build MST ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Generate topology with single threads
[04/05 20:48:06     41s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       total 2D Cap : 18605 = (8847 H, 9758 V)
[04/05 20:48:06     41s] (I)       #blocked areas for congestion spreading : 0
[04/05 20:48:06     41s] [NR-eGR] Layer group 1: route 298 net(s) in layer range [2, 10]
[04/05 20:48:06     41s] (I)       
[04/05 20:48:06     41s] (I)       ============  Phase 1a Route ============
[04/05 20:48:06     41s] (I)       Started Phase 1a ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Started Pattern routing ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Usage: 1432 = (822 H, 610 V) = (9.29% H, 6.25% V) = (1.151e+03um H, 8.540e+02um V)
[04/05 20:48:06     41s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       
[04/05 20:48:06     41s] (I)       ============  Phase 1b Route ============
[04/05 20:48:06     41s] (I)       Started Phase 1b ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Usage: 1432 = (822 H, 610 V) = (9.29% H, 6.25% V) = (1.151e+03um H, 8.540e+02um V)
[04/05 20:48:06     41s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.004800e+03um
[04/05 20:48:06     41s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       
[04/05 20:48:06     41s] (I)       ============  Phase 1c Route ============
[04/05 20:48:06     41s] (I)       Started Phase 1c ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Usage: 1432 = (822 H, 610 V) = (9.29% H, 6.25% V) = (1.151e+03um H, 8.540e+02um V)
[04/05 20:48:06     41s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       
[04/05 20:48:06     41s] (I)       ============  Phase 1d Route ============
[04/05 20:48:06     41s] (I)       Started Phase 1d ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Usage: 1432 = (822 H, 610 V) = (9.29% H, 6.25% V) = (1.151e+03um H, 8.540e+02um V)
[04/05 20:48:06     41s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       
[04/05 20:48:06     41s] (I)       ============  Phase 1e Route ============
[04/05 20:48:06     41s] (I)       Started Phase 1e ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Started Route legalization ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Usage: 1432 = (822 H, 610 V) = (9.29% H, 6.25% V) = (1.151e+03um H, 8.540e+02um V)
[04/05 20:48:06     41s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.004800e+03um
[04/05 20:48:06     41s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Started Layer assignment ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Running layer assignment with 1 threads
[04/05 20:48:06     41s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       
[04/05 20:48:06     41s] (I)       ============  Phase 1l Route ============
[04/05 20:48:06     41s] (I)       Started Phase 1l ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       
[04/05 20:48:06     41s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/05 20:48:06     41s] [NR-eGR]                        OverCon            
[04/05 20:48:06     41s] [NR-eGR]                         #Gcell     %Gcell
[04/05 20:48:06     41s] [NR-eGR]       Layer                (0)    OverCon 
[04/05 20:48:06     41s] [NR-eGR] ----------------------------------------------
[04/05 20:48:06     41s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:06     41s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:06     41s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:06     41s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:06     41s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:06     41s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:06     41s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:06     41s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:06     41s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:06     41s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:06     41s] [NR-eGR] ----------------------------------------------
[04/05 20:48:06     41s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/05 20:48:06     41s] [NR-eGR] 
[04/05 20:48:06     41s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       total 2D Cap : 18755 = (8913 H, 9842 V)
[04/05 20:48:06     41s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/05 20:48:06     41s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/05 20:48:06     41s] (I)       ============= track Assignment ============
[04/05 20:48:06     41s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Started Track Assignment ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/05 20:48:06     41s] (I)       Running track assignment with 1 threads
[04/05 20:48:06     41s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] (I)       Run Multi-thread track assignment
[04/05 20:48:06     41s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] [NR-eGR] Started Export DB wires ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] [NR-eGR] Started Export all nets ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] [NR-eGR] Started Set wire vias ( Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] [NR-eGR] --------------------------------------------------------------------------
[04/05 20:48:06     41s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 699
[04/05 20:48:06     41s] [NR-eGR] metal2  (2V) length: 3.197950e+02um, number of vias: 768
[04/05 20:48:06     41s] [NR-eGR] metal3  (3H) length: 7.454350e+02um, number of vias: 275
[04/05 20:48:06     41s] [NR-eGR] metal4  (4V) length: 5.970450e+02um, number of vias: 100
[04/05 20:48:06     41s] [NR-eGR] metal5  (5H) length: 4.500400e+02um, number of vias: 59
[04/05 20:48:06     41s] [NR-eGR] metal6  (6V) length: 7.029500e+01um, number of vias: 4
[04/05 20:48:06     41s] [NR-eGR] metal7  (7H) length: 8.400000e-01um, number of vias: 0
[04/05 20:48:06     41s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[04/05 20:48:06     41s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[04/05 20:48:06     41s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/05 20:48:06     41s] [NR-eGR] Total length: 2.183450e+03um, number of vias: 1905
[04/05 20:48:06     41s] [NR-eGR] --------------------------------------------------------------------------
[04/05 20:48:06     41s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/05 20:48:06     41s] [NR-eGR] --------------------------------------------------------------------------
[04/05 20:48:06     41s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1175.05 MB )
[04/05 20:48:06     41s] Extraction called for design 'bk_adder_32bit' of instances=233 and nets=361 using extraction engine 'preRoute' .
[04/05 20:48:06     41s] PreRoute RC Extraction called for design bk_adder_32bit.
[04/05 20:48:06     41s] RC Extraction called in multi-corner(2) mode.
[04/05 20:48:06     41s] RCMode: PreRoute
[04/05 20:48:06     41s]       RC Corner Indexes            0       1   
[04/05 20:48:06     41s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/05 20:48:06     41s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/05 20:48:06     41s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/05 20:48:06     41s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/05 20:48:06     41s] Shrink Factor                : 1.00000
[04/05 20:48:06     41s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/05 20:48:06     41s] Using capacitance table file ...
[04/05 20:48:06     41s] LayerId::1 widthSet size::4
[04/05 20:48:06     41s] LayerId::2 widthSet size::4
[04/05 20:48:06     41s] LayerId::3 widthSet size::4
[04/05 20:48:06     41s] LayerId::4 widthSet size::4
[04/05 20:48:06     41s] LayerId::5 widthSet size::4
[04/05 20:48:06     41s] LayerId::6 widthSet size::4
[04/05 20:48:06     41s] LayerId::7 widthSet size::4
[04/05 20:48:06     41s] LayerId::8 widthSet size::4
[04/05 20:48:06     41s] LayerId::9 widthSet size::4
[04/05 20:48:06     41s] LayerId::10 widthSet size::3
[04/05 20:48:06     41s] Updating RC grid for preRoute extraction ...
[04/05 20:48:06     41s] Initializing multi-corner capacitance tables ... 
[04/05 20:48:06     41s] Initializing multi-corner resistance tables ...
[04/05 20:48:06     41s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 20:48:06     41s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.239143 ; uaWl: 1.000000 ; uaWlH: 0.512134 ; aWlH: 0.000000 ; Pmax: 0.906100 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[04/05 20:48:06     41s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1175.047M)
[04/05 20:48:06     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1175.0M
[04/05 20:48:06     41s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1175.0M
[04/05 20:48:06     41s] Fast DP-INIT is on for default
[04/05 20:48:06     41s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1175.0M
[04/05 20:48:06     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:1175.0M
[04/05 20:48:06     41s] Starting delay calculation for Setup views
[04/05 20:48:06     41s] #################################################################################
[04/05 20:48:06     41s] # Design Stage: PreRoute
[04/05 20:48:06     41s] # Design Name: bk_adder_32bit
[04/05 20:48:06     41s] # Design Mode: 45nm
[04/05 20:48:06     41s] # Analysis Mode: MMMC Non-OCV 
[04/05 20:48:06     41s] # Parasitics Mode: No SPEF/RCDB
[04/05 20:48:06     41s] # Signoff Settings: SI Off 
[04/05 20:48:06     41s] #################################################################################
[04/05 20:48:06     41s] Calculate delays in BcWc mode...
[04/05 20:48:06     41s] Topological Sorting (REAL = 0:00:00.0, MEM = 1192.3M, InitMEM = 1192.3M)
[04/05 20:48:06     41s] Start delay calculation (fullDC) (1 T). (MEM=1192.27)
[04/05 20:48:06     41s] AAE_INFO: Cdb files are: 
[04/05 20:48:06     41s]  	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb
[04/05 20:48:06     41s] 	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb
[04/05 20:48:06     41s]  
[04/05 20:48:06     41s] Start AAE Lib Loading. (MEM=1192.27)
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     41s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 20:48:07     42s] End AAE Lib Loading. (MEM=1254.89 CPU=0:00:00.6 Real=0:00:01.0)
[04/05 20:48:07     42s] End AAE Lib Interpolated Model. (MEM=1254.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 20:48:07     42s] First Iteration Infinite Tw... 
[04/05 20:48:07     42s] Total number of fetched objects 298
[04/05 20:48:07     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 20:48:07     42s] End delay calculation. (MEM=1278.58 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 20:48:07     42s] End delay calculation (fullDC). (MEM=1251.5 CPU=0:00:01.0 REAL=0:00:01.0)
[04/05 20:48:07     42s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1251.5M) ***
[04/05 20:48:07     42s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:42.7 mem=1251.5M)
[04/05 20:48:08     42s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 933.3M, totSessionCpu=0:00:43 **
[04/05 20:48:08     42s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/05 20:48:08     42s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 20:48:08     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.7 mem=1223.8M
[04/05 20:48:08     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1223.8M
[04/05 20:48:08     42s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 20:48:08     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1224.8M
[04/05 20:48:08     42s] OPERPROF:     Starting CMU at level 3, MEM:1224.8M
[04/05 20:48:08     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1224.8M
[04/05 20:48:08     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1224.8M
[04/05 20:48:08     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1224.8MB).
[04/05 20:48:08     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1224.8M
[04/05 20:48:08     42s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 20:48:08     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.7 mem=1224.8M
[04/05 20:48:08     42s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 20:48:08     42s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 20:48:08     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.7 mem=1224.8M
[04/05 20:48:08     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1224.8M
[04/05 20:48:08     42s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 20:48:08     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1224.8M
[04/05 20:48:08     42s] OPERPROF:     Starting CMU at level 3, MEM:1224.8M
[04/05 20:48:08     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1224.8M
[04/05 20:48:08     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1224.8M
[04/05 20:48:08     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1224.8MB).
[04/05 20:48:08     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1224.8M
[04/05 20:48:08     42s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 20:48:08     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.7 mem=1224.8M
[04/05 20:48:08     42s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 20:48:08     42s] *** Starting optimizing excluded clock nets MEM= 1224.8M) ***
[04/05 20:48:08     42s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1224.8M) ***
[04/05 20:48:08     42s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[04/05 20:48:08     42s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
The useful skew maximum allowed delay is: 0.15
[04/05 20:48:08     42s] Deleting Lib Analyzer.
[04/05 20:48:08     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.8 mem=1226.2M
[04/05 20:48:08     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.8 mem=1226.2M
[04/05 20:48:08     42s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/05 20:48:08     42s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:42.8/0:00:49.3 (0.9), mem = 1226.2M
[04/05 20:48:08     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18185.1
[04/05 20:48:08     42s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 20:48:08     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.8 mem=1234.2M
[04/05 20:48:08     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1234.2M
[04/05 20:48:08     42s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 20:48:08     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1234.2M
[04/05 20:48:08     42s] OPERPROF:     Starting CMU at level 3, MEM:1234.2M
[04/05 20:48:08     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1234.2M
[04/05 20:48:08     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1234.2M
[04/05 20:48:08     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1234.2MB).
[04/05 20:48:08     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1234.2M
[04/05 20:48:08     42s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 20:48:08     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.8 mem=1234.2M
[04/05 20:48:08     42s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:08     42s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:08     42s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:08     42s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:08     42s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:08     42s] 
[04/05 20:48:08     42s] Footprint cell information for calculating maxBufDist
[04/05 20:48:08     42s] *info: There are 9 candidate Buffer cells
[04/05 20:48:08     42s] *info: There are 6 candidate Inverter cells
[04/05 20:48:08     42s] 
[04/05 20:48:08     42s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:08     43s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:08     43s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:08     43s] 
[04/05 20:48:08     43s] Creating Lib Analyzer ...
[04/05 20:48:08     43s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:08     43s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 20:48:08     43s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 20:48:08     43s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 20:48:08     43s] 
[04/05 20:48:08     43s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 20:48:09     43s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:43.7 mem=1398.7M
[04/05 20:48:09     43s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:43.7 mem=1398.7M
[04/05 20:48:09     43s] Creating Lib Analyzer, finished. 
[04/05 20:48:09     43s] 
[04/05 20:48:09     43s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/05 20:48:09     43s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1417.8M
[04/05 20:48:09     43s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1417.8M
[04/05 20:48:09     43s] 
[04/05 20:48:09     43s] Netlist preparation processing... 
[04/05 20:48:09     43s] Removed 0 instance
[04/05 20:48:09     43s] *info: Marking 0 isolation instances dont touch
[04/05 20:48:09     43s] *info: Marking 0 level shifter instances dont touch
[04/05 20:48:09     43s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 20:48:09     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18185.1
[04/05 20:48:09     43s] *** AreaOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:43.8/0:00:50.3 (0.9), mem = 1398.7M
[04/05 20:48:09     43s] 
[04/05 20:48:09     43s] =============================================================================================
[04/05 20:48:09     43s]  Step TAT Report for SimplifyNetlist #1
[04/05 20:48:09     43s] =============================================================================================
[04/05 20:48:09     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 20:48:09     43s] ---------------------------------------------------------------------------------------------
[04/05 20:48:09     43s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  45.1 % )     0:00:00.5 /  0:00:00.5    1.0
[04/05 20:48:09     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:09     43s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[04/05 20:48:09     43s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[04/05 20:48:09     43s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  41.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/05 20:48:09     43s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:09     43s] [ MISC                   ]          0:00:00.1  (  11.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/05 20:48:09     43s] ---------------------------------------------------------------------------------------------
[04/05 20:48:09     43s]  SimplifyNetlist #1 TOTAL           0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/05 20:48:09     43s] ---------------------------------------------------------------------------------------------
[04/05 20:48:09     43s] 
[04/05 20:48:09     43s] 
[04/05 20:48:09     43s] Active setup views:
[04/05 20:48:09     43s]  analysis_slow
[04/05 20:48:09     43s]   Dominating endpoints: 0
[04/05 20:48:09     43s]   Dominating TNS: -0.000
[04/05 20:48:09     43s] 
[04/05 20:48:09     43s] Deleting Lib Analyzer.
[04/05 20:48:09     43s] Begin: GigaOpt Global Optimization
[04/05 20:48:09     43s] *info: use new DP (enabled)
[04/05 20:48:09     43s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/05 20:48:09     43s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:43.9/0:00:50.4 (0.9), mem = 1317.7M
[04/05 20:48:09     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18185.2
[04/05 20:48:09     43s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 20:48:09     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.9 mem=1317.7M
[04/05 20:48:09     43s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/05 20:48:09     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:1317.7M
[04/05 20:48:09     43s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 20:48:09     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1317.7M
[04/05 20:48:09     43s] OPERPROF:     Starting CMU at level 3, MEM:1317.7M
[04/05 20:48:09     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1317.7M
[04/05 20:48:09     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1317.7M
[04/05 20:48:09     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1317.7MB).
[04/05 20:48:09     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1317.7M
[04/05 20:48:09     43s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 20:48:09     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.9 mem=1317.7M
[04/05 20:48:09     43s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:09     43s] 
[04/05 20:48:09     43s] Creating Lib Analyzer ...
[04/05 20:48:09     43s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:09     43s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 20:48:09     43s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 20:48:09     43s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 20:48:09     43s] 
[04/05 20:48:09     43s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 20:48:09     44s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:44.6 mem=1317.7M
[04/05 20:48:09     44s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:44.6 mem=1317.7M
[04/05 20:48:09     44s] Creating Lib Analyzer, finished. 
[04/05 20:48:09     44s] 
[04/05 20:48:09     44s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/05 20:48:10     45s] *info: 2 special nets excluded.
[04/05 20:48:10     45s] *info: 63 no-driver nets excluded.
[04/05 20:48:10     45s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1345.8M
[04/05 20:48:10     45s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1345.8M
[04/05 20:48:10     45s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/05 20:48:10     45s] +--------+--------+----------+------------+--------+-------------+---------+-------------+
[04/05 20:48:10     45s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View  |Pathgroup|  End Point  |
[04/05 20:48:10     45s] +--------+--------+----------+------------+--------+-------------+---------+-------------+
[04/05 20:48:10     45s] |   0.000|   0.000|    59.92%|   0:00:00.0| 1345.8M|analysis_slow|       NA| NA          |
[04/05 20:48:10     45s] +--------+--------+----------+------------+--------+-------------+---------+-------------+
[04/05 20:48:10     45s] 
[04/05 20:48:10     45s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1345.8M) ***
[04/05 20:48:10     45s] 
[04/05 20:48:10     45s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1345.8M) ***
[04/05 20:48:10     45s] Bottom Preferred Layer:
[04/05 20:48:10     45s]     None
[04/05 20:48:10     45s] Via Pillar Rule:
[04/05 20:48:10     45s]     None
[04/05 20:48:10     45s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/05 20:48:10     45s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 20:48:10     45s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18185.2
[04/05 20:48:10     45s] *** SetupOpt [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:45.5/0:00:52.0 (0.9), mem = 1326.7M
[04/05 20:48:10     45s] 
[04/05 20:48:10     45s] =============================================================================================
[04/05 20:48:10     45s]  Step TAT Report for GlobalOpt #1
[04/05 20:48:10     45s] =============================================================================================
[04/05 20:48:10     45s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 20:48:10     45s] ---------------------------------------------------------------------------------------------
[04/05 20:48:10     45s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.2
[04/05 20:48:10     45s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  41.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/05 20:48:10     45s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:10     45s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[04/05 20:48:10     45s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[04/05 20:48:10     45s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:10     45s] [ TransformInit          ]      1   0:00:00.7  (  44.6 % )     0:00:00.7 /  0:00:00.7    1.0
[04/05 20:48:10     45s] [ MISC                   ]          0:00:00.2  (  12.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 20:48:10     45s] ---------------------------------------------------------------------------------------------
[04/05 20:48:10     45s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[04/05 20:48:10     45s] ---------------------------------------------------------------------------------------------
[04/05 20:48:10     45s] 
[04/05 20:48:10     45s] End: GigaOpt Global Optimization
[04/05 20:48:10     45s] *** Check timing (0:00:00.0)
[04/05 20:48:10     45s] Deleting Lib Analyzer.
[04/05 20:48:10     45s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/05 20:48:10     45s] ### Creating LA Mngr. totSessionCpu=0:00:45.5 mem=1324.7M
[04/05 20:48:10     45s] ### Creating LA Mngr, finished. totSessionCpu=0:00:45.5 mem=1324.7M
[04/05 20:48:10     45s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/05 20:48:10     45s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 20:48:10     45s] ### Creating PhyDesignMc. totSessionCpu=0:00:45.6 mem=1343.8M
[04/05 20:48:10     45s] OPERPROF: Starting DPlace-Init at level 1, MEM:1343.8M
[04/05 20:48:10     45s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 20:48:10     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1343.8M
[04/05 20:48:10     45s] OPERPROF:     Starting CMU at level 3, MEM:1343.8M
[04/05 20:48:10     45s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1343.8M
[04/05 20:48:10     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1343.8M
[04/05 20:48:10     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1343.8MB).
[04/05 20:48:10     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1343.8M
[04/05 20:48:10     45s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 20:48:10     45s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:45.6 mem=1343.8M
[04/05 20:48:10     45s] Begin: Area Reclaim Optimization
[04/05 20:48:10     45s] 
[04/05 20:48:10     45s] Creating Lib Analyzer ...
[04/05 20:48:10     45s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:10     45s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 20:48:10     45s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 20:48:10     45s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 20:48:10     45s] 
[04/05 20:48:10     45s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 20:48:11     46s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:46.2 mem=1345.8M
[04/05 20:48:11     46s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:46.2 mem=1345.8M
[04/05 20:48:11     46s] Creating Lib Analyzer, finished. 
[04/05 20:48:11     46s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:46.2/0:00:52.7 (0.9), mem = 1345.8M
[04/05 20:48:11     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18185.3
[04/05 20:48:11     46s] 
[04/05 20:48:11     46s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/05 20:48:11     46s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1345.8M
[04/05 20:48:11     46s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1345.8M
[04/05 20:48:11     46s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.92
[04/05 20:48:11     46s] +----------+---------+--------+--------+------------+--------+
[04/05 20:48:11     46s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/05 20:48:11     46s] +----------+---------+--------+--------+------------+--------+
[04/05 20:48:11     46s] |    59.92%|        -|   0.000|   0.000|   0:00:00.0| 1345.8M|
[04/05 20:48:11     46s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1364.8M|
[04/05 20:48:11     46s] #optDebug: <stH: 1.4000 MiSeL: 41.8970>
[04/05 20:48:11     46s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1364.8M|
[04/05 20:48:11     46s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1364.8M|
[04/05 20:48:11     46s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1364.8M|
[04/05 20:48:11     46s] #optDebug: <stH: 1.4000 MiSeL: 41.8970>
[04/05 20:48:11     46s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1364.8M|
[04/05 20:48:11     46s] +----------+---------+--------+--------+------------+--------+
[04/05 20:48:11     46s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.92
[04/05 20:48:11     46s] 
[04/05 20:48:11     46s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/05 20:48:11     46s] --------------------------------------------------------------
[04/05 20:48:11     46s] |                                   | Total     | Sequential |
[04/05 20:48:11     46s] --------------------------------------------------------------
[04/05 20:48:11     46s] | Num insts resized                 |       0  |       0    |
[04/05 20:48:11     46s] | Num insts undone                  |       0  |       0    |
[04/05 20:48:11     46s] | Num insts Downsized               |       0  |       0    |
[04/05 20:48:11     46s] | Num insts Samesized               |       0  |       0    |
[04/05 20:48:11     46s] | Num insts Upsized                 |       0  |       0    |
[04/05 20:48:11     46s] | Num multiple commits+uncommits    |       0  |       -    |
[04/05 20:48:11     46s] --------------------------------------------------------------
[04/05 20:48:11     46s] Bottom Preferred Layer:
[04/05 20:48:11     46s]     None
[04/05 20:48:11     46s] Via Pillar Rule:
[04/05 20:48:11     46s]     None
[04/05 20:48:11     46s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[04/05 20:48:11     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18185.3
[04/05 20:48:11     46s] *** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:46.6/0:00:53.1 (0.9), mem = 1364.8M
[04/05 20:48:11     46s] 
[04/05 20:48:11     46s] =============================================================================================
[04/05 20:48:11     46s]  Step TAT Report for AreaOpt #1
[04/05 20:48:11     46s] =============================================================================================
[04/05 20:48:11     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 20:48:11     46s] ---------------------------------------------------------------------------------------------
[04/05 20:48:11     46s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:11     46s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  62.2 % )     0:00:00.6 /  0:00:00.6    1.0
[04/05 20:48:11     46s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:11     46s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:11     46s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:11     46s] [ OptSingleIteration     ]      5   0:00:00.0  (   5.0 % )     0:00:00.2 /  0:00:00.3    1.0
[04/05 20:48:11     46s] [ OptGetWeight           ]     48   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:11     46s] [ OptEval                ]     48   0:00:00.2  (  18.0 % )     0:00:00.2 /  0:00:00.2    1.1
[04/05 20:48:11     46s] [ OptCommit              ]     48   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[04/05 20:48:11     46s] [ PostCommitDelayCalc    ]     48   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:11     46s] [ MISC                   ]          0:00:00.1  (  12.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/05 20:48:11     46s] ---------------------------------------------------------------------------------------------
[04/05 20:48:11     46s]  AreaOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[04/05 20:48:11     46s] ---------------------------------------------------------------------------------------------
[04/05 20:48:11     46s] 
[04/05 20:48:11     46s] Executing incremental physical updates
[04/05 20:48:11     46s] Executing incremental physical updates
[04/05 20:48:11     46s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 20:48:11     46s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1326.76M, totSessionCpu=0:00:47).
[04/05 20:48:11     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1326.8M
[04/05 20:48:11     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1326.8M
[04/05 20:48:11     46s] **INFO: Flow update: Design is easy to close.
[04/05 20:48:11     46s] 
[04/05 20:48:11     46s] *** Start incrementalPlace ***
[04/05 20:48:11     46s] User Input Parameters:
[04/05 20:48:11     46s] - Congestion Driven    : On
[04/05 20:48:11     46s] - Timing Driven        : On
[04/05 20:48:11     46s] - Area-Violation Based : On
[04/05 20:48:11     46s] - Start Rollback Level : -5
[04/05 20:48:11     46s] - Legalized            : On
[04/05 20:48:11     46s] - Window Based         : Off
[04/05 20:48:11     46s] - eDen incr mode       : Off
[04/05 20:48:11     46s] - Small incr mode      : Off
[04/05 20:48:11     46s] 
[04/05 20:48:11     46s] no activity file in design. spp won't run.
[04/05 20:48:12     46s] Collecting buffer chain nets ...
[04/05 20:48:12     46s] No Views given, use default active views for adaptive view pruning
[04/05 20:48:12     46s] SKP will enable view:
[04/05 20:48:12     46s]   analysis_slow
[04/05 20:48:12     46s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1328.8M
[04/05 20:48:12     46s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.008, MEM:1328.8M
[04/05 20:48:12     46s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1328.8M
[04/05 20:48:12     46s] Starting Early Global Route congestion estimation: mem = 1328.8M
[04/05 20:48:12     46s] (I)       Started Loading and Dumping File ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Reading DB...
[04/05 20:48:12     46s] (I)       Read data from FE... (mem=1328.8M)
[04/05 20:48:12     46s] (I)       Read nodes and places... (mem=1328.8M)
[04/05 20:48:12     46s] (I)       Done Read nodes and places (cpu=0.010s, mem=1328.8M)
[04/05 20:48:12     46s] (I)       Read nets... (mem=1328.8M)
[04/05 20:48:12     46s] (I)       Done Read nets (cpu=0.000s, mem=1328.8M)
[04/05 20:48:12     46s] (I)       Done Read data from FE (cpu=0.010s, mem=1328.8M)
[04/05 20:48:12     46s] (I)       before initializing RouteDB syMemory usage = 1328.8 MB
[04/05 20:48:12     46s] (I)       == Non-default Options ==
[04/05 20:48:12     46s] (I)       Maximum routing layer                              : 10
[04/05 20:48:12     46s] (I)       Use non-blocking free Dbs wires                    : false
[04/05 20:48:12     46s] (I)       Counted 385 PG shapes. We will not process PG shapes layer by layer.
[04/05 20:48:12     46s] (I)       Use row-based GCell size
[04/05 20:48:12     46s] (I)       GCell unit size  : 2800
[04/05 20:48:12     46s] (I)       GCell multiplier : 1
[04/05 20:48:12     46s] (I)       build grid graph
[04/05 20:48:12     46s] (I)       build grid graph start
[04/05 20:48:12     46s] [NR-eGR] Track table information for default rule: 
[04/05 20:48:12     46s] [NR-eGR] metal1 has no routable track
[04/05 20:48:12     46s] [NR-eGR] metal2 has single uniform track structure
[04/05 20:48:12     46s] [NR-eGR] metal3 has single uniform track structure
[04/05 20:48:12     46s] [NR-eGR] metal4 has single uniform track structure
[04/05 20:48:12     46s] [NR-eGR] metal5 has single uniform track structure
[04/05 20:48:12     46s] [NR-eGR] metal6 has single uniform track structure
[04/05 20:48:12     46s] [NR-eGR] metal7 has single uniform track structure
[04/05 20:48:12     46s] [NR-eGR] metal8 has single uniform track structure
[04/05 20:48:12     46s] [NR-eGR] metal9 has single uniform track structure
[04/05 20:48:12     46s] [NR-eGR] metal10 has single uniform track structure
[04/05 20:48:12     46s] (I)       build grid graph end
[04/05 20:48:12     46s] (I)       ===========================================================================
[04/05 20:48:12     46s] (I)       == Report All Rule Vias ==
[04/05 20:48:12     46s] (I)       ===========================================================================
[04/05 20:48:12     46s] (I)        Via Rule : (Default)
[04/05 20:48:12     46s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/05 20:48:12     46s] (I)       ---------------------------------------------------------------------------
[04/05 20:48:12     46s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/05 20:48:12     46s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/05 20:48:12     46s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/05 20:48:12     46s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/05 20:48:12     46s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/05 20:48:12     46s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/05 20:48:12     46s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/05 20:48:12     46s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/05 20:48:12     46s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/05 20:48:12     46s] (I)       ===========================================================================
[04/05 20:48:12     46s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Num PG vias on layer 2 : 0
[04/05 20:48:12     46s] (I)       Num PG vias on layer 3 : 0
[04/05 20:48:12     46s] (I)       Num PG vias on layer 4 : 0
[04/05 20:48:12     46s] (I)       Num PG vias on layer 5 : 0
[04/05 20:48:12     46s] (I)       Num PG vias on layer 6 : 0
[04/05 20:48:12     46s] (I)       Num PG vias on layer 7 : 0
[04/05 20:48:12     46s] (I)       Num PG vias on layer 8 : 0
[04/05 20:48:12     46s] (I)       Num PG vias on layer 9 : 0
[04/05 20:48:12     46s] (I)       Num PG vias on layer 10 : 0
[04/05 20:48:12     46s] [NR-eGR] Read 633 PG shapes
[04/05 20:48:12     46s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] [NR-eGR] #Routing Blockages  : 0
[04/05 20:48:12     46s] [NR-eGR] #Instance Blockages : 0
[04/05 20:48:12     46s] [NR-eGR] #PG Blockages       : 633
[04/05 20:48:12     46s] [NR-eGR] #Halo Blockages     : 0
[04/05 20:48:12     46s] [NR-eGR] #Boundary Blockages : 0
[04/05 20:48:12     46s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/05 20:48:12     46s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/05 20:48:12     46s] (I)       readDataFromPlaceDB
[04/05 20:48:12     46s] (I)       Read net information..
[04/05 20:48:12     46s] [NR-eGR] Read numTotalNets=298  numIgnoredNets=0
[04/05 20:48:12     46s] (I)       Read testcase time = 0.000 seconds
[04/05 20:48:12     46s] 
[04/05 20:48:12     46s] (I)       early_global_route_priority property id does not exist.
[04/05 20:48:12     46s] (I)       Start initializing grid graph
[04/05 20:48:12     46s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/05 20:48:12     46s] (I)       End initializing grid graph
[04/05 20:48:12     46s] (I)       Model blockages into capacity
[04/05 20:48:12     46s] (I)       Read Num Blocks=633  Num Prerouted Wires=0  Num CS=0
[04/05 20:48:12     46s] (I)       Started Modeling ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Layer 1 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:12     46s] (I)       Layer 2 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:12     46s] (I)       Layer 3 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:12     46s] (I)       Layer 4 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:12     46s] (I)       Layer 5 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:12     46s] (I)       Layer 6 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:12     46s] (I)       Layer 7 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:12     46s] (I)       Layer 8 (H) : #blockages 67 : #preroutes 0
[04/05 20:48:12     46s] (I)       Layer 9 (V) : #blockages 34 : #preroutes 0
[04/05 20:48:12     46s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       -- layer congestion ratio --
[04/05 20:48:12     46s] (I)       Layer 1 : 0.100000
[04/05 20:48:12     46s] (I)       Layer 2 : 0.700000
[04/05 20:48:12     46s] (I)       Layer 3 : 0.700000
[04/05 20:48:12     46s] (I)       Layer 4 : 0.700000
[04/05 20:48:12     46s] (I)       Layer 5 : 0.700000
[04/05 20:48:12     46s] (I)       Layer 6 : 0.700000
[04/05 20:48:12     46s] (I)       Layer 7 : 0.700000
[04/05 20:48:12     46s] (I)       Layer 8 : 0.700000
[04/05 20:48:12     46s] (I)       Layer 9 : 0.700000
[04/05 20:48:12     46s] (I)       Layer 10 : 0.700000
[04/05 20:48:12     46s] (I)       ----------------------------
[04/05 20:48:12     46s] (I)       Number of ignored nets = 0
[04/05 20:48:12     46s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/05 20:48:12     46s] (I)       Number of clock nets = 0.  Ignored: No
[04/05 20:48:12     46s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/05 20:48:12     46s] (I)       Number of special nets = 0.  Ignored: Yes
[04/05 20:48:12     46s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/05 20:48:12     46s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/05 20:48:12     46s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/05 20:48:12     46s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/05 20:48:12     46s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/05 20:48:12     46s] (I)       Before initializing Early Global Route syMemory usage = 1328.8 MB
[04/05 20:48:12     46s] (I)       Ndr track 0 does not exist
[04/05 20:48:12     46s] (I)       ---------------------Grid Graph Info--------------------
[04/05 20:48:12     46s] (I)       Routing area        : (0, 0) - (67260, 63280)
[04/05 20:48:12     46s] (I)       Core area           : (12160, 12040) - (55100, 51240)
[04/05 20:48:12     46s] (I)       Site width          :   380  (dbu)
[04/05 20:48:12     46s] (I)       Row height          :  2800  (dbu)
[04/05 20:48:12     46s] (I)       GCell width         :  2800  (dbu)
[04/05 20:48:12     46s] (I)       GCell height        :  2800  (dbu)
[04/05 20:48:12     46s] (I)       Grid                :    24    23    10
[04/05 20:48:12     46s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/05 20:48:12     46s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/05 20:48:12     46s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/05 20:48:12     46s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/05 20:48:12     46s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/05 20:48:12     46s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/05 20:48:12     46s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/05 20:48:12     46s] (I)       First track coord   :     0   190   140   590   420   590  2100  2270  2580  2270
[04/05 20:48:12     46s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/05 20:48:12     46s] (I)       Total num of tracks :     0   177   226   119   113   119    37    39    19    20
[04/05 20:48:12     46s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/05 20:48:12     46s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/05 20:48:12     46s] (I)       --------------------------------------------------------
[04/05 20:48:12     46s] 
[04/05 20:48:12     46s] [NR-eGR] ============ Routing rule table ============
[04/05 20:48:12     46s] [NR-eGR] Rule id: 0  Nets: 298 
[04/05 20:48:12     46s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/05 20:48:12     46s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/05 20:48:12     46s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 20:48:12     46s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 20:48:12     46s] [NR-eGR] ========================================
[04/05 20:48:12     46s] [NR-eGR] 
[04/05 20:48:12     46s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/05 20:48:12     46s] (I)       blocked tracks on layer2 : = 652 / 4071 (16.02%)
[04/05 20:48:12     46s] (I)       blocked tracks on layer3 : = 152 / 5424 (2.80%)
[04/05 20:48:12     46s] (I)       blocked tracks on layer4 : = 488 / 2737 (17.83%)
[04/05 20:48:12     46s] (I)       blocked tracks on layer5 : = 152 / 2712 (5.60%)
[04/05 20:48:12     46s] (I)       blocked tracks on layer6 : = 560 / 2737 (20.46%)
[04/05 20:48:12     46s] (I)       blocked tracks on layer7 : = 174 / 888 (19.59%)
[04/05 20:48:12     46s] (I)       blocked tracks on layer8 : = 228 / 897 (25.42%)
[04/05 20:48:12     46s] (I)       blocked tracks on layer9 : = 179 / 456 (39.25%)
[04/05 20:48:12     46s] (I)       blocked tracks on layer10 : = 262 / 460 (56.96%)
[04/05 20:48:12     46s] (I)       After initializing Early Global Route syMemory usage = 1328.8 MB
[04/05 20:48:12     46s] (I)       Finished Loading and Dumping File ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Reset routing kernel
[04/05 20:48:12     46s] (I)       Started Global Routing ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       ============= Initialization =============
[04/05 20:48:12     46s] (I)       totalPins=797  totalGlobalPin=706 (88.58%)
[04/05 20:48:12     46s] (I)       Started Net group 1 ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Started Build MST ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Generate topology with single threads
[04/05 20:48:12     46s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       total 2D Cap : 18605 = (8847 H, 9758 V)
[04/05 20:48:12     46s] [NR-eGR] Layer group 1: route 298 net(s) in layer range [2, 10]
[04/05 20:48:12     46s] (I)       
[04/05 20:48:12     46s] (I)       ============  Phase 1a Route ============
[04/05 20:48:12     46s] (I)       Started Phase 1a ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Started Pattern routing ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 20:48:12     46s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       
[04/05 20:48:12     46s] (I)       ============  Phase 1b Route ============
[04/05 20:48:12     46s] (I)       Started Phase 1b ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 20:48:12     46s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.004800e+03um
[04/05 20:48:12     46s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       
[04/05 20:48:12     46s] (I)       ============  Phase 1c Route ============
[04/05 20:48:12     46s] (I)       Started Phase 1c ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 20:48:12     46s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       
[04/05 20:48:12     46s] (I)       ============  Phase 1d Route ============
[04/05 20:48:12     46s] (I)       Started Phase 1d ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 20:48:12     46s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       
[04/05 20:48:12     46s] (I)       ============  Phase 1e Route ============
[04/05 20:48:12     46s] (I)       Started Phase 1e ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Started Route legalization ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 20:48:12     46s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.004800e+03um
[04/05 20:48:12     46s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Started Layer assignment ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Running layer assignment with 1 threads
[04/05 20:48:12     46s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       
[04/05 20:48:12     46s] (I)       ============  Phase 1l Route ============
[04/05 20:48:12     46s] (I)       Started Phase 1l ( Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       
[04/05 20:48:12     46s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/05 20:48:12     46s] [NR-eGR]                        OverCon            
[04/05 20:48:12     46s] [NR-eGR]                         #Gcell     %Gcell
[04/05 20:48:12     46s] [NR-eGR]       Layer                (0)    OverCon 
[04/05 20:48:12     46s] [NR-eGR] ----------------------------------------------
[04/05 20:48:12     46s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:12     46s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:12     46s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:12     46s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:12     46s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:12     46s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:12     46s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:12     46s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:12     46s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:12     46s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:12     46s] [NR-eGR] ----------------------------------------------
[04/05 20:48:12     46s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/05 20:48:12     46s] [NR-eGR] 
[04/05 20:48:12     46s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1328.76 MB )
[04/05 20:48:12     46s] (I)       total 2D Cap : 18755 = (8913 H, 9842 V)
[04/05 20:48:12     46s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/05 20:48:12     46s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/05 20:48:12     46s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1328.8M
[04/05 20:48:12     46s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.064, MEM:1328.8M
[04/05 20:48:12     46s] OPERPROF: Starting HotSpotCal at level 1, MEM:1328.8M
[04/05 20:48:12     46s] [hotspot] +------------+---------------+---------------+
[04/05 20:48:12     46s] [hotspot] |            |   max hotspot | total hotspot |
[04/05 20:48:12     46s] [hotspot] +------------+---------------+---------------+
[04/05 20:48:12     46s] [hotspot] | normalized |          0.00 |          0.00 |
[04/05 20:48:12     46s] [hotspot] +------------+---------------+---------------+
[04/05 20:48:12     46s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/05 20:48:12     46s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/05 20:48:12     46s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1328.8M
[04/05 20:48:12     46s] 
[04/05 20:48:12     46s] === incrementalPlace Internal Loop 1 ===
[04/05 20:48:12     46s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/05 20:48:12     46s] OPERPROF: Starting IPInitSPData at level 1, MEM:1328.8M
[04/05 20:48:12     46s] #spOpts: N=45 minPadR=1.1 
[04/05 20:48:12     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1328.8M
[04/05 20:48:12     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1328.8M
[04/05 20:48:12     46s] OPERPROF:   Starting post-place ADS at level 2, MEM:1328.8M
[04/05 20:48:12     46s] ADSU 0.599 -> 0.599. GS 11.200
[04/05 20:48:12     46s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:1328.8M
[04/05 20:48:12     46s] OPERPROF:   Starting spMPad at level 2, MEM:1328.8M
[04/05 20:48:12     46s] OPERPROF:     Starting spContextMPad at level 3, MEM:1328.8M
[04/05 20:48:12     46s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1328.8M
[04/05 20:48:12     46s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:1328.8M
[04/05 20:48:12     46s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1328.8M
[04/05 20:48:12     46s] no activity file in design. spp won't run.
[04/05 20:48:12     46s] [spp] 0
[04/05 20:48:12     46s] [adp] 0:1:1:3
[04/05 20:48:12     46s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:1328.8M
[04/05 20:48:12     46s] SP #FI/SF FL/PI 0/0 233/0
[04/05 20:48:12     46s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.020, MEM:1328.8M
[04/05 20:48:12     46s] PP off. flexM 0
[04/05 20:48:12     46s] OPERPROF: Starting CDPad at level 1, MEM:1328.8M
[04/05 20:48:12     46s] 3DP is on.
[04/05 20:48:12     46s] 3DP OF M2 0.000, M4 0.000. Diff 0
[04/05 20:48:12     46s] design sh 0.147.
[04/05 20:48:12     46s] design sh 0.147.
[04/05 20:48:12     46s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[04/05 20:48:12     46s] design sh 0.147.
[04/05 20:48:12     46s] CDPadU 0.806 -> 0.667. R=0.599, N=233, GS=1.400
[04/05 20:48:12     46s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.007, MEM:1328.8M
[04/05 20:48:12     46s] OPERPROF: Starting InitSKP at level 1, MEM:1328.8M
[04/05 20:48:12     46s] no activity file in design. spp won't run.
[04/05 20:48:12     46s] no activity file in design. spp won't run.
[04/05 20:48:12     46s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[04/05 20:48:12     46s] SKP cleared!
[04/05 20:48:12     46s] OPERPROF: Finished InitSKP at level 1, CPU:0.070, REAL:0.069, MEM:1328.8M
[04/05 20:48:12     46s] NP #FI/FS/SF FL/PI: 0/0/0 233/0
[04/05 20:48:12     46s] no activity file in design. spp won't run.
[04/05 20:48:12     46s] OPERPROF: Starting npPlace at level 1, MEM:1328.8M
[04/05 20:48:12     46s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[04/05 20:48:12     46s] No instances found in the vector
[04/05 20:48:12     46s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1328.8M, DRC: 0)
[04/05 20:48:12     46s] 0 (out of 0) MH cells were successfully legalized.
[04/05 20:48:12     47s] Iteration  4: Total net bbox = 2.019e+03 (1.20e+03 8.21e+02)
[04/05 20:48:12     47s]               Est.  stn bbox = 2.039e+03 (1.21e+03 8.28e+02)
[04/05 20:48:12     47s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1330.2M
[04/05 20:48:12     47s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.093, MEM:1330.2M
[04/05 20:48:12     47s] no activity file in design. spp won't run.
[04/05 20:48:12     47s] NP #FI/FS/SF FL/PI: 0/0/0 233/0
[04/05 20:48:12     47s] no activity file in design. spp won't run.
[04/05 20:48:12     47s] OPERPROF: Starting npPlace at level 1, MEM:1330.2M
[04/05 20:48:12     47s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[04/05 20:48:12     47s] No instances found in the vector
[04/05 20:48:12     47s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1330.2M, DRC: 0)
[04/05 20:48:12     47s] 0 (out of 0) MH cells were successfully legalized.
[04/05 20:48:12     47s] Iteration  5: Total net bbox = 1.978e+03 (1.15e+03 8.24e+02)
[04/05 20:48:12     47s]               Est.  stn bbox = 1.995e+03 (1.16e+03 8.30e+02)
[04/05 20:48:12     47s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1330.2M
[04/05 20:48:12     47s] OPERPROF: Finished npPlace at level 1, CPU:0.180, REAL:0.138, MEM:1330.2M
[04/05 20:48:12     47s] no activity file in design. spp won't run.
[04/05 20:48:12     47s] NP #FI/FS/SF FL/PI: 0/0/0 233/0
[04/05 20:48:12     47s] no activity file in design. spp won't run.
[04/05 20:48:12     47s] OPERPROF: Starting npPlace at level 1, MEM:1330.2M
[04/05 20:48:12     47s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[04/05 20:48:12     47s] No instances found in the vector
[04/05 20:48:12     47s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1330.2M, DRC: 0)
[04/05 20:48:12     47s] 0 (out of 0) MH cells were successfully legalized.
[04/05 20:48:12     47s] Iteration  6: Total net bbox = 2.017e+03 (1.17e+03 8.49e+02)
[04/05 20:48:12     47s]               Est.  stn bbox = 2.036e+03 (1.18e+03 8.56e+02)
[04/05 20:48:12     47s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1330.2M
[04/05 20:48:12     47s] OPERPROF: Finished npPlace at level 1, CPU:0.270, REAL:0.241, MEM:1330.2M
[04/05 20:48:12     47s] no activity file in design. spp won't run.
[04/05 20:48:12     47s] NP #FI/FS/SF FL/PI: 0/0/0 233/0
[04/05 20:48:12     47s] no activity file in design. spp won't run.
[04/05 20:48:12     47s] OPERPROF: Starting npPlace at level 1, MEM:1330.2M
[04/05 20:48:12     47s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[04/05 20:48:12     47s] No instances found in the vector
[04/05 20:48:12     47s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1330.2M, DRC: 0)
[04/05 20:48:12     47s] 0 (out of 0) MH cells were successfully legalized.
[04/05 20:48:13     47s] Iteration  7: Total net bbox = 2.100e+03 (1.21e+03 8.88e+02)
[04/05 20:48:13     47s]               Est.  stn bbox = 2.120e+03 (1.22e+03 8.95e+02)
[04/05 20:48:13     47s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1330.2M
[04/05 20:48:13     47s] OPERPROF: Finished npPlace at level 1, CPU:0.330, REAL:0.300, MEM:1330.2M
[04/05 20:48:13     47s] Move report: Timing Driven Placement moves 233 insts, mean move: 2.01 um, max move: 7.61 um
[04/05 20:48:13     47s] 	Max move on inst (RTDO6_6/U2): (24.70, 10.22) --> (18.45, 8.87)
[04/05 20:48:13     47s] no activity file in design. spp won't run.
[04/05 20:48:13     47s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1330.2M
[04/05 20:48:13     47s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1330.2M
[04/05 20:48:13     47s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1330.2M
[04/05 20:48:13     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1330.2M
[04/05 20:48:13     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1330.2M
[04/05 20:48:13     47s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.004, MEM:1330.2M
[04/05 20:48:13     47s] 
[04/05 20:48:13     47s] Finished Incremental Placement (cpu=0:00:01.0, real=0:00:01.0, mem=1330.2M)
[04/05 20:48:13     47s] CongRepair sets shifter mode to gplace
[04/05 20:48:13     47s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1330.2M
[04/05 20:48:13     47s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1330.2M
[04/05 20:48:13     47s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1330.2M
[04/05 20:48:13     47s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 20:48:13     47s] All LLGs are deleted
[04/05 20:48:13     47s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1330.2M
[04/05 20:48:13     47s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1330.2M
[04/05 20:48:13     47s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1330.2M
[04/05 20:48:13     47s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1330.2M
[04/05 20:48:13     47s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 20:48:13     47s] Fast DP-INIT is on for default
[04/05 20:48:13     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 20:48:13     47s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.050, REAL:0.037, MEM:1322.9M
[04/05 20:48:13     47s] OPERPROF:         Starting CMU at level 5, MEM:1322.9M
[04/05 20:48:13     47s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1322.9M
[04/05 20:48:13     47s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.039, MEM:1322.9M
[04/05 20:48:13     47s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1322.9MB).
[04/05 20:48:13     47s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.045, MEM:1322.9M
[04/05 20:48:13     47s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.045, MEM:1322.9M
[04/05 20:48:13     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18185.2
[04/05 20:48:13     47s] OPERPROF:   Starting RefinePlace at level 2, MEM:1322.9M
[04/05 20:48:13     47s] *** Starting refinePlace (0:00:47.8 mem=1322.9M) ***
[04/05 20:48:13     47s] Total net bbox length = 2.090e+03 (1.175e+03 9.150e+02) (ext = 1.277e+03)
[04/05 20:48:13     47s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 20:48:13     47s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1322.9M
[04/05 20:48:13     47s] Starting refinePlace ...
[04/05 20:48:13     47s] ** Cut row section cpu time 0:00:00.0.
[04/05 20:48:13     47s]    Spread Effort: high, pre-route mode, useDDP on.
[04/05 20:48:13     47s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1322.9MB) @(0:00:47.9 - 0:00:47.9).
[04/05 20:48:13     47s] Move report: preRPlace moves 233 insts, mean move: 0.33 um, max move: 1.17 um
[04/05 20:48:13     47s] 	Max move on inst (PG_generate_18__PG/U2): (6.37, 16.53) --> (6.84, 17.22)
[04/05 20:48:13     47s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[04/05 20:48:13     47s] wireLenOptFixPriorityInst 0 inst fixed
[04/05 20:48:13     47s] Placement tweakage begins.
[04/05 20:48:13     47s] wire length = 2.161e+03
[04/05 20:48:13     47s] wire length = 2.113e+03
[04/05 20:48:13     47s] Placement tweakage ends.
[04/05 20:48:13     47s] Move report: tweak moves 22 insts, mean move: 0.85 um, max move: 1.52 um
[04/05 20:48:13     47s] 	Max move on inst (PG_generate_14__PG/U2): (10.64, 10.22) --> (9.12, 10.22)
[04/05 20:48:13     47s] 
[04/05 20:48:13     47s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/05 20:48:13     47s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 20:48:13     47s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1322.9MB) @(0:00:47.9 - 0:00:47.9).
[04/05 20:48:13     47s] Move report: Detail placement moves 233 insts, mean move: 0.38 um, max move: 1.92 um
[04/05 20:48:13     47s] 	Max move on inst (level1_dot_operator_forward_tree_19__DO1/U2): (8.72, 16.38) --> (10.07, 15.82)
[04/05 20:48:13     47s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1322.9MB
[04/05 20:48:13     47s] Statistics of distance of Instance movement in refine placement:
[04/05 20:48:13     47s]   maximum (X+Y) =         1.92 um
[04/05 20:48:13     47s]   inst (level1_dot_operator_forward_tree_19__DO1/U2) with max move: (8.719, 16.384) -> (10.07, 15.82)
[04/05 20:48:13     47s]   mean    (X+Y) =         0.38 um
[04/05 20:48:13     47s] Summary Report:
[04/05 20:48:13     47s] Instances move: 233 (out of 233 movable)
[04/05 20:48:13     47s] Instances flipped: 0
[04/05 20:48:13     47s] Mean displacement: 0.38 um
[04/05 20:48:13     47s] Max displacement: 1.92 um (Instance: level1_dot_operator_forward_tree_19__DO1/U2) (8.719, 16.384) -> (10.07, 15.82)
[04/05 20:48:13     47s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[04/05 20:48:13     47s] Total instances moved : 233
[04/05 20:48:13     47s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.040, REAL:0.043, MEM:1322.9M
[04/05 20:48:13     47s] Total net bbox length = 2.071e+03 (1.137e+03 9.338e+02) (ext = 1.276e+03)
[04/05 20:48:13     47s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1322.9MB
[04/05 20:48:13     47s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1322.9MB) @(0:00:47.8 - 0:00:47.9).
[04/05 20:48:13     47s] *** Finished refinePlace (0:00:47.9 mem=1322.9M) ***
[04/05 20:48:13     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18185.2
[04/05 20:48:13     47s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.051, MEM:1322.9M
[04/05 20:48:13     47s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.110, REAL:0.098, MEM:1322.9M
[04/05 20:48:13     47s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1322.9M
[04/05 20:48:13     47s] Starting Early Global Route congestion estimation: mem = 1322.9M
[04/05 20:48:13     47s] (I)       Started Loading and Dumping File ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Reading DB...
[04/05 20:48:13     47s] (I)       Read data from FE... (mem=1322.9M)
[04/05 20:48:13     47s] (I)       Read nodes and places... (mem=1322.9M)
[04/05 20:48:13     47s] (I)       Done Read nodes and places (cpu=0.000s, mem=1322.9M)
[04/05 20:48:13     47s] (I)       Read nets... (mem=1322.9M)
[04/05 20:48:13     47s] (I)       Done Read nets (cpu=0.000s, mem=1322.9M)
[04/05 20:48:13     47s] (I)       Done Read data from FE (cpu=0.000s, mem=1322.9M)
[04/05 20:48:13     47s] (I)       before initializing RouteDB syMemory usage = 1322.9 MB
[04/05 20:48:13     47s] (I)       == Non-default Options ==
[04/05 20:48:13     47s] (I)       Maximum routing layer                              : 10
[04/05 20:48:13     47s] (I)       Use non-blocking free Dbs wires                    : false
[04/05 20:48:13     47s] (I)       Counted 385 PG shapes. We will not process PG shapes layer by layer.
[04/05 20:48:13     47s] (I)       Use row-based GCell size
[04/05 20:48:13     47s] (I)       GCell unit size  : 2800
[04/05 20:48:13     47s] (I)       GCell multiplier : 1
[04/05 20:48:13     47s] (I)       build grid graph
[04/05 20:48:13     47s] (I)       build grid graph start
[04/05 20:48:13     47s] [NR-eGR] Track table information for default rule: 
[04/05 20:48:13     47s] [NR-eGR] metal1 has no routable track
[04/05 20:48:13     47s] [NR-eGR] metal2 has single uniform track structure
[04/05 20:48:13     47s] [NR-eGR] metal3 has single uniform track structure
[04/05 20:48:13     47s] [NR-eGR] metal4 has single uniform track structure
[04/05 20:48:13     47s] [NR-eGR] metal5 has single uniform track structure
[04/05 20:48:13     47s] [NR-eGR] metal6 has single uniform track structure
[04/05 20:48:13     47s] [NR-eGR] metal7 has single uniform track structure
[04/05 20:48:13     47s] [NR-eGR] metal8 has single uniform track structure
[04/05 20:48:13     47s] [NR-eGR] metal9 has single uniform track structure
[04/05 20:48:13     47s] [NR-eGR] metal10 has single uniform track structure
[04/05 20:48:13     47s] (I)       build grid graph end
[04/05 20:48:13     47s] (I)       ===========================================================================
[04/05 20:48:13     47s] (I)       == Report All Rule Vias ==
[04/05 20:48:13     47s] (I)       ===========================================================================
[04/05 20:48:13     47s] (I)        Via Rule : (Default)
[04/05 20:48:13     47s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/05 20:48:13     47s] (I)       ---------------------------------------------------------------------------
[04/05 20:48:13     47s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/05 20:48:13     47s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/05 20:48:13     47s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/05 20:48:13     47s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/05 20:48:13     47s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/05 20:48:13     47s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/05 20:48:13     47s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/05 20:48:13     47s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/05 20:48:13     47s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/05 20:48:13     47s] (I)       ===========================================================================
[04/05 20:48:13     47s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Num PG vias on layer 2 : 0
[04/05 20:48:13     47s] (I)       Num PG vias on layer 3 : 0
[04/05 20:48:13     47s] (I)       Num PG vias on layer 4 : 0
[04/05 20:48:13     47s] (I)       Num PG vias on layer 5 : 0
[04/05 20:48:13     47s] (I)       Num PG vias on layer 6 : 0
[04/05 20:48:13     47s] (I)       Num PG vias on layer 7 : 0
[04/05 20:48:13     47s] (I)       Num PG vias on layer 8 : 0
[04/05 20:48:13     47s] (I)       Num PG vias on layer 9 : 0
[04/05 20:48:13     47s] (I)       Num PG vias on layer 10 : 0
[04/05 20:48:13     47s] [NR-eGR] Read 633 PG shapes
[04/05 20:48:13     47s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] [NR-eGR] #Routing Blockages  : 0
[04/05 20:48:13     47s] [NR-eGR] #Instance Blockages : 0
[04/05 20:48:13     47s] [NR-eGR] #PG Blockages       : 633
[04/05 20:48:13     47s] [NR-eGR] #Halo Blockages     : 0
[04/05 20:48:13     47s] [NR-eGR] #Boundary Blockages : 0
[04/05 20:48:13     47s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/05 20:48:13     47s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/05 20:48:13     47s] (I)       readDataFromPlaceDB
[04/05 20:48:13     47s] (I)       Read net information..
[04/05 20:48:13     47s] [NR-eGR] Read numTotalNets=298  numIgnoredNets=0
[04/05 20:48:13     47s] (I)       Read testcase time = 0.000 seconds
[04/05 20:48:13     47s] 
[04/05 20:48:13     47s] (I)       early_global_route_priority property id does not exist.
[04/05 20:48:13     47s] (I)       Start initializing grid graph
[04/05 20:48:13     47s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/05 20:48:13     47s] (I)       End initializing grid graph
[04/05 20:48:13     47s] (I)       Model blockages into capacity
[04/05 20:48:13     47s] (I)       Read Num Blocks=633  Num Prerouted Wires=0  Num CS=0
[04/05 20:48:13     47s] (I)       Started Modeling ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Layer 1 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:13     47s] (I)       Layer 2 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:13     47s] (I)       Layer 3 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:13     47s] (I)       Layer 4 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:13     47s] (I)       Layer 5 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:13     47s] (I)       Layer 6 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:13     47s] (I)       Layer 7 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:13     47s] (I)       Layer 8 (H) : #blockages 67 : #preroutes 0
[04/05 20:48:13     47s] (I)       Layer 9 (V) : #blockages 34 : #preroutes 0
[04/05 20:48:13     47s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       -- layer congestion ratio --
[04/05 20:48:13     47s] (I)       Layer 1 : 0.100000
[04/05 20:48:13     47s] (I)       Layer 2 : 0.700000
[04/05 20:48:13     47s] (I)       Layer 3 : 0.700000
[04/05 20:48:13     47s] (I)       Layer 4 : 0.700000
[04/05 20:48:13     47s] (I)       Layer 5 : 0.700000
[04/05 20:48:13     47s] (I)       Layer 6 : 0.700000
[04/05 20:48:13     47s] (I)       Layer 7 : 0.700000
[04/05 20:48:13     47s] (I)       Layer 8 : 0.700000
[04/05 20:48:13     47s] (I)       Layer 9 : 0.700000
[04/05 20:48:13     47s] (I)       Layer 10 : 0.700000
[04/05 20:48:13     47s] (I)       ----------------------------
[04/05 20:48:13     47s] (I)       Number of ignored nets = 0
[04/05 20:48:13     47s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/05 20:48:13     47s] (I)       Number of clock nets = 0.  Ignored: No
[04/05 20:48:13     47s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/05 20:48:13     47s] (I)       Number of special nets = 0.  Ignored: Yes
[04/05 20:48:13     47s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/05 20:48:13     47s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/05 20:48:13     47s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/05 20:48:13     47s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/05 20:48:13     47s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/05 20:48:13     47s] (I)       Before initializing Early Global Route syMemory usage = 1322.9 MB
[04/05 20:48:13     47s] (I)       Ndr track 0 does not exist
[04/05 20:48:13     47s] (I)       ---------------------Grid Graph Info--------------------
[04/05 20:48:13     47s] (I)       Routing area        : (0, 0) - (67260, 63280)
[04/05 20:48:13     47s] (I)       Core area           : (12160, 12040) - (55100, 51240)
[04/05 20:48:13     47s] (I)       Site width          :   380  (dbu)
[04/05 20:48:13     47s] (I)       Row height          :  2800  (dbu)
[04/05 20:48:13     47s] (I)       GCell width         :  2800  (dbu)
[04/05 20:48:13     47s] (I)       GCell height        :  2800  (dbu)
[04/05 20:48:13     47s] (I)       Grid                :    24    23    10
[04/05 20:48:13     47s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/05 20:48:13     47s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/05 20:48:13     47s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/05 20:48:13     47s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/05 20:48:13     47s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/05 20:48:13     47s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/05 20:48:13     47s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/05 20:48:13     47s] (I)       First track coord   :     0   190   140   590   420   590  2100  2270  2580  2270
[04/05 20:48:13     47s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/05 20:48:13     47s] (I)       Total num of tracks :     0   177   226   119   113   119    37    39    19    20
[04/05 20:48:13     47s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/05 20:48:13     47s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/05 20:48:13     47s] (I)       --------------------------------------------------------
[04/05 20:48:13     47s] 
[04/05 20:48:13     47s] [NR-eGR] ============ Routing rule table ============
[04/05 20:48:13     47s] [NR-eGR] Rule id: 0  Nets: 298 
[04/05 20:48:13     47s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/05 20:48:13     47s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/05 20:48:13     47s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 20:48:13     47s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 20:48:13     47s] [NR-eGR] ========================================
[04/05 20:48:13     47s] [NR-eGR] 
[04/05 20:48:13     47s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/05 20:48:13     47s] (I)       blocked tracks on layer2 : = 652 / 4071 (16.02%)
[04/05 20:48:13     47s] (I)       blocked tracks on layer3 : = 152 / 5424 (2.80%)
[04/05 20:48:13     47s] (I)       blocked tracks on layer4 : = 488 / 2737 (17.83%)
[04/05 20:48:13     47s] (I)       blocked tracks on layer5 : = 152 / 2712 (5.60%)
[04/05 20:48:13     47s] (I)       blocked tracks on layer6 : = 560 / 2737 (20.46%)
[04/05 20:48:13     47s] (I)       blocked tracks on layer7 : = 174 / 888 (19.59%)
[04/05 20:48:13     47s] (I)       blocked tracks on layer8 : = 228 / 897 (25.42%)
[04/05 20:48:13     47s] (I)       blocked tracks on layer9 : = 179 / 456 (39.25%)
[04/05 20:48:13     47s] (I)       blocked tracks on layer10 : = 262 / 460 (56.96%)
[04/05 20:48:13     47s] (I)       After initializing Early Global Route syMemory usage = 1322.9 MB
[04/05 20:48:13     47s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Reset routing kernel
[04/05 20:48:13     47s] (I)       Started Global Routing ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       ============= Initialization =============
[04/05 20:48:13     47s] (I)       totalPins=797  totalGlobalPin=720 (90.34%)
[04/05 20:48:13     47s] (I)       Started Net group 1 ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Started Build MST ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Generate topology with single threads
[04/05 20:48:13     47s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       total 2D Cap : 18605 = (8847 H, 9758 V)
[04/05 20:48:13     47s] [NR-eGR] Layer group 1: route 298 net(s) in layer range [2, 10]
[04/05 20:48:13     47s] (I)       
[04/05 20:48:13     47s] (I)       ============  Phase 1a Route ============
[04/05 20:48:13     47s] (I)       Started Phase 1a ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Started Pattern routing ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 20:48:13     47s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       
[04/05 20:48:13     47s] (I)       ============  Phase 1b Route ============
[04/05 20:48:13     47s] (I)       Started Phase 1b ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 20:48:13     47s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.989400e+03um
[04/05 20:48:13     47s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       
[04/05 20:48:13     47s] (I)       ============  Phase 1c Route ============
[04/05 20:48:13     47s] (I)       Started Phase 1c ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 20:48:13     47s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       
[04/05 20:48:13     47s] (I)       ============  Phase 1d Route ============
[04/05 20:48:13     47s] (I)       Started Phase 1d ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 20:48:13     47s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       
[04/05 20:48:13     47s] (I)       ============  Phase 1e Route ============
[04/05 20:48:13     47s] (I)       Started Phase 1e ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Started Route legalization ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 20:48:13     47s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.989400e+03um
[04/05 20:48:13     47s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Started Layer assignment ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Running layer assignment with 1 threads
[04/05 20:48:13     47s] (I)       Finished Layer assignment ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       
[04/05 20:48:13     47s] (I)       ============  Phase 1l Route ============
[04/05 20:48:13     47s] (I)       Started Phase 1l ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       
[04/05 20:48:13     47s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/05 20:48:13     47s] [NR-eGR]                        OverCon            
[04/05 20:48:13     47s] [NR-eGR]                         #Gcell     %Gcell
[04/05 20:48:13     47s] [NR-eGR]       Layer                (0)    OverCon 
[04/05 20:48:13     47s] [NR-eGR] ----------------------------------------------
[04/05 20:48:13     47s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:13     47s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:13     47s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:13     47s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:13     47s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:13     47s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:13     47s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:13     47s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:13     47s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:13     47s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:13     47s] [NR-eGR] ----------------------------------------------
[04/05 20:48:13     47s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/05 20:48:13     47s] [NR-eGR] 
[04/05 20:48:13     47s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       total 2D Cap : 18755 = (8913 H, 9842 V)
[04/05 20:48:13     47s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/05 20:48:13     47s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/05 20:48:13     47s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1322.9M
[04/05 20:48:13     47s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.040, MEM:1322.9M
[04/05 20:48:13     47s] OPERPROF: Starting HotSpotCal at level 1, MEM:1322.9M
[04/05 20:48:13     47s] [hotspot] +------------+---------------+---------------+
[04/05 20:48:13     47s] [hotspot] |            |   max hotspot | total hotspot |
[04/05 20:48:13     47s] [hotspot] +------------+---------------+---------------+
[04/05 20:48:13     47s] [hotspot] | normalized |          0.00 |          0.00 |
[04/05 20:48:13     47s] [hotspot] +------------+---------------+---------------+
[04/05 20:48:13     47s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/05 20:48:13     47s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/05 20:48:13     47s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.001, MEM:1322.9M
[04/05 20:48:13     47s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1322.9M
[04/05 20:48:13     47s] Starting Early Global Route wiring: mem = 1322.9M
[04/05 20:48:13     47s] (I)       ============= track Assignment ============
[04/05 20:48:13     47s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Started Track Assignment ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/05 20:48:13     47s] (I)       Running track assignment with 1 threads
[04/05 20:48:13     47s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] (I)       Run Multi-thread track assignment
[04/05 20:48:13     47s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] [NR-eGR] Started Export DB wires ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] [NR-eGR] Started Export all nets ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] [NR-eGR] Started Set wire vias ( Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.91 MB )
[04/05 20:48:13     47s] [NR-eGR] --------------------------------------------------------------------------
[04/05 20:48:13     47s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 699
[04/05 20:48:13     47s] [NR-eGR] metal2  (2V) length: 3.740500e+02um, number of vias: 775
[04/05 20:48:13     47s] [NR-eGR] metal3  (3H) length: 7.243100e+02um, number of vias: 233
[04/05 20:48:13     47s] [NR-eGR] metal4  (4V) length: 5.473700e+02um, number of vias: 100
[04/05 20:48:13     47s] [NR-eGR] metal5  (5H) length: 4.397850e+02um, number of vias: 70
[04/05 20:48:13     47s] [NR-eGR] metal6  (6V) length: 9.550500e+01um, number of vias: 2
[04/05 20:48:13     47s] [NR-eGR] metal7  (7H) length: 2.800000e-01um, number of vias: 0
[04/05 20:48:13     47s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[04/05 20:48:13     47s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[04/05 20:48:13     47s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/05 20:48:13     47s] [NR-eGR] Total length: 2.181300e+03um, number of vias: 1879
[04/05 20:48:13     47s] [NR-eGR] --------------------------------------------------------------------------
[04/05 20:48:13     47s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/05 20:48:13     47s] [NR-eGR] --------------------------------------------------------------------------
[04/05 20:48:13     48s] Early Global Route wiring runtime: 0.07 seconds, mem = 1303.7M
[04/05 20:48:13     48s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.070, REAL:0.067, MEM:1303.7M
[04/05 20:48:13     48s] Tdgp not successfully inited but do clear! skip clearing
[04/05 20:48:13     48s] 
[04/05 20:48:13     48s] *** Finished incrementalPlace (cpu=0:00:01.4, real=0:00:02.0)***
[04/05 20:48:13     48s] All LLGs are deleted
[04/05 20:48:13     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1303.7M
[04/05 20:48:13     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1303.7M
[04/05 20:48:13     48s] Start to check current routing status for nets...
[04/05 20:48:13     48s] All nets are already routed correctly.
[04/05 20:48:13     48s] End to check current routing status for nets (mem=1303.7M)
[04/05 20:48:13     48s] Extraction called for design 'bk_adder_32bit' of instances=233 and nets=361 using extraction engine 'preRoute' .
[04/05 20:48:13     48s] PreRoute RC Extraction called for design bk_adder_32bit.
[04/05 20:48:13     48s] RC Extraction called in multi-corner(2) mode.
[04/05 20:48:13     48s] RCMode: PreRoute
[04/05 20:48:13     48s]       RC Corner Indexes            0       1   
[04/05 20:48:13     48s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/05 20:48:13     48s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/05 20:48:13     48s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/05 20:48:13     48s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/05 20:48:13     48s] Shrink Factor                : 1.00000
[04/05 20:48:13     48s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/05 20:48:13     48s] Using capacitance table file ...
[04/05 20:48:13     48s] LayerId::1 widthSet size::4
[04/05 20:48:13     48s] LayerId::2 widthSet size::4
[04/05 20:48:13     48s] LayerId::3 widthSet size::4
[04/05 20:48:13     48s] LayerId::4 widthSet size::4
[04/05 20:48:13     48s] LayerId::5 widthSet size::4
[04/05 20:48:13     48s] LayerId::6 widthSet size::4
[04/05 20:48:13     48s] LayerId::7 widthSet size::4
[04/05 20:48:13     48s] LayerId::8 widthSet size::4
[04/05 20:48:13     48s] LayerId::9 widthSet size::4
[04/05 20:48:13     48s] LayerId::10 widthSet size::3
[04/05 20:48:13     48s] Updating RC grid for preRoute extraction ...
[04/05 20:48:13     48s] Initializing multi-corner capacitance tables ... 
[04/05 20:48:13     48s] Initializing multi-corner resistance tables ...
[04/05 20:48:13     48s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 20:48:13     48s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.239143 ; uaWl: 1.000000 ; uaWlH: 0.496465 ; aWlH: 0.000000 ; Pmax: 0.902600 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[04/05 20:48:13     48s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1303.707M)
[04/05 20:48:13     48s] Compute RC Scale Done ...
[04/05 20:48:13     48s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1000.3M, totSessionCpu=0:00:49 **
[04/05 20:48:13     48s] #################################################################################
[04/05 20:48:13     48s] # Design Stage: PreRoute
[04/05 20:48:13     48s] # Design Name: bk_adder_32bit
[04/05 20:48:13     48s] # Design Mode: 45nm
[04/05 20:48:13     48s] # Analysis Mode: MMMC Non-OCV 
[04/05 20:48:13     48s] # Parasitics Mode: No SPEF/RCDB
[04/05 20:48:13     48s] # Signoff Settings: SI Off 
[04/05 20:48:13     48s] #################################################################################
[04/05 20:48:13     48s] Calculate delays in BcWc mode...
[04/05 20:48:13     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 1317.9M, InitMEM = 1317.9M)
[04/05 20:48:13     48s] Start delay calculation (fullDC) (1 T). (MEM=1317.91)
[04/05 20:48:13     48s] End AAE Lib Interpolated Model. (MEM=1317.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 20:48:14     48s] Total number of fetched objects 298
[04/05 20:48:14     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 20:48:14     48s] End delay calculation. (MEM=1333.6 CPU=0:00:00.2 REAL=0:00:01.0)
[04/05 20:48:14     48s] End delay calculation (fullDC). (MEM=1333.6 CPU=0:00:00.2 REAL=0:00:01.0)
[04/05 20:48:14     48s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1333.6M) ***
[04/05 20:48:14     48s] *** Check timing (0:00:00.0)
[04/05 20:48:14     48s] Deleting Lib Analyzer.
[04/05 20:48:14     48s] Begin: GigaOpt Optimization in WNS mode
[04/05 20:48:14     48s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[04/05 20:48:14     48s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (59.6), totSession cpu/real = 0:00:49.0/0:00:55.4 (0.9), mem = 1349.6M
[04/05 20:48:14     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18185.4
[04/05 20:48:14     48s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 20:48:14     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.0 mem=1349.6M
[04/05 20:48:14     48s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/05 20:48:14     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:1349.6M
[04/05 20:48:14     48s] #spOpts: N=45 minPadR=1.1 
[04/05 20:48:14     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1349.6M
[04/05 20:48:14     48s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1349.6M
[04/05 20:48:14     48s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 20:48:14     49s] Fast DP-INIT is on for default
[04/05 20:48:14     49s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 20:48:14     49s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.027, MEM:1365.6M
[04/05 20:48:14     49s] OPERPROF:     Starting CMU at level 3, MEM:1365.6M
[04/05 20:48:14     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1365.6M
[04/05 20:48:14     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:1365.6M
[04/05 20:48:14     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1365.6MB).
[04/05 20:48:14     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:1365.6M
[04/05 20:48:14     49s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 20:48:14     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.0 mem=1365.6M
[04/05 20:48:14     49s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:14     49s] 
[04/05 20:48:14     49s] Creating Lib Analyzer ...
[04/05 20:48:14     49s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:14     49s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 20:48:14     49s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 20:48:14     49s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 20:48:14     49s] 
[04/05 20:48:14     49s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 20:48:14     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.7 mem=1365.6M
[04/05 20:48:14     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.7 mem=1365.6M
[04/05 20:48:14     49s] Creating Lib Analyzer, finished. 
[04/05 20:48:14     49s] 
[04/05 20:48:14     49s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[04/05 20:48:14     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.7 mem=1365.6M
[04/05 20:48:14     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.7 mem=1365.6M
[04/05 20:48:15     50s] *info: 2 special nets excluded.
[04/05 20:48:15     50s] *info: 63 no-driver nets excluded.
[04/05 20:48:15     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.18185.1
[04/05 20:48:15     50s] ** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 59.92
[04/05 20:48:15     50s] Bottom Preferred Layer:
[04/05 20:48:15     50s]     None
[04/05 20:48:15     50s] Via Pillar Rule:
[04/05 20:48:15     50s]     None
[04/05 20:48:15     50s] 
[04/05 20:48:15     50s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1384.7M) ***
[04/05 20:48:15     50s] 
[04/05 20:48:15     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.18185.1
[04/05 20:48:15     50s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 20:48:15     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18185.4
[04/05 20:48:15     50s] *** SetupOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:50.4/0:00:56.7 (0.9), mem = 1365.6M
[04/05 20:48:15     50s] 
[04/05 20:48:15     50s] =============================================================================================
[04/05 20:48:15     50s]  Step TAT Report for WnsOpt #1
[04/05 20:48:15     50s] =============================================================================================
[04/05 20:48:15     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 20:48:15     50s] ---------------------------------------------------------------------------------------------
[04/05 20:48:15     50s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:15     50s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  48.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/05 20:48:15     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:15     50s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.2
[04/05 20:48:15     50s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[04/05 20:48:15     50s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:15     50s] [ TransformInit          ]      1   0:00:00.6  (  47.0 % )     0:00:00.6 /  0:00:00.7    1.0
[04/05 20:48:15     50s] [ MISC                   ]          0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    2.4
[04/05 20:48:15     50s] ---------------------------------------------------------------------------------------------
[04/05 20:48:15     50s]  WnsOpt #1 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/05 20:48:15     50s] ---------------------------------------------------------------------------------------------
[04/05 20:48:15     50s] 
[04/05 20:48:15     50s] End: GigaOpt Optimization in WNS mode
[04/05 20:48:15     50s] *** Check timing (0:00:00.0)
[04/05 20:48:15     50s] Deleting Lib Analyzer.
[04/05 20:48:15     50s] Begin: GigaOpt Optimization in TNS mode
[04/05 20:48:15     50s] **INFO: Flow update: Low effort is not optimizable.
[04/05 20:48:15     50s] **INFO: Flow update: High effort is not optimizable.
[04/05 20:48:15     50s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[04/05 20:48:15     50s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:50.4/0:00:56.8 (0.9), mem = 1322.6M
[04/05 20:48:15     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18185.5
[04/05 20:48:15     50s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 20:48:15     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.4 mem=1322.6M
[04/05 20:48:15     50s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/05 20:48:15     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:1322.6M
[04/05 20:48:15     50s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 20:48:15     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1322.6M
[04/05 20:48:15     50s] OPERPROF:     Starting CMU at level 3, MEM:1322.6M
[04/05 20:48:15     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1322.6M
[04/05 20:48:15     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1322.6M
[04/05 20:48:15     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1322.6MB).
[04/05 20:48:15     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:1322.6M
[04/05 20:48:15     50s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 20:48:15     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.4 mem=1322.6M
[04/05 20:48:15     50s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:15     50s] 
[04/05 20:48:15     50s] Creating Lib Analyzer ...
[04/05 20:48:15     50s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 20:48:15     50s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 20:48:15     50s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 20:48:15     50s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 20:48:15     50s] 
[04/05 20:48:15     50s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 20:48:15     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:50.8 mem=1324.6M
[04/05 20:48:16     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:50.8 mem=1324.6M
[04/05 20:48:16     50s] Creating Lib Analyzer, finished. 
[04/05 20:48:16     50s] 
[04/05 20:48:16     50s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[04/05 20:48:16     50s] ### Creating LA Mngr. totSessionCpu=0:00:50.8 mem=1324.6M
[04/05 20:48:16     50s] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.8 mem=1324.6M
[04/05 20:48:16     51s] *info: 2 special nets excluded.
[04/05 20:48:16     51s] *info: 63 no-driver nets excluded.
[04/05 20:48:16     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.18185.2
[04/05 20:48:16     51s] ** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 59.92
[04/05 20:48:16     51s] Optimizer TNS Opt
[04/05 20:48:16     51s] OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -922337203685477.625 TNS 0.000
[04/05 20:48:16     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1343.7M
[04/05 20:48:16     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1343.7M
[04/05 20:48:16     51s] 
[04/05 20:48:16     51s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1343.7M) ***
[04/05 20:48:16     51s] OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -922337203685477.625 TNS 0.000
[04/05 20:48:16     51s] Bottom Preferred Layer:
[04/05 20:48:16     51s]     None
[04/05 20:48:16     51s] Via Pillar Rule:
[04/05 20:48:16     51s]     None
[04/05 20:48:16     51s] 
[04/05 20:48:16     51s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1343.7M) ***
[04/05 20:48:16     51s] 
[04/05 20:48:16     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.18185.2
[04/05 20:48:16     51s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 20:48:16     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18185.5
[04/05 20:48:16     51s] *** SetupOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:51.6/0:00:58.0 (0.9), mem = 1324.6M
[04/05 20:48:16     51s] 
[04/05 20:48:16     51s] =============================================================================================
[04/05 20:48:16     51s]  Step TAT Report for TnsOpt #1
[04/05 20:48:16     51s] =============================================================================================
[04/05 20:48:16     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 20:48:16     51s] ---------------------------------------------------------------------------------------------
[04/05 20:48:16     51s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:16     51s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  33.7 % )     0:00:00.4 /  0:00:00.4    1.0
[04/05 20:48:16     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:16     51s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[04/05 20:48:16     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[04/05 20:48:16     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:16     51s] [ TransformInit          ]      1   0:00:00.6  (  51.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/05 20:48:16     51s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:16     51s] [ MISC                   ]          0:00:00.2  (  14.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 20:48:16     51s] ---------------------------------------------------------------------------------------------
[04/05 20:48:16     51s]  TnsOpt #1 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/05 20:48:16     51s] ---------------------------------------------------------------------------------------------
[04/05 20:48:16     51s] 
[04/05 20:48:16     51s] End: GigaOpt Optimization in TNS mode
[04/05 20:48:16     51s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/05 20:48:16     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.6 mem=1322.6M
[04/05 20:48:16     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.6 mem=1322.6M
[04/05 20:48:16     51s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 20:48:16     51s] ### Creating PhyDesignMc. totSessionCpu=0:00:51.6 mem=1341.7M
[04/05 20:48:16     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:1341.7M
[04/05 20:48:16     51s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 20:48:16     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1341.7M
[04/05 20:48:16     51s] OPERPROF:     Starting CMU at level 3, MEM:1341.7M
[04/05 20:48:16     51s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1341.7M
[04/05 20:48:16     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.012, MEM:1341.7M
[04/05 20:48:16     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1341.7MB).
[04/05 20:48:16     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.018, MEM:1341.7M
[04/05 20:48:16     51s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 20:48:16     51s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:51.6 mem=1341.7M
[04/05 20:48:16     51s] Begin: Area Reclaim Optimization
[04/05 20:48:16     51s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:51.6/0:00:58.0 (0.9), mem = 1341.7M
[04/05 20:48:16     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18185.6
[04/05 20:48:16     51s] 
[04/05 20:48:16     51s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/05 20:48:16     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.6 mem=1341.7M
[04/05 20:48:16     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.6 mem=1341.7M
[04/05 20:48:17     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1341.7M
[04/05 20:48:17     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1341.7M
[04/05 20:48:17     51s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.92
[04/05 20:48:17     51s] +----------+---------+--------+--------+------------+--------+
[04/05 20:48:17     51s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/05 20:48:17     51s] +----------+---------+--------+--------+------------+--------+
[04/05 20:48:17     51s] |    59.92%|        -|   0.000|   0.000|   0:00:00.0| 1341.7M|
[04/05 20:48:17     51s] #optDebug: <stH: 1.4000 MiSeL: 41.8970>
[04/05 20:48:17     51s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1342.7M|
[04/05 20:48:17     51s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1361.8M|
[04/05 20:48:17     51s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1361.8M|
[04/05 20:48:17     51s] #optDebug: <stH: 1.4000 MiSeL: 41.8970>
[04/05 20:48:17     51s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1361.8M|
[04/05 20:48:17     51s] +----------+---------+--------+--------+------------+--------+
[04/05 20:48:17     51s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.92
[04/05 20:48:17     51s] 
[04/05 20:48:17     51s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/05 20:48:17     51s] --------------------------------------------------------------
[04/05 20:48:17     51s] |                                   | Total     | Sequential |
[04/05 20:48:17     51s] --------------------------------------------------------------
[04/05 20:48:17     51s] | Num insts resized                 |       0  |       0    |
[04/05 20:48:17     51s] | Num insts undone                  |       0  |       0    |
[04/05 20:48:17     51s] | Num insts Downsized               |       0  |       0    |
[04/05 20:48:17     51s] | Num insts Samesized               |       0  |       0    |
[04/05 20:48:17     51s] | Num insts Upsized                 |       0  |       0    |
[04/05 20:48:17     51s] | Num multiple commits+uncommits    |       0  |       -    |
[04/05 20:48:17     51s] --------------------------------------------------------------
[04/05 20:48:17     51s] Bottom Preferred Layer:
[04/05 20:48:17     51s]     None
[04/05 20:48:17     51s] Via Pillar Rule:
[04/05 20:48:17     51s]     None
[04/05 20:48:17     51s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
[04/05 20:48:17     51s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF:       Starting CMU at level 4, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.017, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.018, MEM:1361.8M
[04/05 20:48:17     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18185.3
[04/05 20:48:17     51s] OPERPROF: Starting RefinePlace at level 1, MEM:1361.8M
[04/05 20:48:17     51s] *** Starting refinePlace (0:00:51.9 mem=1361.8M) ***
[04/05 20:48:17     51s] Total net bbox length = 2.071e+03 (1.137e+03 9.338e+02) (ext = 1.276e+03)
[04/05 20:48:17     51s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 20:48:17     51s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1361.8M
[04/05 20:48:17     51s] Starting refinePlace ...
[04/05 20:48:17     51s] 
[04/05 20:48:17     51s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/05 20:48:17     51s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 20:48:17     51s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1361.8MB) @(0:00:51.9 - 0:00:52.0).
[04/05 20:48:17     51s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 20:48:17     51s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1361.8MB
[04/05 20:48:17     51s] Statistics of distance of Instance movement in refine placement:
[04/05 20:48:17     51s]   maximum (X+Y) =         0.00 um
[04/05 20:48:17     51s]   mean    (X+Y) =         0.00 um
[04/05 20:48:17     51s] Summary Report:
[04/05 20:48:17     51s] Instances move: 0 (out of 233 movable)
[04/05 20:48:17     51s] Instances flipped: 0
[04/05 20:48:17     51s] Mean displacement: 0.00 um
[04/05 20:48:17     51s] Max displacement: 0.00 um 
[04/05 20:48:17     51s] Total instances moved : 0
[04/05 20:48:17     51s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.017, MEM:1361.8M
[04/05 20:48:17     51s] Total net bbox length = 2.071e+03 (1.137e+03 9.338e+02) (ext = 1.276e+03)
[04/05 20:48:17     51s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1361.8MB
[04/05 20:48:17     51s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1361.8MB) @(0:00:51.9 - 0:00:52.0).
[04/05 20:48:17     51s] *** Finished refinePlace (0:00:52.0 mem=1361.8M) ***
[04/05 20:48:17     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18185.3
[04/05 20:48:17     51s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.027, MEM:1361.8M
[04/05 20:48:17     51s] *** maximum move = 0.00 um ***
[04/05 20:48:17     51s] *** Finished re-routing un-routed nets (1361.8M) ***
[04/05 20:48:17     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF:     Starting CMU at level 3, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1361.8M
[04/05 20:48:17     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:1361.8M
[04/05 20:48:17     51s] 
[04/05 20:48:17     51s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1361.8M) ***
[04/05 20:48:17     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18185.6
[04/05 20:48:17     51s] *** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:52.0/0:00:58.4 (0.9), mem = 1361.8M
[04/05 20:48:17     51s] 
[04/05 20:48:17     51s] =============================================================================================
[04/05 20:48:17     51s]  Step TAT Report for AreaOpt #2
[04/05 20:48:17     51s] =============================================================================================
[04/05 20:48:17     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 20:48:17     51s] ---------------------------------------------------------------------------------------------
[04/05 20:48:17     51s] [ RefinePlace            ]      1   0:00:00.1  (  24.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/05 20:48:17     51s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    5.8
[04/05 20:48:17     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:17     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:17     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:17     51s] [ OptSingleIteration     ]      4   0:00:00.0  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.1
[04/05 20:48:17     51s] [ OptGetWeight           ]     32   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    4.4
[04/05 20:48:17     51s] [ OptEval                ]     32   0:00:00.0  (  13.5 % )     0:00:00.0 /  0:00:00.1    1.2
[04/05 20:48:17     51s] [ OptCommit              ]     32   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:17     51s] [ PostCommitDelayCalc    ]     33   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:17     51s] [ MISC                   ]          0:00:00.2  (  53.4 % )     0:00:00.2 /  0:00:00.2    0.9
[04/05 20:48:17     51s] ---------------------------------------------------------------------------------------------
[04/05 20:48:17     51s]  AreaOpt #2 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/05 20:48:17     51s] ---------------------------------------------------------------------------------------------
[04/05 20:48:17     51s] 
[04/05 20:48:17     51s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 20:48:17     51s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1323.69M, totSessionCpu=0:00:52).
[04/05 20:48:17     52s] GigaOpt: WNS changes during reclaim: -922337203685477.625 -> -922337203685477.625 (bump 0.0, threshold 0.329) 1
[04/05 20:48:17     52s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[04/05 20:48:17     52s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 164.5) 1
[04/05 20:48:17     52s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[04/05 20:48:17     52s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 164.5) 1
[04/05 20:48:17     52s] Begin: GigaOpt postEco DRV Optimization
[04/05 20:48:17     52s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[04/05 20:48:17     52s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:52.1/0:00:58.5 (0.9), mem = 1323.7M
[04/05 20:48:17     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18185.7
[04/05 20:48:17     52s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 20:48:17     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.1 mem=1323.7M
[04/05 20:48:17     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:1323.7M
[04/05 20:48:17     52s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 20:48:17     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1323.7M
[04/05 20:48:17     52s] OPERPROF:     Starting CMU at level 3, MEM:1323.7M
[04/05 20:48:17     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1323.7M
[04/05 20:48:17     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1323.7M
[04/05 20:48:17     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1323.7MB).
[04/05 20:48:17     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1323.7M
[04/05 20:48:17     52s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 20:48:17     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.1 mem=1323.7M
[04/05 20:48:17     52s] 
[04/05 20:48:17     52s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/05 20:48:17     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.1 mem=1323.7M
[04/05 20:48:17     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.1 mem=1323.7M
[04/05 20:48:17     52s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1342.8M
[04/05 20:48:17     52s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1342.8M
[04/05 20:48:17     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 20:48:17     52s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/05 20:48:17     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 20:48:17     52s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/05 20:48:17     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 20:48:17     52s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/05 20:48:17     52s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  59.92|          |         |
[04/05 20:48:17     52s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/05 20:48:17     52s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  59.92| 0:00:00.0|  1342.8M|
[04/05 20:48:17     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 20:48:17     52s] Bottom Preferred Layer:
[04/05 20:48:17     52s]     None
[04/05 20:48:17     52s] Via Pillar Rule:
[04/05 20:48:17     52s]     None
[04/05 20:48:17     52s] 
[04/05 20:48:17     52s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1342.8M) ***
[04/05 20:48:17     52s] 
[04/05 20:48:17     52s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 20:48:17     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18185.7
[04/05 20:48:17     52s] *** DrvOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:52.5/0:00:58.8 (0.9), mem = 1323.7M
[04/05 20:48:17     52s] 
[04/05 20:48:17     52s] =============================================================================================
[04/05 20:48:17     52s]  Step TAT Report for DrvOpt #1
[04/05 20:48:17     52s] =============================================================================================
[04/05 20:48:17     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 20:48:17     52s] ---------------------------------------------------------------------------------------------
[04/05 20:48:17     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:17     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:17     52s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    0.9
[04/05 20:48:17     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    2.5
[04/05 20:48:17     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:17     52s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 20:48:17     52s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    3.6
[04/05 20:48:17     52s] [ MISC                   ]          0:00:00.3  (  90.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/05 20:48:17     52s] ---------------------------------------------------------------------------------------------
[04/05 20:48:17     52s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/05 20:48:17     52s] ---------------------------------------------------------------------------------------------
[04/05 20:48:17     52s] 
[04/05 20:48:17     52s] End: GigaOpt postEco DRV Optimization
[04/05 20:48:17     52s] 
[04/05 20:48:17     52s] Active setup views:
[04/05 20:48:17     52s]  analysis_slow
[04/05 20:48:17     52s]   Dominating endpoints: 0
[04/05 20:48:17     52s]   Dominating TNS: -0.000
[04/05 20:48:17     52s] 
[04/05 20:48:17     52s] Extraction called for design 'bk_adder_32bit' of instances=233 and nets=361 using extraction engine 'preRoute' .
[04/05 20:48:17     52s] PreRoute RC Extraction called for design bk_adder_32bit.
[04/05 20:48:17     52s] RC Extraction called in multi-corner(2) mode.
[04/05 20:48:17     52s] RCMode: PreRoute
[04/05 20:48:17     52s]       RC Corner Indexes            0       1   
[04/05 20:48:17     52s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/05 20:48:17     52s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/05 20:48:17     52s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/05 20:48:17     52s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/05 20:48:17     52s] Shrink Factor                : 1.00000
[04/05 20:48:17     52s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/05 20:48:17     52s] Using capacitance table file ...
[04/05 20:48:17     52s] RC Grid backup saved.
[04/05 20:48:17     52s] LayerId::1 widthSet size::4
[04/05 20:48:17     52s] LayerId::2 widthSet size::4
[04/05 20:48:17     52s] LayerId::3 widthSet size::4
[04/05 20:48:17     52s] LayerId::4 widthSet size::4
[04/05 20:48:17     52s] LayerId::5 widthSet size::4
[04/05 20:48:17     52s] LayerId::6 widthSet size::4
[04/05 20:48:17     52s] LayerId::7 widthSet size::4
[04/05 20:48:17     52s] LayerId::8 widthSet size::4
[04/05 20:48:17     52s] LayerId::9 widthSet size::4
[04/05 20:48:17     52s] LayerId::10 widthSet size::3
[04/05 20:48:17     52s] Skipped RC grid update for preRoute extraction.
[04/05 20:48:17     52s] Initializing multi-corner capacitance tables ... 
[04/05 20:48:18     52s] Initializing multi-corner resistance tables ...
[04/05 20:48:18     52s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 20:48:18     52s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.239143 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.902600 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[04/05 20:48:18     52s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1309.488M)
[04/05 20:48:18     52s] Skewing Data Summary (End_of_FINAL)
[04/05 20:48:18     52s] --------------------------------------------------
[04/05 20:48:18     52s]  Total skewed count:0
[04/05 20:48:18     52s] --------------------------------------------------
[04/05 20:48:18     52s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Started Loading and Dumping File ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Reading DB...
[04/05 20:48:18     52s] (I)       Read data from FE... (mem=1309.5M)
[04/05 20:48:18     52s] (I)       Read nodes and places... (mem=1309.5M)
[04/05 20:48:18     52s] (I)       Done Read nodes and places (cpu=0.000s, mem=1309.5M)
[04/05 20:48:18     52s] (I)       Read nets... (mem=1309.5M)
[04/05 20:48:18     52s] (I)       Done Read nets (cpu=0.010s, mem=1309.5M)
[04/05 20:48:18     52s] (I)       Done Read data from FE (cpu=0.010s, mem=1309.5M)
[04/05 20:48:18     52s] (I)       before initializing RouteDB syMemory usage = 1309.5 MB
[04/05 20:48:18     52s] (I)       == Non-default Options ==
[04/05 20:48:18     52s] (I)       Build term to term wires                           : false
[04/05 20:48:18     52s] (I)       Maximum routing layer                              : 10
[04/05 20:48:18     52s] (I)       Counted 385 PG shapes. We will not process PG shapes layer by layer.
[04/05 20:48:18     52s] (I)       Use row-based GCell size
[04/05 20:48:18     52s] (I)       GCell unit size  : 2800
[04/05 20:48:18     52s] (I)       GCell multiplier : 1
[04/05 20:48:18     52s] (I)       build grid graph
[04/05 20:48:18     52s] (I)       build grid graph start
[04/05 20:48:18     52s] [NR-eGR] Track table information for default rule: 
[04/05 20:48:18     52s] [NR-eGR] metal1 has no routable track
[04/05 20:48:18     52s] [NR-eGR] metal2 has single uniform track structure
[04/05 20:48:18     52s] [NR-eGR] metal3 has single uniform track structure
[04/05 20:48:18     52s] [NR-eGR] metal4 has single uniform track structure
[04/05 20:48:18     52s] [NR-eGR] metal5 has single uniform track structure
[04/05 20:48:18     52s] [NR-eGR] metal6 has single uniform track structure
[04/05 20:48:18     52s] [NR-eGR] metal7 has single uniform track structure
[04/05 20:48:18     52s] [NR-eGR] metal8 has single uniform track structure
[04/05 20:48:18     52s] [NR-eGR] metal9 has single uniform track structure
[04/05 20:48:18     52s] [NR-eGR] metal10 has single uniform track structure
[04/05 20:48:18     52s] (I)       build grid graph end
[04/05 20:48:18     52s] (I)       ===========================================================================
[04/05 20:48:18     52s] (I)       == Report All Rule Vias ==
[04/05 20:48:18     52s] (I)       ===========================================================================
[04/05 20:48:18     52s] (I)        Via Rule : (Default)
[04/05 20:48:18     52s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/05 20:48:18     52s] (I)       ---------------------------------------------------------------------------
[04/05 20:48:18     52s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/05 20:48:18     52s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/05 20:48:18     52s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/05 20:48:18     52s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/05 20:48:18     52s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/05 20:48:18     52s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/05 20:48:18     52s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/05 20:48:18     52s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/05 20:48:18     52s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/05 20:48:18     52s] (I)       ===========================================================================
[04/05 20:48:18     52s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Num PG vias on layer 2 : 0
[04/05 20:48:18     52s] (I)       Num PG vias on layer 3 : 0
[04/05 20:48:18     52s] (I)       Num PG vias on layer 4 : 0
[04/05 20:48:18     52s] (I)       Num PG vias on layer 5 : 0
[04/05 20:48:18     52s] (I)       Num PG vias on layer 6 : 0
[04/05 20:48:18     52s] (I)       Num PG vias on layer 7 : 0
[04/05 20:48:18     52s] (I)       Num PG vias on layer 8 : 0
[04/05 20:48:18     52s] (I)       Num PG vias on layer 9 : 0
[04/05 20:48:18     52s] (I)       Num PG vias on layer 10 : 0
[04/05 20:48:18     52s] [NR-eGR] Read 633 PG shapes
[04/05 20:48:18     52s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] [NR-eGR] #Routing Blockages  : 0
[04/05 20:48:18     52s] [NR-eGR] #Instance Blockages : 0
[04/05 20:48:18     52s] [NR-eGR] #PG Blockages       : 633
[04/05 20:48:18     52s] [NR-eGR] #Halo Blockages     : 0
[04/05 20:48:18     52s] [NR-eGR] #Boundary Blockages : 0
[04/05 20:48:18     52s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/05 20:48:18     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/05 20:48:18     52s] (I)       readDataFromPlaceDB
[04/05 20:48:18     52s] (I)       Read net information..
[04/05 20:48:18     52s] [NR-eGR] Read numTotalNets=298  numIgnoredNets=0
[04/05 20:48:18     52s] (I)       Read testcase time = 0.000 seconds
[04/05 20:48:18     52s] 
[04/05 20:48:18     52s] (I)       early_global_route_priority property id does not exist.
[04/05 20:48:18     52s] (I)       Start initializing grid graph
[04/05 20:48:18     52s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/05 20:48:18     52s] (I)       End initializing grid graph
[04/05 20:48:18     52s] (I)       Model blockages into capacity
[04/05 20:48:18     52s] (I)       Read Num Blocks=633  Num Prerouted Wires=0  Num CS=0
[04/05 20:48:18     52s] (I)       Started Modeling ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Layer 1 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:18     52s] (I)       Layer 2 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:18     52s] (I)       Layer 3 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:18     52s] (I)       Layer 4 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:18     52s] (I)       Layer 5 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:18     52s] (I)       Layer 6 (H) : #blockages 76 : #preroutes 0
[04/05 20:48:18     52s] (I)       Layer 7 (V) : #blockages 76 : #preroutes 0
[04/05 20:48:18     52s] (I)       Layer 8 (H) : #blockages 67 : #preroutes 0
[04/05 20:48:18     52s] (I)       Layer 9 (V) : #blockages 34 : #preroutes 0
[04/05 20:48:18     52s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       -- layer congestion ratio --
[04/05 20:48:18     52s] (I)       Layer 1 : 0.100000
[04/05 20:48:18     52s] (I)       Layer 2 : 0.700000
[04/05 20:48:18     52s] (I)       Layer 3 : 0.700000
[04/05 20:48:18     52s] (I)       Layer 4 : 0.700000
[04/05 20:48:18     52s] (I)       Layer 5 : 0.700000
[04/05 20:48:18     52s] (I)       Layer 6 : 0.700000
[04/05 20:48:18     52s] (I)       Layer 7 : 0.700000
[04/05 20:48:18     52s] (I)       Layer 8 : 0.700000
[04/05 20:48:18     52s] (I)       Layer 9 : 0.700000
[04/05 20:48:18     52s] (I)       Layer 10 : 0.700000
[04/05 20:48:18     52s] (I)       ----------------------------
[04/05 20:48:18     52s] (I)       Number of ignored nets = 0
[04/05 20:48:18     52s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/05 20:48:18     52s] (I)       Number of clock nets = 0.  Ignored: No
[04/05 20:48:18     52s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/05 20:48:18     52s] (I)       Number of special nets = 0.  Ignored: Yes
[04/05 20:48:18     52s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/05 20:48:18     52s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/05 20:48:18     52s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/05 20:48:18     52s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/05 20:48:18     52s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/05 20:48:18     52s] (I)       Before initializing Early Global Route syMemory usage = 1309.5 MB
[04/05 20:48:18     52s] (I)       Ndr track 0 does not exist
[04/05 20:48:18     52s] (I)       ---------------------Grid Graph Info--------------------
[04/05 20:48:18     52s] (I)       Routing area        : (0, 0) - (67260, 63280)
[04/05 20:48:18     52s] (I)       Core area           : (12160, 12040) - (55100, 51240)
[04/05 20:48:18     52s] (I)       Site width          :   380  (dbu)
[04/05 20:48:18     52s] (I)       Row height          :  2800  (dbu)
[04/05 20:48:18     52s] (I)       GCell width         :  2800  (dbu)
[04/05 20:48:18     52s] (I)       GCell height        :  2800  (dbu)
[04/05 20:48:18     52s] (I)       Grid                :    24    23    10
[04/05 20:48:18     52s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/05 20:48:18     52s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/05 20:48:18     52s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/05 20:48:18     52s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/05 20:48:18     52s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/05 20:48:18     52s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/05 20:48:18     52s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/05 20:48:18     52s] (I)       First track coord   :     0   190   140   590   420   590  2100  2270  2580  2270
[04/05 20:48:18     52s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/05 20:48:18     52s] (I)       Total num of tracks :     0   177   226   119   113   119    37    39    19    20
[04/05 20:48:18     52s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/05 20:48:18     52s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/05 20:48:18     52s] (I)       --------------------------------------------------------
[04/05 20:48:18     52s] 
[04/05 20:48:18     52s] [NR-eGR] ============ Routing rule table ============
[04/05 20:48:18     52s] [NR-eGR] Rule id: 0  Nets: 298 
[04/05 20:48:18     52s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/05 20:48:18     52s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/05 20:48:18     52s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 20:48:18     52s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 20:48:18     52s] [NR-eGR] ========================================
[04/05 20:48:18     52s] [NR-eGR] 
[04/05 20:48:18     52s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/05 20:48:18     52s] (I)       blocked tracks on layer2 : = 652 / 4071 (16.02%)
[04/05 20:48:18     52s] (I)       blocked tracks on layer3 : = 152 / 5424 (2.80%)
[04/05 20:48:18     52s] (I)       blocked tracks on layer4 : = 488 / 2737 (17.83%)
[04/05 20:48:18     52s] (I)       blocked tracks on layer5 : = 152 / 2712 (5.60%)
[04/05 20:48:18     52s] (I)       blocked tracks on layer6 : = 560 / 2737 (20.46%)
[04/05 20:48:18     52s] (I)       blocked tracks on layer7 : = 174 / 888 (19.59%)
[04/05 20:48:18     52s] (I)       blocked tracks on layer8 : = 228 / 897 (25.42%)
[04/05 20:48:18     52s] (I)       blocked tracks on layer9 : = 179 / 456 (39.25%)
[04/05 20:48:18     52s] (I)       blocked tracks on layer10 : = 262 / 460 (56.96%)
[04/05 20:48:18     52s] (I)       After initializing Early Global Route syMemory usage = 1309.5 MB
[04/05 20:48:18     52s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Reset routing kernel
[04/05 20:48:18     52s] (I)       Started Global Routing ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       ============= Initialization =============
[04/05 20:48:18     52s] (I)       totalPins=797  totalGlobalPin=720 (90.34%)
[04/05 20:48:18     52s] (I)       Started Net group 1 ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Started Build MST ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Generate topology with single threads
[04/05 20:48:18     52s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       total 2D Cap : 18605 = (8847 H, 9758 V)
[04/05 20:48:18     52s] [NR-eGR] Layer group 1: route 298 net(s) in layer range [2, 10]
[04/05 20:48:18     52s] (I)       
[04/05 20:48:18     52s] (I)       ============  Phase 1a Route ============
[04/05 20:48:18     52s] (I)       Started Phase 1a ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Started Pattern routing ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 20:48:18     52s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       
[04/05 20:48:18     52s] (I)       ============  Phase 1b Route ============
[04/05 20:48:18     52s] (I)       Started Phase 1b ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 20:48:18     52s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.989400e+03um
[04/05 20:48:18     52s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       
[04/05 20:48:18     52s] (I)       ============  Phase 1c Route ============
[04/05 20:48:18     52s] (I)       Started Phase 1c ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 20:48:18     52s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       
[04/05 20:48:18     52s] (I)       ============  Phase 1d Route ============
[04/05 20:48:18     52s] (I)       Started Phase 1d ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 20:48:18     52s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       
[04/05 20:48:18     52s] (I)       ============  Phase 1e Route ============
[04/05 20:48:18     52s] (I)       Started Phase 1e ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Started Route legalization ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 20:48:18     52s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.989400e+03um
[04/05 20:48:18     52s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Started Layer assignment ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     52s] (I)       Running layer assignment with 1 threads
[04/05 20:48:18     53s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     53s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     53s] (I)       
[04/05 20:48:18     53s] (I)       ============  Phase 1l Route ============
[04/05 20:48:18     53s] (I)       Started Phase 1l ( Curr Mem: 1309.49 MB )
[04/05 20:48:18     53s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     53s] (I)       
[04/05 20:48:18     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/05 20:48:18     53s] [NR-eGR]                        OverCon            
[04/05 20:48:18     53s] [NR-eGR]                         #Gcell     %Gcell
[04/05 20:48:18     53s] [NR-eGR]       Layer                (0)    OverCon 
[04/05 20:48:18     53s] [NR-eGR] ----------------------------------------------
[04/05 20:48:18     53s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:18     53s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:18     53s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:18     53s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:18     53s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:18     53s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:18     53s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:18     53s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:18     53s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:18     53s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/05 20:48:18     53s] [NR-eGR] ----------------------------------------------
[04/05 20:48:18     53s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/05 20:48:18     53s] [NR-eGR] 
[04/05 20:48:18     53s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     53s] (I)       total 2D Cap : 18755 = (8913 H, 9842 V)
[04/05 20:48:18     53s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/05 20:48:18     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/05 20:48:18     53s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1309.49 MB )
[04/05 20:48:18     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:1309.5M
[04/05 20:48:18     53s] [hotspot] +------------+---------------+---------------+
[04/05 20:48:18     53s] [hotspot] |            |   max hotspot | total hotspot |
[04/05 20:48:18     53s] [hotspot] +------------+---------------+---------------+
[04/05 20:48:18     53s] [hotspot] | normalized |          0.00 |          0.00 |
[04/05 20:48:18     53s] [hotspot] +------------+---------------+---------------+
[04/05 20:48:18     53s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/05 20:48:18     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/05 20:48:18     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:1309.5M
[04/05 20:48:18     53s] Starting delay calculation for Setup views
[04/05 20:48:18     53s] #################################################################################
[04/05 20:48:18     53s] # Design Stage: PreRoute
[04/05 20:48:18     53s] # Design Name: bk_adder_32bit
[04/05 20:48:18     53s] # Design Mode: 45nm
[04/05 20:48:18     53s] # Analysis Mode: MMMC Non-OCV 
[04/05 20:48:18     53s] # Parasitics Mode: No SPEF/RCDB
[04/05 20:48:18     53s] # Signoff Settings: SI Off 
[04/05 20:48:18     53s] #################################################################################
[04/05 20:48:18     53s] Calculate delays in BcWc mode...
[04/05 20:48:18     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 1321.7M, InitMEM = 1321.7M)
[04/05 20:48:18     53s] Start delay calculation (fullDC) (1 T). (MEM=1321.69)
[04/05 20:48:18     53s] End AAE Lib Interpolated Model. (MEM=1321.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 20:48:18     53s] Total number of fetched objects 298
[04/05 20:48:18     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 20:48:18     53s] End delay calculation. (MEM=1337.38 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 20:48:18     53s] End delay calculation (fullDC). (MEM=1337.38 CPU=0:00:00.3 REAL=0:00:00.0)
[04/05 20:48:18     53s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1337.4M) ***
[04/05 20:48:18     53s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:53.4 mem=1337.4M)
[04/05 20:48:18     53s] Reported timing to dir reports/preCTSTimingReports
[04/05 20:48:18     53s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1024.9M, totSessionCpu=0:00:53 **
[04/05 20:48:18     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1293.4M
[04/05 20:48:18     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1293.4M
[04/05 20:48:23     53s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:19, mem = 1027.4M, totSessionCpu=0:00:54 **
[04/05 20:48:23     53s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/05 20:48:23     53s] Type 'man IMPOPT-3195' for more detail.
[04/05 20:48:23     53s] *** Finished optDesign ***
[04/05 20:48:23     53s] 
[04/05 20:48:23     53s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:16.6 real=0:00:21.2)
[04/05 20:48:23     53s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[04/05 20:48:23     53s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[04/05 20:48:23     53s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.4 real=0:00:01.4)
[04/05 20:48:23     53s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.9 real=0:00:01.8)
[04/05 20:48:23     53s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[04/05 20:48:23     53s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[04/05 20:48:23     53s] Info: pop threads available for lower-level modules during optimization.
[04/05 20:48:23     53s] Deleting Lib Analyzer.
[04/05 20:48:23     53s] clean pInstBBox. size 0
[04/05 20:48:23     53s] All LLGs are deleted
[04/05 20:48:23     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1308.7M
[04/05 20:48:23     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1308.7M
[04/05 20:48:23     53s] Deleting Cell Server ...
[04/05 20:48:23     53s] #optDebug: fT-D <X 1 0 0 0>
[04/05 20:48:23     53s] VSMManager cleared!
[04/05 20:48:23     53s] **place_opt_design ... cpu = 0:00:14, real = 0:00:19, mem = 1238.7M **
[04/05 20:48:23     53s] *** Finished GigaPlace ***
[04/05 20:48:23     53s] 
[04/05 20:48:23     53s] *** Summary of all messages that are not suppressed in this session:
[04/05 20:48:23     53s] Severity  ID               Count  Summary                                  
[04/05 20:48:23     53s] WARNING   IMPESI-3311       8760  Pin %s of Cell %s for timing library %s ...
[04/05 20:48:23     53s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[04/05 20:48:23     53s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/05 20:48:23     53s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[04/05 20:48:23     53s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[04/05 20:48:23     53s] *** Message Summary: 8764 warning(s), 1 error(s)
[04/05 20:48:23     53s] 
[04/05 20:48:23     53s] 
[04/05 20:48:23     53s] =============================================================================================
[04/05 20:48:23     53s]  Final TAT Report for place_opt_design
[04/05 20:48:23     53s] =============================================================================================
[04/05 20:48:23     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 20:48:23     53s] ---------------------------------------------------------------------------------------------
[04/05 20:48:23     53s] [ WnsOpt                 ]      1   0:00:01.4  (   7.3 % )     0:00:01.4 /  0:00:01.4    1.0
[04/05 20:48:23     53s] [ TnsOpt                 ]      1   0:00:01.2  (   6.4 % )     0:00:01.2 /  0:00:01.2    1.0
[04/05 20:48:23     53s] [ GlobalOpt              ]      1   0:00:01.6  (   8.5 % )     0:00:01.6 /  0:00:01.6    1.0
[04/05 20:48:23     53s] [ DrvOpt                 ]      1   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/05 20:48:23     53s] [ SimplifyNetlist        ]      1   0:00:01.1  (   5.7 % )     0:00:01.1 /  0:00:01.1    1.0
[04/05 20:48:23     53s] [ AreaOpt                ]      2   0:00:01.3  (   6.6 % )     0:00:01.3 /  0:00:01.3    1.0
[04/05 20:48:23     53s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[04/05 20:48:23     53s] [ IncrReplace            ]      1   0:00:01.8  (   9.7 % )     0:00:01.8 /  0:00:01.9    1.1
[04/05 20:48:23     53s] [ RefinePlace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/05 20:48:23     53s] [ TimingUpdate           ]      4   0:00:00.0  (   0.2 % )     0:00:01.5 /  0:00:01.5    1.0
[04/05 20:48:23     53s] [ FullDelayCalc          ]      2   0:00:01.5  (   7.8 % )     0:00:01.5 /  0:00:01.4    1.0
[04/05 20:48:23     53s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.5 % )     0:00:05.9 /  0:00:01.3    0.2
[04/05 20:48:23     53s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[04/05 20:48:23     53s] [ DrvReport              ]      2   0:00:04.7  (  24.8 % )     0:00:04.7 /  0:00:00.1    0.0
[04/05 20:48:23     53s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[04/05 20:48:23     53s] [ MISC                   ]          0:00:03.8  (  20.1 % )     0:00:03.8 /  0:00:03.8    1.0
[04/05 20:48:23     53s] ---------------------------------------------------------------------------------------------
[04/05 20:48:23     53s]  place_opt_design TOTAL             0:00:19.0  ( 100.0 % )     0:00:19.0 /  0:00:14.4    0.8
[04/05 20:48:23     53s] ---------------------------------------------------------------------------------------------
[04/05 20:48:23     53s] 
[04/05 20:48:23     53s] <CMD> saveDesign db/bk_adder_32bit_place.enc
[04/05 20:48:23     53s] #% Begin save design ... (date=04/05 20:48:23, mem=945.6M)
[04/05 20:48:23     53s] % Begin Save ccopt configuration ... (date=04/05 20:48:23, mem=945.6M)
[04/05 20:48:23     53s] % End Save ccopt configuration ... (date=04/05 20:48:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=945.8M, current mem=945.8M)
[04/05 20:48:23     53s] % Begin Save netlist data ... (date=04/05 20:48:23, mem=945.8M)
[04/05 20:48:23     53s] Writing Binary DB to db/bk_adder_32bit_place.enc.dat.tmp/bk_adder_32bit.v.bin in single-threaded mode...
[04/05 20:48:23     53s] % End Save netlist data ... (date=04/05 20:48:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=945.8M, current mem=945.8M)
[04/05 20:48:23     53s] Saving symbol-table file ...
[04/05 20:48:24     53s] Saving congestion map file db/bk_adder_32bit_place.enc.dat.tmp/bk_adder_32bit.route.congmap.gz ...
[04/05 20:48:24     53s] % Begin Save AAE data ... (date=04/05 20:48:24, mem=946.1M)
[04/05 20:48:24     53s] Saving AAE Data ...
[04/05 20:48:24     53s] % End Save AAE data ... (date=04/05 20:48:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=946.1M, current mem=946.1M)
[04/05 20:48:25     53s] Saving preference file db/bk_adder_32bit_place.enc.dat.tmp/gui.pref.tcl ...
[04/05 20:48:25     53s] Saving mode setting ...
[04/05 20:48:25     53s] Saving global file ...
[04/05 20:48:25     54s] % Begin Save floorplan data ... (date=04/05 20:48:25, mem=946.6M)
[04/05 20:48:25     54s] Saving floorplan file ...
[04/05 20:48:26     54s] % End Save floorplan data ... (date=04/05 20:48:26, total cpu=0:00:00.0, real=0:00:01.0, peak res=946.6M, current mem=946.6M)
[04/05 20:48:26     54s] Saving PG file db/bk_adder_32bit_place.enc.dat.tmp/bk_adder_32bit.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Apr  5 20:48:26 2022)
[04/05 20:48:26     54s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1239.2M) ***
[04/05 20:48:26     54s] Saving Drc markers ...
[04/05 20:48:26     54s] ... No Drc file written since there is no markers found.
[04/05 20:48:26     54s] % Begin Save placement data ... (date=04/05 20:48:26, mem=946.6M)
[04/05 20:48:26     54s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/05 20:48:26     54s] Save Adaptive View Pruning View Names to Binary file
[04/05 20:48:26     54s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1242.2M) ***
[04/05 20:48:26     54s] % End Save placement data ... (date=04/05 20:48:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=946.6M, current mem=946.6M)
[04/05 20:48:27     54s] % Begin Save routing data ... (date=04/05 20:48:26, mem=946.6M)
[04/05 20:48:27     54s] Saving route file ...
[04/05 20:48:27     54s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1239.2M) ***
[04/05 20:48:27     54s] % End Save routing data ... (date=04/05 20:48:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=946.8M, current mem=946.8M)
[04/05 20:48:27     54s] Saving property file db/bk_adder_32bit_place.enc.dat.tmp/bk_adder_32bit.prop
[04/05 20:48:27     54s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1242.2M) ***
[04/05 20:48:27     54s] Saving rc congestion map db/bk_adder_32bit_place.enc.dat.tmp/bk_adder_32bit.congmap.gz ...
[04/05 20:48:28     54s] % Begin Save power constraints data ... (date=04/05 20:48:28, mem=946.8M)
[04/05 20:48:28     54s] % End Save power constraints data ... (date=04/05 20:48:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=946.8M, current mem=946.8M)
[04/05 20:48:33     59s] Generated self-contained design bk_adder_32bit_place.enc.dat.tmp
[04/05 20:48:33     59s] #% End save design ... (date=04/05 20:48:33, total cpu=0:00:05.6, real=0:00:10.0, peak res=949.2M, current mem=949.2M)
[04/05 20:48:33     59s] *** Message Summary: 0 warning(s), 0 error(s)
[04/05 20:48:33     59s] 
[04/05 20:48:33     59s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/05 20:48:33     59s] <CMD> set_ccopt_property buffer_cells {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
[04/05 20:48:33     59s] <CMD> set_ccopt_property use_inverters auto
[04/05 20:48:33     59s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[04/05 20:48:33     59s] <CMD> create_ccopt_clock_tree_spec
[04/05 20:48:33     59s] Creating clock tree spec for modes (timing configs): constraint_slow
[04/05 20:48:33     59s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/05 20:48:33     59s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 20:48:33     59s] Summary for sequential cells identification: 
[04/05 20:48:33     59s]   Identified SBFF number: 16
[04/05 20:48:33     59s]   Identified MBFF number: 0
[04/05 20:48:33     59s]   Identified SB Latch number: 0
[04/05 20:48:33     59s]   Identified MB Latch number: 0
[04/05 20:48:33     59s]   Not identified SBFF number: 0
[04/05 20:48:33     59s]   Not identified MBFF number: 0
[04/05 20:48:33     59s]   Not identified SB Latch number: 0
[04/05 20:48:33     59s]   Not identified MB Latch number: 0
[04/05 20:48:33     59s]   Number of sequential cells which are not FFs: 13
[04/05 20:48:33     59s]  Visiting view : analysis_slow
[04/05 20:48:33     59s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 20:48:33     59s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 20:48:33     59s]  Visiting view : analysis_fast
[04/05 20:48:33     59s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 20:48:33     59s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 20:48:33     59s]  Setting StdDelay to 32.90
[04/05 20:48:33     59s] Creating Cell Server, finished. 
[04/05 20:48:33     59s] 
[04/05 20:48:33     59s] Reset timing graph...
[04/05 20:48:34     59s] Ignoring AAE DB Resetting ...
[04/05 20:48:34     59s] Reset timing graph done.
[04/05 20:48:34     59s] Ignoring AAE DB Resetting ...
[04/05 20:48:34     59s] **ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
Reset timing graph...
[04/05 20:48:34     59s] Ignoring AAE DB Resetting ...
[04/05 20:48:34     59s] Reset timing graph done.
[04/05 20:48:34     59s] <CMD> ccopt_design
[04/05 20:48:34     59s] #% Begin ccopt_design (date=04/05 20:48:34, mem=928.2M)
[04/05 20:48:34     59s] Turning off fast DC mode./nRuntime...
[04/05 20:48:34     59s] **INFO: User's settings:
[04/05 20:48:34     59s] setNanoRouteMode -extractThirdPartyCompatible  false
[04/05 20:48:34     59s] setNanoRouteMode -grouteExpTdStdDelay          32.9
[04/05 20:48:34     59s] setDesignMode -process                         45
[04/05 20:48:34     59s] setExtractRCMode -coupling_c_th                0.1
[04/05 20:48:34     59s] setExtractRCMode -engine                       preRoute
[04/05 20:48:34     59s] setExtractRCMode -relative_c_th                1
[04/05 20:48:34     59s] setExtractRCMode -total_c_th                   0
[04/05 20:48:34     59s] setDelayCalMode -enable_high_fanout            true
[04/05 20:48:34     59s] setDelayCalMode -eng_copyNetPropToNewNet       true
[04/05 20:48:34     59s] setDelayCalMode -engine                        aae
[04/05 20:48:34     59s] setDelayCalMode -ignoreNetLoad                 false
[04/05 20:48:34     59s] setOptMode -activeHoldViews                    { analysis_fast }
[04/05 20:48:34     59s] setOptMode -activeSetupViews                   { analysis_slow }
[04/05 20:48:34     59s] setOptMode -autoSetupViews                     { analysis_slow}
[04/05 20:48:34     59s] setOptMode -autoTDGRSetupViews                 { analysis_slow}
[04/05 20:48:34     59s] setOptMode -drcMargin                          0
[04/05 20:48:34     59s] setOptMode -fixDrc                             true
[04/05 20:48:34     59s] setOptMode -optimizeFF                         true
[04/05 20:48:34     59s] setOptMode -preserveAllSequential              true
[04/05 20:48:34     59s] setOptMode -setupTargetSlack                   0
[04/05 20:48:34     59s] setPlaceMode -place_global_reorder_scan        false
[04/05 20:48:34     59s] 
[04/05 20:48:34     59s] (ccopt_design): CTS Engine: ccopt. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[04/05 20:48:34     59s] (ccopt_design): create_ccopt_clock_tree_spec
[04/05 20:48:34     59s] Creating clock tree spec for modes (timing configs): constraint_slow
[04/05 20:48:34     59s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/05 20:48:34     59s] Reset timing graph...
[04/05 20:48:34     59s] Ignoring AAE DB Resetting ...
[04/05 20:48:34     59s] Reset timing graph done.
[04/05 20:48:34     59s] Ignoring AAE DB Resetting ...
[04/05 20:48:34     59s] **ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
Reset timing graph...
[04/05 20:48:34     59s] Ignoring AAE DB Resetting ...
[04/05 20:48:34     59s] Reset timing graph done.
[04/05 20:48:34     59s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[04/05 20:48:34     59s] Set place::cacheFPlanSiteMark to 1
[04/05 20:48:34     59s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[04/05 20:48:34     59s] Using CCOpt effort standard.
[04/05 20:48:34     59s] CCOpt::Phase::Initialization...
[04/05 20:48:34     59s] Check Prerequisites...
[04/05 20:48:34     59s] **ERROR: (IMPCCOPT-2004):	Cannot run CCOpt as no clock trees are defined.
Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/05 20:48:34     59s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/05 20:48:34     59s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[04/05 20:48:34     59s] Set place::cacheFPlanSiteMark to 0
[04/05 20:48:34     59s] All LLGs are deleted
[04/05 20:48:34     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1235.8M
[04/05 20:48:34     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1235.8M
[04/05 20:48:34     59s] 
[04/05 20:48:34     59s] *** Summary of all messages that are not suppressed in this session:
[04/05 20:48:34     59s] Severity  ID               Count  Summary                                  
[04/05 20:48:34     59s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[04/05 20:48:34     59s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[04/05 20:48:34     59s] ERROR     IMPCCOPT-4082        1  No timing clocks found therefore cannot ...
[04/05 20:48:34     59s] *** Message Summary: 0 warning(s), 3 error(s)
[04/05 20:48:34     59s] 
[04/05 20:48:34     59s] 
[04/05 20:48:34     59s] =============================================================================================
[04/05 20:48:34     59s]  Final TAT Report for ccopt_design
[04/05 20:48:34     59s] =============================================================================================
[04/05 20:48:34     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 20:48:34     59s] ---------------------------------------------------------------------------------------------
[04/05 20:48:34     59s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 20:48:34     59s] ---------------------------------------------------------------------------------------------
[04/05 20:48:34     59s]  ccopt_design TOTAL                 0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 20:48:34     59s] ---------------------------------------------------------------------------------------------
[04/05 20:48:34     59s] 
[04/05 20:48:34     59s] #% End ccopt_design (date=04/05 20:48:34, total cpu=0:00:00.3, real=0:00:00.0, peak res=930.6M, current mem=930.6M)
[04/05 20:48:34     59s] **ERROR: (IMPSYT-6692):	Invalid return code while executing 'scripts/top.tcl' was returned and script processing was stopped. Review the following error in 'scripts/top.tcl' then restart.
[04/05 20:48:34     59s] Error info: scripts/top.tcl: 
[04/05 20:48:34     59s]     while executing
[04/05 20:48:34     59s] "ccopt_design -monolithicflow_only"
[04/05 20:48:34     59s]     ("eval" body line 1)
[04/05 20:48:34     59s]     invoked from within
[04/05 20:48:34     59s] "eval ccopt_design $step $args"
[04/05 20:48:34     59s]     (procedure "ccopt_design" line 40)
[04/05 20:48:34     59s]     invoked from within
[04/05 20:48:34     59s] "ccopt_design"
[04/05 20:48:34     59s]     (file "scripts/top.tcl" line 121)
[04/05 20:48:34     59s]     invoked from within
[04/05 20:48:34     59s] "::se_source_orig scripts/top.tcl"
[04/05 20:48:34     59s]     ("uplevel" body line 1)
[04/05 20:48:34     59s]     invoked from within
[04/05 20:48:34     59s] "uplevel [concat ::se_source_orig $args]"
[04/05 20:48:34     59s]     (procedure "source" line 176)
[04/05 20:48:34     59s]     invoked from within
[04/05 20:48:34     59s] "source scripts/top.tcl"
[04/05 20:48:34     59s]     ("uplevel" body line 1)
[04/05 20:48:34     59s]     invoked from within
[04/05 20:48:34     59s] "uplevel #0 source scripts/top.tcl"
[04/05 20:48:34     59s]     ("eval" body line 1)
[04/05 20:48:34     59s]     invoked from within
[04/05 20:48:34     59s] "eval {uplevel #0 source scripts/top.tcl}"
[04/05 20:48:34     59s]     (in namespace inscope "::" script line 1)
[04/05 20:48:34     59s]     invoked from within
[04/05 20:48:34     59s] "namespace inscope :: eval "uplevel #0 source $fileName"".
[04/05 20:48:34     59s] <CMD> win
[04/05 20:48:50     66s] <CMD> getAnalysisMode -checkType
[04/05 20:48:50     66s] -checkType setup                           # enums={setup hold}, default=setup, user setting
[04/05 20:48:53     67s] <CMD> get_time_unit
[04/05 20:48:53     67s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[04/05 20:48:53     67s] #################################################################################
[04/05 20:48:53     67s] # Design Stage: PreRoute
[04/05 20:48:53     67s] # Design Name: bk_adder_32bit
[04/05 20:48:53     67s] # Design Mode: 45nm
[04/05 20:48:53     67s] # Analysis Mode: MMMC Non-OCV 
[04/05 20:48:53     67s] # Parasitics Mode: No SPEF/RCDB
[04/05 20:48:53     67s] # Signoff Settings: SI Off 
[04/05 20:48:53     67s] #################################################################################
[04/05 20:48:53     67s] Calculate delays in BcWc mode...
[04/05 20:48:53     67s] Topological Sorting (REAL = 0:00:00.0, MEM = 1259.3M, InitMEM = 1259.3M)
[04/05 20:48:53     67s] Start delay calculation (fullDC) (1 T). (MEM=1259.28)
[04/05 20:48:53     67s] End AAE Lib Interpolated Model. (MEM=1259.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 20:48:53     67s] Total number of fetched objects 298
[04/05 20:48:53     67s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 20:48:53     67s] End delay calculation. (MEM=1291.71 CPU=0:00:00.1 REAL=0:00:00.0)
[04/05 20:48:53     67s] End delay calculation (fullDC). (MEM=1291.71 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 20:48:53     67s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1291.7M) ***
[04/05 20:48:53     67s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[04/05 20:48:53     67s] Parsing file top.mtarpt...
[04/05 20:48:53     67s] **WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
[04/05 20:48:53     67s] This could be because the report is not of the correct format,
[04/05 20:48:53     67s] or because it does not contain any paths (because there are no
[04/05 20:48:53     67s] failing paths in the design, for instance).
[04/05 20:48:53     67s] **ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.

--------------------------------------------------------------------------------
Exiting Innovus on Tue Apr  5 20:48:58 2022
  Total CPU time:     0:01:29
  Total real time:    0:01:46
  Peak memory (main): 1026.74MB

[04/05 20:48:58     69s] 
[04/05 20:48:58     69s] *** Memory Usage v#1 (Current mem = 1291.707M, initial mem = 268.238M) ***
[04/05 20:48:58     69s] 
[04/05 20:48:58     69s] *** Summary of all messages that are not suppressed in this session:
[04/05 20:48:58     69s] Severity  ID               Count  Summary                                  
[04/05 20:48:58     69s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/05 20:48:58     69s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[04/05 20:48:58     69s] ERROR     IMPSYT-6692          1  Invalid return code while executing '%s'...
[04/05 20:48:58     69s] ERROR     IMPGTD-223           1  load_timing_debug_report %s failed.      
[04/05 20:48:58     69s] WARNING   IMPGTD-801           1  File (%s) does not contain any timing pa...
[04/05 20:48:58     69s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/05 20:48:58     69s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/05 20:48:58     69s] WARNING   IMPESI-3311       8760  Pin %s of Cell %s for timing library %s ...
[04/05 20:48:58     69s] WARNING   IMPPP-4022           1  Option "-%s" is obsolete and has been re...
[04/05 20:48:58     69s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[04/05 20:48:58     69s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[04/05 20:48:58     69s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/05 20:48:58     69s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[04/05 20:48:58     69s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[04/05 20:48:58     69s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[04/05 20:48:58     69s] ERROR     IMPCCOPT-4082        2  No timing clocks found therefore cannot ...
[04/05 20:48:58     69s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[04/05 20:48:58     69s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[04/05 20:48:58     69s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[04/05 20:48:58     69s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/05 20:48:58     69s] *** Message Summary: 8775 warning(s), 7 error(s)
[04/05 20:48:58     69s] 
[04/05 20:48:58     69s] --- Ending "Innovus" (totcpu=0:01:09, real=0:01:44, mem=1291.7M) ---
