// Seed: 600209185
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = -1'h0 - -1;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    output wor id_2,
    input supply0 id_3,
    output tri id_4,
    input supply1 id_5
);
  wire id_7;
  assign id_1 = id_5 / id_5 ^ id_5;
  integer id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
  uwire id_9, id_10;
  wire id_11;
  assign id_9 = -1;
  assign id_1 = id_3;
  wor id_12 = -1;
endmodule
