Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Russell/git/Architecture/DataMem/FullRFDMALUTest_isim_beh.exe -prj C:/Users/Russell/git/Architecture/DataMem/FullRFDMALUTest_beh.prj work.FullRFDMALUTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/../RF/RegisterFile.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/TwoOneMux5.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/TwoOneMux321.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/TwoOneMux32.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/SignExtender.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/DataMem.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/../ALUWithControl/ALUWithControl.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/../ALUControl/ALUControl.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/FullDMRFALU.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/FullRFDMALUTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/Russell/git/Architecture/DataMem/FullDMRFALU.v" Line 47: Target <ALUOut> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module TwoOneMux5
Compiling module RegisterFile
Compiling module TwoOneMux32
Compiling module SignExtender
Compiling module ALUControl
Compiling module ALUWithControl
Compiling module DataMem
Compiling module TwoOneMux321
Compiling module FullDMRFALU
Compiling module FullRFDMALUTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable C:/Users/Russell/git/Architecture/DataMem/FullRFDMALUTest_isim_beh.exe
Fuse Memory Usage: 30352 KB
Fuse CPU Usage: 609 ms
