/// Auto-generated enumeration definitions
/// Device: ESP32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// This file contains type-safe enum classes for all register field
/// enumerated values extracted from the CMSIS-SVD file.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::espressif::esp32::esp32::enums {

// ============================================================================
// ENUMERATED VALUE DEFINITIONS
// ============================================================================

// ----------------------------------------------------------------------------
// RTC_CNTL - Real-Time Clock Control
// ----------------------------------------------------------------------------

/// CK8M_D256_OUT divider. 00: div128  01: div256  10: div512  11: div1024.
/// Register: CLK_CONF
/// Field: CK8M_DIV [4:5]
enum class RTC_CNTL_CLK_CONF_CK8M_DIV : uint32_t {
    DIV128 = 0x0,
    DIV256 = 0x1,
    DIV512 = 0x2,
    DIV1024 = 0x3,
};

/// 1: CK8M_D256_OUT is actually CK8M  0: CK8M_D256_OUT is CK8M divided by 256
/// Register: CLK_CONF
/// Field: ENB_CK8M_DIV [7:7]
enum class RTC_CNTL_CLK_CONF_ENB_CK8M_DIV : uint32_t {
    CK8M_DIV_256 = 0x0,
    CK8M = 0x1,
};

/// SOC clock sel. 0: XTAL  1: PLL  2: CK8M  3: APLL
/// Register: CLK_CONF
/// Field: SOC_CLK_SEL [27:28]
enum class RTC_CNTL_CLK_CONF_SOC_CLK_SEL : uint32_t {
    XTAL = 0x0,
    PLL = 0x1,
    CK8M = 0x2,
    APLL = 0x3,
};

/// fast_clk_rtc sel. 0: XTAL div 4  1: CK8M
/// Register: CLK_CONF
/// Field: FAST_CLK_RTC_SEL [29:29]
enum class RTC_CNTL_CLK_CONF_FAST_CLK_RTC_SEL : uint32_t {
    XTAL_DIV_4 = 0x0,
    CK8M = 0x1,
};

/// slow_clk_rtc sel. 0: SLOW_CK  1: CK_XTAL_32K  2: CK8M_D256_OUT
/// Register: CLK_CONF
/// Field: ANA_CLK_RTC_SEL [30:31]
enum class RTC_CNTL_CLK_CONF_ANA_CLK_RTC_SEL : uint32_t {
    SLOW_CK = 0x0,
    CK_XTAL_32K = 0x1,
    CK8M_D256_OUT = 0x2,
};

// ----------------------------------------------------------------------------
// TIMG0 - Timer Group 0
// ----------------------------------------------------------------------------

/// length of system reset selection. 0: 100ns  1: 200ns  2: 300ns  3: 400ns  4: 500ns  5: 800ns
/// 6: 1.6us  7: 3.2us Register: WDTCONFIG0 Field: WDT_SYS_RESET_LENGTH [15:17]
enum class TIMG0_WDTCONFIG0_WDT_SYS_RESET_LENGTH : uint32_t {
    NS100 = 0x0,
    NS200 = 0x1,
    NS300 = 0x2,
    NS400 = 0x3,
    NS500 = 0x4,
    NS800 = 0x5,
    NS1600 = 0x6,
    NS3200 = 0x7,
};

/// length of CPU reset selection. 0: 100ns  1: 200ns  2: 300ns 3: 400ns  4: 500ns  5: 800ns
/// 6: 1.6us  7: 3.2us Register: WDTCONFIG0 Field: WDT_CPU_RESET_LENGTH [18:20]
enum class TIMG0_WDTCONFIG0_WDT_CPU_RESET_LENGTH : uint32_t {
    NS100 = 0x0,
    NS200 = 0x1,
    NS300 = 0x2,
    NS400 = 0x3,
    NS500 = 0x4,
    NS800 = 0x5,
    NS1600 = 0x6,
    NS3200 = 0x7,
};

/// Stage 3 configuration. 0: off  1: interrupt  2: reset CPU  3: reset system
/// Register: WDTCONFIG0
/// Field: WDT_STG3 [23:24]
enum class TIMG0_WDTCONFIG0_WDT_STG3 : uint32_t {
    OFF = 0x0,
    INTERRUPT = 0x1,
    RESET = 0x2,
    RESET_SYS = 0x3,
};

/// Total enumerated types: 8

}  // namespace alloy::hal::espressif::esp32::esp32::enums
