Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 08 12:22:45 2016
| Host         : ECE400-F6N3KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file nexys4DDR_control_sets_placed.rpt
| Design       : nexys4DDR
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            5 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------+----------------------------+------------------+----------------+
|     Clock Signal     |     Enable Signal    |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------+----------------------+----------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | U_TX/U_CLKENB/enb    | U_TX/U_COUNTER/counter_rst |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG |                      |                            |                3 |              5 |
|  CLK100MHZ_IBUF_BUFG | U_TX/U_SNAPSHOT/lden |                            |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG |                      | U_TX/clk_reset             |                5 |             15 |
+----------------------+----------------------+----------------------------+------------------+----------------+


