timestamp 1530084124
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use XM2_inv XM2_inv_0 -1 0 0 0 -1 0
use XM1_inv XM1_inv_0 1 0 0 0 1 -700
port "vss" 8 -200 -1073 -154 -1027 m1
port "in" 4 -34 -384 34 -316 m1
port "out" 1 57 -384 133 -316 m2
port "vdd" 6 -205 227 -159 273 m1
node "m1_n90_n1103#" 1 283.879 -90 -1103 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13680 512 45600 1352 0 0 0 0 0 0
node "vss" 0 28.4604 -200 -1073 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2116 184 0 0 0 0 0 0 0 0
node "in" 1 251.026 -34 -384 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36312 1204 0 0 0 0 0 0 0 0
node "out" 2 546.141 57 -384 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27360 1024 74936 2124 0 0 0 0 0 0
node "vdd" 0 28.5419 -205 227 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2116 184 0 0 0 0 0 0 0 0
node "m1_n90_227#" 1 283.96 -90 227 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13680 512 45600 1352 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "in" "out" 50.3999
cap "m1_n90_n1103#" "vdd" 0.00387082
cap "m1_n90_n1103#" "out" 31.0625
cap "vdd" "m1_n90_227#" 39.7436
cap "m1_n90_227#" "out" 31.0625
cap "m1_n90_n1103#" "vss" 42.6522
cap "vss" "m1_n90_227#" 0.00387082
cap "m1_n90_n1103#" "in" 10.4712
cap "in" "m1_n90_227#" 10.4712
cap "vss" "vdd" 1.3352
cap "m1_n90_n1103#" "m1_n90_227#" 21.3531
cap "XM1_inv_0/a_28_n200#" "XM2_inv_0/w_n278_n310#" 55.4992
cap "XM1_inv_0/a_n254_n386#" "XM2_inv_0/w_n278_n310#" 27.4875
cap "XM1_inv_0/a_n36_20#" "XM2_inv_0/w_n278_n310#" 24.5203
cap "XM1_inv_0/a_28_n200#" "XM1_inv_0/a_n254_n386#" 25.2482
cap "XM1_inv_0/a_n36_20#" "XM1_inv_0/a_n254_n386#" 8.9241
cap "XM1_inv_0/a_n36_20#" "XM1_inv_0/a_28_n200#" 6.94146
merge "XM1_inv_0/a_n254_n386#" "XM2_inv_0/VSUBS" -157.481 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10396 -636 0 0 0 0 0 0 0 0
merge "XM2_inv_0/VSUBS" "VSUBS"
merge "VSUBS" "m1_n90_n1103#"
merge "m1_n90_n1103#" "vss"
merge "XM2_inv_0/w_n278_n310#" "m1_n90_227#" -201.689 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10166 -626 0 0 0 0 0 0 0 0
merge "m1_n90_227#" "vdd"
merge "XM1_inv_0/a_n36_20#" "XM2_inv_0/a_n36_120#" -125.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6256 -456 0 0 0 0 0 0 0 0
merge "XM2_inv_0/a_n36_120#" "in"
merge "XM1_inv_0/a_28_n200#" "XM2_inv_0/a_n116_n100#" -262.074 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16008 -880 0 0 0 0 0 0 0 0
merge "XM2_inv_0/a_n116_n100#" "out"
