IP Generator (Version 2022.2-SP1-Lite build 132640)
Start generating at 2023-10-27 11:33
Instance: wr_fifo (E:\Verilog\pango_prj\HDMI_DDR3_OV5640_test\source\rtl\wr_fifo\wr_fifo.idf)
IP: Pango DRM Based FIFO (1.6)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipml_fifo_ctrl_v1_3.v' to 'rtl' ...
Copy 'rtl\ipml_fifo_v1_6.v.xml' to 'rtl' ...
Copy 'rtl\ipml_prefetch_fifo_v1_6.v.xml' to 'rtl' ...
Copy 'rtl\ipml_reg_fifo_v1_0.v' to 'rtl' ...
Copy 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl\ipml_sdpram_v1_6_wr_fifo.v' ...
Compile file 'rtl\ipml_fifo_v1_6.v.xml' to 'rtl\ipml_fifo_v1_6_wr_fifo.v' ...
Compile file 'rtl\ipml_prefetch_fifo_v1_6.v.xml' to 'rtl\ipml_prefetch_fifo_v1_6_wr_fifo.v' ...
Copy 'ipml_fifo_wrapper_v1_6.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_6.v.xml' to 'wr_fifo.v' ...
Found top module 'wr_fifo' in file 'wr_fifo.v'.
Copy 'ipml_prefetch_fifo_wrapper_v1_6.v.xml' ...
Compile file 'ipml_prefetch_fifo_wrapper_v1_6.v.xml' to 'wr_fifo_prefetch.v' ...
Copy 'ipml_fifo_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_3_tb.v.xml' to 'wr_fifo_tb.v' ...
Create template file 'wr_fifo_tmpl.v' ...
Create template file 'wr_fifo_tmpl.vhdl' ...
There are 4 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
