Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Mar  5 21:33:09 2018
| Host         : luigilinux running 64-bit openSUSE Leap 42.3
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.455   -42479.656                   8514                 9925        0.054        0.000                      0                 9894       -0.354       -0.354                       1                  4910  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 5.000}        10.000          100.000         
  clk_ap_design_1_clk_wiz_0_0    {0.000 1.111}        2.222           450.000         
  clk_vid_design_1_clk_wiz_0_0   {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_ap_design_1_clk_wiz_0_0        -13.455   -42410.605                   8462                 9093        0.054        0.000                      0                 9093       -0.354       -0.354                       1                  4505  
  clk_vid_design_1_clk_wiz_0_0        32.904        0.000                      0                  749        0.121        0.000                      0                  749       19.020        0.000                       0                   401  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_vid_design_1_clk_wiz_0_0  clk_ap_design_1_clk_wiz_0_0        -1.850      -69.497                     54                   64        0.188        0.000                      0                   54  
clk_ap_design_1_clk_wiz_0_0   clk_vid_design_1_clk_wiz_0_0        0.597        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ap_design_1_clk_wiz_0_0
  To Clock:  clk_ap_design_1_clk_wiz_0_0

Setup :         8462  Failing Endpoints,  Worst Slack      -13.455ns,  Total Violation   -42410.604ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.354ns,  Total Violation       -0.354ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.455ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_re_V_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.549ns  (logic 8.169ns (52.538%)  route 7.380ns (47.462%))
  Logic Levels:           18  (CARRY4=12 DSP48E1=1 LUT2=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 0.660 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.561    -0.951    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X35Y38         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/Q
                         net (fo=89, routed)          2.114     1.620    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/tmp_6_mid2_reg_5364[0]
    SLICE_X47Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.744 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__24/O
                         net (fo=1, routed)           0.000     1.744    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__24_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.324 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_1__24/O[2]
                         net (fo=44, routed)          1.177     3.500    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/in0[2]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[28]_P[1])
                                                      4.019     7.519 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/in00/P[1]
                         net (fo=2, routed)           1.282     8.801    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/in00_0[1]
    SLICE_X51Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.925 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341[3]_i_24/O
                         net (fo=1, routed)           0.000     8.925    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341[3]_i_24_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.475 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.475    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[3]_i_17_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.589 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.589    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[3]_i_12_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.703    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[3]_i_7_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.817    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[3]_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[3]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[7]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[11]_i_1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.273    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[15]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.607 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[16]_i_2/O[1]
                         net (fo=2, routed)           0.708    11.315    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_27_reg_6341_reg[16]_i_2_n_6
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.303    11.618 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/z_re_V[33]_i_45/O
                         net (fo=1, routed)           0.000    11.618    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/z_re_V[33]_i_45_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.845 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/z_re_V_reg[33]_i_37/O[1]
                         net (fo=1, routed)           1.701    13.546    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U87/mandelbrot_frame_dEe_DSP48_0_U/in00_1[0]
    SLICE_X33Y58         LUT6 (Prop_lut6_I2_O)        0.303    13.849 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U87/mandelbrot_frame_dEe_DSP48_0_U/z_re_V[33]_i_28/O
                         net (fo=1, routed)           0.398    14.247    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U87/mandelbrot_frame_dEe_DSP48_0_U/z_re_V[33]_i_28_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.124    14.371 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U87/mandelbrot_frame_dEe_DSP48_0_U/z_re_V[33]_i_10/O
                         net (fo=1, routed)           0.000    14.371    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U87/mandelbrot_frame_dEe_DSP48_0_U/z_re_V[33]_i_10_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.598 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U87/mandelbrot_frame_dEe_DSP48_0_U/z_re_V_reg[33]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.598    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U87_n_36
    SLICE_X31Y58         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_re_V_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.434     0.660    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X31Y58         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_re_V_reg[33]/C
                         clock pessimism              0.484     1.144    
                         clock uncertainty           -0.063     1.081    
    SLICE_X31Y58         FDRE (Setup_fdre_C_D)        0.062     1.143    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_re_V_reg[33]
  -------------------------------------------------------------------
                         required time                          1.143    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                -13.455    

Slack (VIOLATED) :        -13.057ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.122ns  (logic 7.258ns (47.996%)  route 7.864ns (52.004%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 0.662 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.561    -0.951    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X35Y38         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/Q
                         net (fo=89, routed)          2.042     1.547    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/tmp_6_mid2_reg_5364[0]
    SLICE_X15Y72         LUT2 (Prop_lut2_I0_O)        0.124     1.671 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__6/O
                         net (fo=1, routed)           0.000     1.671    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__6_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.251 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_1__6/O[2]
                         net (fo=27, routed)          1.328     3.579    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/in0[17]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[29]_P[2])
                                                      4.019     7.598 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/in00/P[2]
                         net (fo=2, routed)           1.025     8.624    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/r_V8_2_fu_4725_p2[2]
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.124 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_150/CO[3]
                         net (fo=1, routed)           0.000     9.124    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_150_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.241 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.241    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_124_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.358 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.358    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_95_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.475 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_65/CO[3]
                         net (fo=1, routed)           0.000     9.475    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_65_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.592 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.592    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_35_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.709 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.709    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[23]_i_30_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.024 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[27]_i_30/O[3]
                         net (fo=1, routed)           1.398    11.421    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U17/mandelbrot_frame_eOg_DSP48_1_U/data27__0[11]
    SLICE_X29Y67         LUT6 (Prop_lut6_I1_O)        0.307    11.728 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U17/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[27]_i_14/O
                         net (fo=1, routed)           1.245    12.973    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U17/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[27]_i_14_n_0
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.124    13.097 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U17/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[27]_i_6/O
                         net (fo=1, routed)           0.264    13.361    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/in00_14
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.485 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[27]_i_2/O
                         net (fo=1, routed)           0.562    14.047    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[27]_i_2_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.124    14.171 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[27]_i_1/O
                         net (fo=1, routed)           0.000    14.171    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44_n_24
    SLICE_X33Y51         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.436     0.662    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X33Y51         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[27]/C
                         clock pessimism              0.484     1.146    
                         clock uncertainty           -0.063     1.083    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.031     1.114    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[27]
  -------------------------------------------------------------------
                         required time                          1.114    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                -13.057    

Slack (VIOLATED) :        -12.985ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.046ns  (logic 7.071ns (46.997%)  route 7.975ns (53.003%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 0.662 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.565    -0.947    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X29Y42         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[33]/Q
                         net (fo=60, routed)          2.151     1.660    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U25/mandelbrot_frame_dEe_DSP48_0_U/tmp_6_mid2_reg_5364[1]
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.784 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U25/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_2__11/O
                         net (fo=1, routed)           0.000     1.784    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U25/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_2__11_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.034 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U25/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_1__11/O[2]
                         net (fo=27, routed)          1.014     3.049    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/in0[17]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[29]_P[3])
                                                      4.018     7.067 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/in00/P[3]
                         net (fo=2, routed)           1.003     8.070    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/r_V8_7_fu_4835_p2[3]
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.707 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_128/CO[3]
                         net (fo=1, routed)           0.000     8.707    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_128_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.824    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_99_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.941 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_69/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_69_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.058 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.058    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_39_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.175 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[23]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.175    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[23]_i_34_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.292 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[27]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.292    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[27]_i_34_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.615 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[32]_i_23/O[1]
                         net (fo=1, routed)           0.950    10.565    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/data22__0[28]
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.306    10.871 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[29]_i_12/O
                         net (fo=1, routed)           1.884    12.755    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U17/mandelbrot_frame_eOg_DSP48_1_U/in00_7
    SLICE_X29Y52         LUT4 (Prop_lut4_I3_O)        0.124    12.879 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U17/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[29]_i_5/O
                         net (fo=1, routed)           0.409    13.288    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/in00_10
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.412 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[29]_i_2/O
                         net (fo=1, routed)           0.563    13.975    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[29]_i_2_n_0
    SLICE_X33Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.099 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[29]_i_1/O
                         net (fo=1, routed)           0.000    14.099    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44_n_22
    SLICE_X33Y52         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.436     0.662    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X33Y52         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[29]/C
                         clock pessimism              0.484     1.146    
                         clock uncertainty           -0.063     1.083    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.031     1.114    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[29]
  -------------------------------------------------------------------
                         required time                          1.114    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                -12.985    

Slack (VIOLATED) :        -12.976ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.040ns  (logic 7.031ns (46.747%)  route 8.009ns (53.253%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 0.664 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.561    -0.951    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X35Y38         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/Q
                         net (fo=89, routed)          2.042     1.547    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/tmp_6_mid2_reg_5364[0]
    SLICE_X15Y72         LUT2 (Prop_lut2_I0_O)        0.124     1.671 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__6/O
                         net (fo=1, routed)           0.000     1.671    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__6_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.251 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_1__6/O[2]
                         net (fo=27, routed)          1.328     3.579    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/in0[17]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[29]_P[2])
                                                      4.019     7.598 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/in00/P[2]
                         net (fo=2, routed)           1.025     8.624    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/r_V8_2_fu_4725_p2[2]
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.124 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_150/CO[3]
                         net (fo=1, routed)           0.000     9.124    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_150_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.241 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.241    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_124_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.358 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.358    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_95_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.475 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_65/CO[3]
                         net (fo=1, routed)           0.000     9.475    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_65_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.798 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_35/O[1]
                         net (fo=1, routed)           1.243    11.041    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U17/mandelbrot_frame_eOg_DSP48_1_U/data27__0[1]
    SLICE_X12Y66         LUT6 (Prop_lut6_I1_O)        0.306    11.347 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U17/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[17]_i_10/O
                         net (fo=1, routed)           1.349    12.696    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U17/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[17]_i_10_n_0
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.124    12.820 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U17/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[17]_i_5/O
                         net (fo=1, routed)           0.578    13.398    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/in00_34
    SLICE_X28Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.522 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[17]_i_2/O
                         net (fo=1, routed)           0.444    13.966    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[17]_i_2_n_0
    SLICE_X28Y51         LUT5 (Prop_lut5_I0_O)        0.124    14.090 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[17]_i_1/O
                         net (fo=1, routed)           0.000    14.090    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44_n_34
    SLICE_X28Y51         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.438     0.664    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X28Y51         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[17]/C
                         clock pessimism              0.484     1.148    
                         clock uncertainty           -0.063     1.085    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.029     1.114    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[17]
  -------------------------------------------------------------------
                         required time                          1.114    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                -12.976    

Slack (VIOLATED) :        -12.960ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.026ns  (logic 7.307ns (48.630%)  route 7.719ns (51.370%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=1 LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 0.663 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.561    -0.951    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X35Y38         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/Q
                         net (fo=89, routed)          1.214     0.720    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U64/mandelbrot_frame_dEe_DSP48_0_U/tmp_6_mid2_reg_5364[0]
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.124     0.844 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U64/mandelbrot_frame_dEe_DSP48_0_U/a_inferred_i_3/O
                         net (fo=1, routed)           0.000     0.844    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U64/mandelbrot_frame_dEe_DSP48_0_U/a_inferred_i_3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.424 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U64/mandelbrot_frame_dEe_DSP48_0_U/a_inferred_i_1/O[2]
                         net (fo=27, routed)          1.235     2.658    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/in0[17]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      4.019     6.677 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/in00/P[0]
                         net (fo=2, routed)           1.203     7.880    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/r_V8_19_fu_5121_p2[0]
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.537 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_158/CO[3]
                         net (fo=1, routed)           0.000     8.537    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_158_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.654    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_132_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.771 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.771    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_103_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.888 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.888    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_73_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.005 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.005    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_43_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.122    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[23]_i_38_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.341 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[27]_i_38/O[0]
                         net (fo=1, routed)           1.844    11.185    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U71/mandelbrot_frame_eOg_DSP48_1_U/p_28_in[8]
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.295    11.480 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U71/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[24]_i_13/O
                         net (fo=1, routed)           1.149    12.629    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U71/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[24]_i_13_n_0
    SLICE_X15Y59         LUT5 (Prop_lut5_I0_O)        0.124    12.753 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U71/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[24]_i_6/O
                         net (fo=1, routed)           0.667    13.420    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/ap_CS_fsm_reg[33]_9
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.544 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[24]_i_2/O
                         net (fo=1, routed)           0.407    13.951    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[24]_i_2_n_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.075 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[24]_i_1/O
                         net (fo=1, routed)           0.000    14.075    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44_n_27
    SLICE_X15Y61         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.437     0.663    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X15Y61         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[24]/C
                         clock pessimism              0.484     1.147    
                         clock uncertainty           -0.063     1.084    
    SLICE_X15Y61         FDRE (Setup_fdre_C_D)        0.031     1.115    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[24]
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                -12.960    

Slack (VIOLATED) :        -12.954ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.062ns  (logic 5.603ns (37.200%)  route 9.459ns (62.800%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 0.661 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.561    -0.951    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X35Y38         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/Q
                         net (fo=89, routed)          2.114     1.620    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/tmp_6_mid2_reg_5364[0]
    SLICE_X47Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.744 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__24/O
                         net (fo=1, routed)           0.000     1.744    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__24_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.324 f  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_1__24/O[2]
                         net (fo=44, routed)          1.340     3.663    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/in0[17]
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.302     3.965 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_272/O
                         net (fo=1, routed)           0.330     4.295    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_272_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.439     4.734 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_178/O[3]
                         net (fo=3, routed)           0.887     5.622    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_178_n_4
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.306     5.928 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_160/O
                         net (fo=1, routed)           0.000     5.928    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_160_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.475 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_89/O[2]
                         net (fo=2, routed)           0.931     7.405    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_89_n_5
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.331     7.736 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_33/O
                         net (fo=2, routed)           0.690     8.426    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_33_n_0
    SLICE_X48Y93         LUT4 (Prop_lut4_I3_O)        0.327     8.753 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_37/O
                         net (fo=1, routed)           0.000     8.753    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_37_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.154 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.154    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_4_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.467 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_3/O[3]
                         net (fo=3, routed)           0.607    10.075    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/D[12]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.913 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.913    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[31]_i_24_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.135 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[33]_i_12/O[0]
                         net (fo=1, routed)           2.109    13.244    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U89/mandelbrot_frame_eOg_DSP48_1_U/data2__0[16]
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.299    13.543 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U89/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[32]_i_3/O
                         net (fo=1, routed)           0.451    13.993    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/in00_2
    SLICE_X31Y53         LUT5 (Prop_lut5_I4_O)        0.118    14.111 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[32]_i_1/O
                         net (fo=1, routed)           0.000    14.111    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44_n_19
    SLICE_X31Y53         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.435     0.661    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X31Y53         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[32]/C
                         clock pessimism              0.484     1.145    
                         clock uncertainty           -0.063     1.082    
    SLICE_X31Y53         FDRE (Setup_fdre_C_D)        0.075     1.157    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[32]
  -------------------------------------------------------------------
                         required time                          1.157    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                -12.954    

Slack (VIOLATED) :        -12.905ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_re_V_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.966ns  (logic 7.440ns (49.711%)  route 7.526ns (50.289%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 0.661 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.561    -0.951    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X35Y38         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/Q
                         net (fo=89, routed)          2.098     1.603    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/tmp_6_mid2_reg_5364[0]
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.124     1.727 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__3/O
                         net (fo=1, routed)           0.000     1.727    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__3_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.305 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_1__3/O[2]
                         net (fo=27, routed)          0.890     3.195    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/in0[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[27]_P[1])
                                                      4.018     7.213 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/in00/P[1]
                         net (fo=2, routed)           0.838     8.051    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/in00_2[1]
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.175 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289[3]_i_24/O
                         net (fo=1, routed)           0.000     8.175    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289[3]_i_24_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.725 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.725    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[3]_i_17_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.839    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[3]_i_12_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.953    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[3]_i_7_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.067 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.067    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[3]_i_2_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[3]_i_1_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[7]_i_1_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[11]_i_1_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.644 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[15]_i_1/O[0]
                         net (fo=2, routed)           1.072    10.716    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/tmp_9_25_reg_6289_reg[15][12]
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.299    11.015 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/z_re_V[28]_i_15/O
                         net (fo=1, routed)           1.418    12.433    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U69/mandelbrot_frame_dEe_DSP48_0_U/in00_7
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124    12.557 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U69/mandelbrot_frame_dEe_DSP48_0_U/z_re_V[28]_i_7/O
                         net (fo=1, routed)           0.767    13.324    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U42/mandelbrot_frame_dEe_DSP48_0_U/ap_CS_fsm_reg[33]_3
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.448 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U42/mandelbrot_frame_dEe_DSP48_0_U/z_re_V[28]_i_2/O
                         net (fo=1, routed)           0.444    13.892    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U90/mandelbrot_frame_dEe_DSP48_0_U/ap_enable_reg_pp0_iter0_reg_2
    SLICE_X36Y55         LUT5 (Prop_lut5_I3_O)        0.124    14.016 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U90/mandelbrot_frame_dEe_DSP48_0_U/z_re_V[28]_i_1/O
                         net (fo=1, routed)           0.000    14.016    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U90_n_39
    SLICE_X36Y55         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_re_V_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.435     0.661    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X36Y55         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_re_V_reg[28]/C
                         clock pessimism              0.484     1.145    
                         clock uncertainty           -0.063     1.082    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)        0.029     1.111    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_re_V_reg[28]
  -------------------------------------------------------------------
                         required time                          1.111    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                -12.905    

Slack (VIOLATED) :        -12.899ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.967ns  (logic 7.302ns (48.789%)  route 7.665ns (51.211%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=1 LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 0.664 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.561    -0.951    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X35Y38         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/Q
                         net (fo=89, routed)          2.098     1.603    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/tmp_6_mid2_reg_5364[0]
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.124     1.727 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__3/O
                         net (fo=1, routed)           0.000     1.727    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__3_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.305 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_1__3/O[2]
                         net (fo=27, routed)          0.856     3.161    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/in0[17]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[19]_P[4])
                                                      4.018     7.179 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/in00/P[4]
                         net (fo=2, routed)           1.063     8.242    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/r_V8_24_fu_5231_p2[4]
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.899 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.899    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_137_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.016 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.016    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_108_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.133 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_78/CO[3]
                         net (fo=1, routed)           0.000     9.133    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_78_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.250 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.250    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_48_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.367 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.367    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[23]_i_43_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.690 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[27]_i_43/O[1]
                         net (fo=1, routed)           1.452    11.141    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/data4__0[24]
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.306    11.447 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[25]_i_15/O
                         net (fo=1, routed)           1.333    12.781    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U71/mandelbrot_frame_eOg_DSP48_1_U/in00_17
    SLICE_X29Y53         LUT5 (Prop_lut5_I4_O)        0.124    12.905 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U71/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[25]_i_6/O
                         net (fo=1, routed)           0.430    13.335    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/ap_CS_fsm_reg[33]_8
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124    13.459 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[25]_i_2/O
                         net (fo=1, routed)           0.433    13.892    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[25]_i_2_n_0
    SLICE_X28Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.016 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[25]_i_1/O
                         net (fo=1, routed)           0.000    14.016    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44_n_26
    SLICE_X28Y52         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.438     0.664    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X28Y52         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[25]/C
                         clock pessimism              0.484     1.148    
                         clock uncertainty           -0.063     1.085    
    SLICE_X28Y52         FDRE (Setup_fdre_C_D)        0.032     1.117    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[25]
  -------------------------------------------------------------------
                         required time                          1.117    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                -12.899    

Slack (VIOLATED) :        -12.884ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.946ns  (logic 7.304ns (48.868%)  route 7.642ns (51.132%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=1 LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 0.660 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.561    -0.951    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X35Y38         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/Q
                         net (fo=89, routed)          2.098     1.603    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/tmp_6_mid2_reg_5364[0]
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.124     1.727 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__3/O
                         net (fo=1, routed)           0.000     1.727    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__3_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.305 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_1__3/O[2]
                         net (fo=27, routed)          0.856     3.161    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/in0[17]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[19]_P[4])
                                                      4.018     7.179 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/in00/P[4]
                         net (fo=2, routed)           1.063     8.242    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/r_V8_24_fu_5231_p2[4]
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.899 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.899    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_137_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.016 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.016    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_108_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.133 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_78/CO[3]
                         net (fo=1, routed)           0.000     9.133    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_78_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.250 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.250    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[19]_i_48_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.367 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.367    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[23]_i_43_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.484 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.009     9.493    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[27]_i_43_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.712 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[31]_i_54/O[0]
                         net (fo=1, routed)           1.265    10.976    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/data4__0[27]
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.295    11.271 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[28]_i_15/O
                         net (fo=1, routed)           1.044    12.316    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U71/mandelbrot_frame_eOg_DSP48_1_U/in00_11
    SLICE_X29Y52         LUT5 (Prop_lut5_I4_O)        0.124    12.440 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U71/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[28]_i_6/O
                         net (fo=1, routed)           0.909    13.348    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/ap_CS_fsm_reg[33]_5
    SLICE_X31Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.472 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[28]_i_2/O
                         net (fo=1, routed)           0.399    13.872    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[28]_i_2_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.124    13.996 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[28]_i_1/O
                         net (fo=1, routed)           0.000    13.996    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44_n_23
    SLICE_X33Y57         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.434     0.660    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X33Y57         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[28]/C
                         clock pessimism              0.484     1.144    
                         clock uncertainty           -0.063     1.081    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)        0.031     1.112    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[28]
  -------------------------------------------------------------------
                         required time                          1.112    
                         arrival time                         -13.996    
  -------------------------------------------------------------------
                         slack                                -12.884    

Slack (VIOLATED) :        -12.868ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.934ns  (logic 5.628ns (37.686%)  route 9.306ns (62.314%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 0.662 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.561    -0.951    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X35Y38         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_6_mid2_reg_5364_reg[32]/Q
                         net (fo=89, routed)          2.114     1.620    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/tmp_6_mid2_reg_5364[0]
    SLICE_X47Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.744 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__24/O
                         net (fo=1, routed)           0.000     1.744    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_3__24_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.324 f  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/b_inferred_i_1__24/O[2]
                         net (fo=44, routed)          1.340     3.663    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/in0[17]
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.302     3.965 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_272/O
                         net (fo=1, routed)           0.330     4.295    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_272_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.439     4.734 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_178/O[3]
                         net (fo=3, routed)           0.887     5.622    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_178_n_4
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.306     5.928 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_160/O
                         net (fo=1, routed)           0.000     5.928    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_160_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.475 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_89/O[2]
                         net (fo=2, routed)           0.931     7.405    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_89_n_5
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.331     7.736 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_33/O
                         net (fo=2, routed)           0.690     8.426    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_33_n_0
    SLICE_X48Y93         LUT4 (Prop_lut4_I3_O)        0.327     8.753 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_37/O
                         net (fo=1, routed)           0.000     8.753    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_37_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.154 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.154    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_4_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.377 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/p_inferred_i_3/O[0]
                         net (fo=3, routed)           0.462     9.839    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/D[9]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    10.688 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.688    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[27]_i_10_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.001 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U86/mandelbrot_frame_eOg_DSP48_1_U/z_im_V_reg[31]_i_24/O[3]
                         net (fo=1, routed)           1.934    12.935    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U89/mandelbrot_frame_eOg_DSP48_1_U/data2__0[15]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.306    13.241 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U89/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[31]_i_11/O
                         net (fo=1, routed)           0.618    13.859    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/in00_5
    SLICE_X28Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.983 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/z_im_V[31]_i_2/O
                         net (fo=1, routed)           0.000    13.983    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44_n_20
    SLICE_X28Y58         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.436     0.662    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X28Y58         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[31]/C
                         clock pessimism              0.484     1.146    
                         clock uncertainty           -0.063     1.083    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.032     1.115    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/z_im_V_reg[31]
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                -12.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_reg_239_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_reg_5341_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.816%)  route 0.118ns (23.184%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.562    -0.619    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X28Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_reg_239_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_reg_239_reg[13]/Q
                         net (fo=2, routed)           0.118    -0.361    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_reg_239[13]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.164 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_reg_5341_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_reg_5341_reg[16]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.109 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_reg_5341_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_fu_465_p2[17]
    SLICE_X29Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_reg_5341_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.918    -0.771    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X29Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_reg_5341_reg[17]/C
                         clock pessimism              0.503    -0.268    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.163    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_reg_5341_reg[17]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.432%)  route 0.169ns (54.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.644    -0.537    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X31Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[52]/Q
                         net (fo=2, routed)           0.169    -0.227    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg_n_0_[52]
    SLICE_X34Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.829    -0.860    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X34Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[53]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.059    -0.297    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[53]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/count_V_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.377%)  route 0.551ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.551    -0.630    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X36Y78         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/count_V_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/count_V_reg[4]/Q
                         net (fo=4, routed)           0.551     0.062    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.876    -0.813    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.503    -0.310    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.014    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/count_V_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.164ns (23.604%)  route 0.531ns (76.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.552    -0.629    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X38Y79         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/count_V_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/count_V_reg[5]/Q
                         net (fo=5, routed)           0.531     0.066    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.876    -0.813    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.503    -0.310    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.014    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_21_7_reg_5827_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_21_8_reg_5853_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.039%)  route 0.208ns (47.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.550    -0.631    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X35Y77         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_21_7_reg_5827_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.503 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_21_7_reg_5827_reg[1]/Q
                         net (fo=8, routed)           0.208    -0.295    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_21_7_reg_5827[1]
    SLICE_X37Y77         LUT6 (Prop_lut6_I4_O)        0.098    -0.197 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_21_8_reg_5853[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/data21[4]
    SLICE_X37Y77         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_21_8_reg_5853_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.816    -0.873    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X37Y77         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_21_8_reg_5853_reg[4]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.092    -0.277    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_21_8_reg_5853_reg[4]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/t_V_reg_283_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_22_1_reg_6388_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.212ns (46.142%)  route 0.247ns (53.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.550    -0.631    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X34Y71         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/t_V_reg_283_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/t_V_reg_283_reg[1]/Q
                         net (fo=48, routed)          0.247    -0.220    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/t_V_reg_283_reg_n_0_[1]
    SLICE_X37Y70         LUT5 (Prop_lut5_I3_O)        0.048    -0.172 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_22_1_reg_6388[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_22_1_fu_4441_p2[5]
    SLICE_X37Y70         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_22_1_reg_6388_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.818    -0.871    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X37Y70         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_22_1_reg_6388_reg[5]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.107    -0.260    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_22_1_reg_6388_reg[5]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_reg_239_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_reg_5341_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.344%)  route 0.118ns (21.656%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.562    -0.619    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X28Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_reg_239_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_reg_239_reg[13]/Q
                         net (fo=2, routed)           0.118    -0.361    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_reg_239[13]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.164 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_reg_5341_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_reg_5341_reg[16]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.073 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_reg_5341_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.073    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_fu_465_p2[18]
    SLICE_X29Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_reg_5341_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.918    -0.771    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X29Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_reg_5341_reg[18]/C
                         clock pessimism              0.503    -0.268    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.163    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/indvar_flatten_next_reg_5341_reg[18]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/count_V_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.950%)  route 0.566ns (80.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.551    -0.630    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X36Y78         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/count_V_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/count_V_reg[2]/Q
                         net (fo=7, routed)           0.566     0.076    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.876    -0.813    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.503    -0.310    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.014    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/t_V_reg_283_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_22_1_reg_6388_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.788%)  route 0.247ns (54.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.550    -0.631    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X34Y71         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/t_V_reg_283_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/t_V_reg_283_reg[1]/Q
                         net (fo=48, routed)          0.247    -0.220    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/t_V_reg_283_reg_n_0_[1]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.045    -0.175 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_22_1_reg_6388[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_22_1_fu_4441_p2[4]
    SLICE_X37Y70         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_22_1_reg_6388_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.818    -0.871    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X37Y70         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_22_1_reg_6388_reg[4]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.091    -0.276    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/tmp_22_1_reg_6388_reg[4]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/count_V_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_ap_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.141ns (19.666%)  route 0.576ns (80.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.552    -0.629    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X37Y79         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/count_V_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/count_V_reg[6]/Q
                         net (fo=4, routed)           0.576     0.088    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.876    -0.813    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.503    -0.310    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.014    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ap_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         2.222       -0.354     RAMB36_X0Y18     design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         2.222       0.067      BUFGCTRL_X0Y0    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         2.222       0.068      DSP48_X0Y47      design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.222       0.973      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         2.222       1.222      SLICE_X30Y96     design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X31Y100    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X31Y100    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X30Y96     design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X37Y71     design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X33Y70     design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.222       211.138    MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.111       0.131      SLICE_X30Y101    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[50]_srl2___ap_CS_fsm_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.111       0.131      SLICE_X30Y101    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[8]_srl3___ap_CS_fsm_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.111       0.131      SLICE_X30Y108    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_cud_U2/mandelbrot_frame_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.111       0.131      SLICE_X30Y101    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[50]_srl2___ap_CS_fsm_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.111       0.131      SLICE_X30Y101    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[8]_srl3___ap_CS_fsm_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.111       0.131      SLICE_X30Y108    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_cud_U2/mandelbrot_frame_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X44Y73     design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[39]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X44Y73     design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[40]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X44Y73     design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[41]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X44Y73     design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[42]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.111       0.131      SLICE_X30Y101    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[50]_srl2___ap_CS_fsm_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.111       0.131      SLICE_X30Y101    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[50]_srl2___ap_CS_fsm_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.111       0.131      SLICE_X30Y101    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[8]_srl3___ap_CS_fsm_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.111       0.131      SLICE_X30Y101    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[8]_srl3___ap_CS_fsm_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.111       0.131      SLICE_X30Y108    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_cud_U2/mandelbrot_frame_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.111       0.131      SLICE_X30Y108    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_cud_U2/mandelbrot_frame_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X30Y96     design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X31Y100    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X31Y100    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X31Y100    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vid_design_1_clk_wiz_0_0
  To Clock:  clk_vid_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.904ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@40.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 0.828ns (12.801%)  route 5.640ns (87.199%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.880     2.432    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.556 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          1.146     3.702    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.124     3.826 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.831     4.657    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     4.781 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.783     5.564    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.501    38.505    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y82          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.491    38.996    
                         clock uncertainty           -0.098    38.897    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.429    38.468    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                 32.904    

Slack (MET) :             32.904ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@40.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 0.828ns (12.801%)  route 5.640ns (87.199%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.880     2.432    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.556 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          1.146     3.702    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.124     3.826 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.831     4.657    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     4.781 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.783     5.564    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.501    38.505    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y82          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.491    38.996    
                         clock uncertainty           -0.098    38.897    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.429    38.468    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                 32.904    

Slack (MET) :             32.904ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@40.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 0.828ns (12.801%)  route 5.640ns (87.199%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.880     2.432    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.556 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          1.146     3.702    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.124     3.826 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.831     4.657    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     4.781 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.783     5.564    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.501    38.505    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y82          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/C
                         clock pessimism              0.491    38.996    
                         clock uncertainty           -0.098    38.897    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.429    38.468    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                 32.904    

Slack (MET) :             32.904ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@40.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 0.828ns (12.801%)  route 5.640ns (87.199%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.880     2.432    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.556 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          1.146     3.702    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.124     3.826 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.831     4.657    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     4.781 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.783     5.564    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.501    38.505    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y82          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/C
                         clock pessimism              0.491    38.996    
                         clock uncertainty           -0.098    38.897    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.429    38.468    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                 32.904    

Slack (MET) :             33.179ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@40.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 0.828ns (13.364%)  route 5.368ns (86.636%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.880     2.432    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.556 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          1.146     3.702    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.124     3.826 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.831     4.657    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     4.781 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.511     5.292    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.503    38.507    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y84          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.491    38.998    
                         clock uncertainty           -0.098    38.899    
    SLICE_X1Y84          FDRE (Setup_fdre_C_R)       -0.429    38.470    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -5.292    
  -------------------------------------------------------------------
                         slack                                 33.179    

Slack (MET) :             33.179ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@40.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 0.828ns (13.364%)  route 5.368ns (86.636%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.880     2.432    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.556 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          1.146     3.702    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.124     3.826 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.831     4.657    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     4.781 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.511     5.292    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.503    38.507    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y84          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.491    38.998    
                         clock uncertainty           -0.098    38.899    
    SLICE_X1Y84          FDRE (Setup_fdre_C_R)       -0.429    38.470    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -5.292    
  -------------------------------------------------------------------
                         slack                                 33.179    

Slack (MET) :             33.179ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@40.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 0.828ns (13.364%)  route 5.368ns (86.636%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.880     2.432    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.556 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          1.146     3.702    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.124     3.826 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.831     4.657    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     4.781 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.511     5.292    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.503    38.507    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y84          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/C
                         clock pessimism              0.491    38.998    
                         clock uncertainty           -0.098    38.899    
    SLICE_X1Y84          FDRE (Setup_fdre_C_R)       -0.429    38.470    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -5.292    
  -------------------------------------------------------------------
                         slack                                 33.179    

Slack (MET) :             33.179ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@40.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 0.828ns (13.364%)  route 5.368ns (86.636%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.880     2.432    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.556 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          1.146     3.702    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.124     3.826 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.831     4.657    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     4.781 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.511     5.292    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.503    38.507    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y84          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/C
                         clock pessimism              0.491    38.998    
                         clock uncertainty           -0.098    38.899    
    SLICE_X1Y84          FDRE (Setup_fdre_C_R)       -0.429    38.470    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -5.292    
  -------------------------------------------------------------------
                         slack                                 33.179    

Slack (MET) :             33.185ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@40.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 0.828ns (13.379%)  route 5.361ns (86.621%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.880     2.432    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.556 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          1.146     3.702    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.124     3.826 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.831     4.657    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     4.781 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.504     5.285    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.502    38.506    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y83          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.491    38.997    
                         clock uncertainty           -0.098    38.898    
    SLICE_X1Y83          FDRE (Setup_fdre_C_R)       -0.429    38.469    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                 33.185    

Slack (MET) :             33.185ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@40.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 0.828ns (13.379%)  route 5.361ns (86.621%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.880     2.432    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.556 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          1.146     3.702    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.124     3.826 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.831     4.657    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     4.781 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.504     5.285    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.502    38.506    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y83          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.491    38.997    
                         clock uncertainty           -0.098    38.898    
    SLICE_X1Y83          FDRE (Setup_fdre_C_R)       -0.429    38.469    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                 33.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.647    -0.534    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y100         FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.337    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X9Y100         FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.922    -0.767    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y100         FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.076    -0.458    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.563    -0.618    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y91          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.421    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X9Y91          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.832    -0.857    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y91          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.076    -0.542    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.647    -0.534    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y100         FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.337    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X9Y100         FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.922    -0.767    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y100         FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.075    -0.459    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.568    -0.613    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X57Y44         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.416    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X57Y44         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.837    -0.853    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X57Y44         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.613    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.075    -0.538    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.591    -0.590    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X5Y94          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.393    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][1]
    SLICE_X5Y94          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.861    -0.828    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X5Y94          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.075    -0.515    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.591    -0.590    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X5Y93          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.393    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][2]
    SLICE_X5Y93          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.861    -0.828    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X5Y93          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.075    -0.515    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.593    -0.588    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X3Y96          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.391    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][4]
    SLICE_X3Y96          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.863    -0.826    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X3Y96          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.075    -0.513    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.563    -0.618    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y91          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.421    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X9Y91          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.832    -0.857    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y91          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.075    -0.543    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.594    -0.587    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X1Y97          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.390    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X1Y97          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.864    -0.825    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X1Y97          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.075    -0.512    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.281%)  route 0.191ns (47.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.675    -0.506    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X6Y100         FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[5][8]/Q
                         net (fo=7, routed)           0.191    -0.151    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[5][8]
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.045    -0.106 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_out_bin[8]_INST_0/O
                         net (fo=1, routed)           0.000    -0.106    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/dest_graysync_ff_reg[5][10][8]
    SLICE_X4Y98          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.863    -0.827    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/rd_clk
    SLICE_X4Y98          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[8]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.092    -0.231    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vid_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18     design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y72     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y97      design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y97      design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y97      design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y97      design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y72     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y44     design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_vid_design_1_clk_wiz_0_0
  To Clock:  clk_ap_design_1_clk_wiz_0_0

Setup :           54  Failing Endpoints,  Worst Slack       -1.850ns,  Total Violation      -69.497ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.850ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.580ns (18.880%)  route 2.492ns (81.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 0.662 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.512     0.065    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.189 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          1.980     2.168    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X30Y98         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.436     0.662    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X30Y98         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.398     1.061    
                         clock uncertainty           -0.218     0.842    
    SLICE_X30Y98         FDRE (Setup_fdre_C_R)       -0.524     0.318    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                 -1.850    

Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.580ns (18.962%)  route 2.479ns (81.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 0.661 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.512     0.065    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.189 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          1.966     2.155    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X34Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.435     0.661    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X34Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[53]/C
                         clock pessimism              0.398     1.060    
                         clock uncertainty           -0.218     0.841    
    SLICE_X34Y99         FDRE (Setup_fdre_C_R)       -0.524     0.317    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[53]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -2.155    
  -------------------------------------------------------------------
                         slack                                 -1.837    

Slack (VIOLATED) :        -1.835ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.580ns (18.979%)  route 2.476ns (81.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 0.661 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.512     0.065    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.189 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          1.964     2.152    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X30Y96         FDSE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.435     0.661    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X30Y96         FDSE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.398     1.060    
                         clock uncertainty           -0.218     0.841    
    SLICE_X30Y96         FDSE (Setup_fdse_C_S)       -0.524     0.317    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                 -1.835    

Slack (VIOLATED) :        -1.835ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.580ns (18.979%)  route 2.476ns (81.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 0.661 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.512     0.065    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.189 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          1.964     2.152    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X30Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.435     0.661    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X30Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[12]/C
                         clock pessimism              0.398     1.060    
                         clock uncertainty           -0.218     0.841    
    SLICE_X30Y96         FDRE (Setup_fdre_C_R)       -0.524     0.317    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[12]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                 -1.835    

Slack (VIOLATED) :        -1.777ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.580ns (17.727%)  route 2.692ns (82.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 0.840 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.512     0.065    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.189 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          2.179     2.368    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X27Y101        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.613     0.840    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X27Y101        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[47]/C
                         clock pessimism              0.398     1.238    
                         clock uncertainty           -0.218     1.020    
    SLICE_X27Y101        FDRE (Setup_fdre_C_R)       -0.429     0.591    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[47]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                 -1.777    

Slack (VIOLATED) :        -1.777ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.580ns (17.727%)  route 2.692ns (82.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 0.840 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.512     0.065    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.189 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          2.179     2.368    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X27Y101        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.613     0.840    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X27Y101        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[48]/C
                         clock pessimism              0.398     1.238    
                         clock uncertainty           -0.218     1.020    
    SLICE_X27Y101        FDRE (Setup_fdre_C_R)       -0.429     0.591    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[48]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                 -1.777    

Slack (VIOLATED) :        -1.766ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.580ns (17.788%)  route 2.681ns (82.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 0.840 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.512     0.065    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.189 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          2.168     2.357    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X25Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.613     0.840    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X25Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg_r/C
                         clock pessimism              0.398     1.238    
                         clock uncertainty           -0.218     1.020    
    SLICE_X25Y100        FDRE (Setup_fdre_C_R)       -0.429     0.591    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg_r
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -2.357    
  -------------------------------------------------------------------
                         slack                                 -1.766    

Slack (VIOLATED) :        -1.766ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.580ns (17.788%)  route 2.681ns (82.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 0.840 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.512     0.065    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.189 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          2.168     2.357    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X25Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.613     0.840    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X25Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg_r_0/C
                         clock pessimism              0.398     1.238    
                         clock uncertainty           -0.218     1.020    
    SLICE_X25Y100        FDRE (Setup_fdre_C_R)       -0.429     0.591    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg_r_0
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -2.357    
  -------------------------------------------------------------------
                         slack                                 -1.766    

Slack (VIOLATED) :        -1.753ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.580ns (17.864%)  route 2.667ns (82.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 0.839 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.512     0.065    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.189 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          2.154     2.343    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X29Y101        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.612     0.839    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X29Y101        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.398     1.237    
                         clock uncertainty           -0.218     1.019    
    SLICE_X29Y101        FDRE (Setup_fdre_C_R)       -0.429     0.590    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                 -1.753    

Slack (VIOLATED) :        -1.753ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_ap_design_1_clk_wiz_0_0 rise@2.222ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.580ns (17.864%)  route 2.667ns (82.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 0.839 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         1.608    -0.904    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.512     0.065    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.189 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          2.154     2.343    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X29Y101        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        1.612     0.839    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X29Y101        FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.398     1.237    
                         clock uncertainty           -0.218     1.019    
    SLICE_X29Y101        FDRE (Setup_fdre_C_R)       -0.429     0.590    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                 -1.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_enable_reg_pp0_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.820%)  route 0.595ns (76.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.582    -0.599    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.595     0.137    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.045     0.182 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_enable_reg_pp0_iter0_i_1/O
                         net (fo=1, routed)           0.000     0.182    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_enable_reg_pp0_iter0_i_1_n_0
    SLICE_X57Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_enable_reg_pp0_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.818    -0.871    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X57Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_enable_reg_pp0_iter0_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X57Y74         FDRE (Hold_fdre_C_D)         0.091    -0.006    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_enable_reg_pp0_iter0_reg
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.790%)  route 0.596ns (76.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.582    -0.599    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.596     0.138    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.183 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.000     0.183    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_enable_reg_pp0_iter1_i_1_n_0
    SLICE_X57Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.818    -0.871    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X57Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X57Y74         FDRE (Hold_fdre_C_D)         0.092    -0.005    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.447%)  route 0.643ns (77.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.582    -0.599    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.172    -0.286    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          0.470     0.229    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X48Y71         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.822    -0.868    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X48Y71         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[33]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X48Y71         FDRE (Hold_fdre_C_R)        -0.018    -0.112    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[33]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.164%)  route 0.693ns (78.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.582    -0.599    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.172    -0.286    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          0.520     0.280    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X48Y69         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.823    -0.866    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X48Y69         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[32]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.092    
    SLICE_X48Y69         FDRE (Hold_fdre_C_R)        -0.018    -0.110    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[32]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.164%)  route 0.693ns (78.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.582    -0.599    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.172    -0.286    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          0.520     0.280    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X48Y69         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.823    -0.866    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X48Y69         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[35]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.092    
    SLICE_X48Y69         FDRE (Hold_fdre_C_R)        -0.018    -0.110    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[35]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.631%)  route 0.716ns (79.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.582    -0.599    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.172    -0.286    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          0.543     0.302    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X45Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.818    -0.871    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X45Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[36]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X45Y72         FDRE (Hold_fdre_C_R)        -0.018    -0.115    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[36]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.631%)  route 0.716ns (79.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.582    -0.599    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.172    -0.286    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          0.543     0.302    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X45Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.818    -0.871    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X45Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[37]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X45Y72         FDRE (Hold_fdre_C_R)        -0.018    -0.115    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[37]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.631%)  route 0.716ns (79.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.582    -0.599    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.172    -0.286    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          0.543     0.302    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X45Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.818    -0.871    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X45Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[38]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X45Y72         FDRE (Hold_fdre_C_R)        -0.018    -0.115    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[38]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.910%)  route 0.748ns (80.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.582    -0.599    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.172    -0.286    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          0.576     0.335    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X44Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.817    -0.873    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X44Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[39]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X44Y73         FDRE (Hold_fdre_C_R)        -0.018    -0.117    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[39]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_ap_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ap_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.910%)  route 0.748ns (80.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=399, routed)         0.582    -0.599    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.172    -0.286    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm[43]_i_1/O
                         net (fo=52, routed)          0.576     0.335    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_rst_n_inv
    SLICE_X44Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ap_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4505, routed)        0.817    -0.873    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_clk
    SLICE_X44Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[40]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X44Y73         FDRE (Hold_fdre_C_R)        -0.018    -0.117    design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/ap_CS_fsm_reg[40]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.452    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ap_design_1_clk_wiz_0_0
  To Clock:  clk_vid_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (MaxDelay Path 2.222ns)
  Data Path Delay:        1.569ns  (logic 0.518ns (33.006%)  route 1.051ns (66.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.222ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96                                       0.000     0.000 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           1.051     1.569    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X2Y97          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.222     2.222    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)       -0.056     2.166    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          2.166    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (MaxDelay Path 2.222ns)
  Data Path Delay:        1.339ns  (logic 0.518ns (38.681%)  route 0.821ns (61.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.222ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94                                       0.000     0.000 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.821     1.339    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X6Y93          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.222     2.222    
    SLICE_X6Y93          FDRE (Setup_fdre_C_D)       -0.058     2.164    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.164    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (MaxDelay Path 2.222ns)
  Data Path Delay:        1.345ns  (logic 0.518ns (38.505%)  route 0.827ns (61.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.222ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99                                       0.000     0.000 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.827     1.345    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X6Y99          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.222     2.222    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)       -0.047     2.175    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          2.175    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (MaxDelay Path 2.222ns)
  Data Path Delay:        1.282ns  (logic 0.518ns (40.419%)  route 0.764ns (59.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.222ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94                                       0.000     0.000 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.764     1.282    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X4Y95          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.222     2.222    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)       -0.095     2.127    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -1.282    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (MaxDelay Path 2.222ns)
  Data Path Delay:        1.272ns  (logic 0.518ns (40.708%)  route 0.754ns (59.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.222ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91                                       0.000     0.000 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.754     1.272    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X9Y91          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.222     2.222    
    SLICE_X9Y91          FDRE (Setup_fdre_C_D)       -0.095     2.127    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -1.272    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (MaxDelay Path 2.222ns)
  Data Path Delay:        1.270ns  (logic 0.518ns (40.772%)  route 0.752ns (59.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.222ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100                                      0.000     0.000 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.752     1.270    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X9Y100         FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.222     2.222    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)       -0.095     2.127    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (MaxDelay Path 2.222ns)
  Data Path Delay:        1.268ns  (logic 0.518ns (40.838%)  route 0.750ns (59.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.222ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96                                       0.000     0.000 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.750     1.268    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X1Y97          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.222     2.222    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)       -0.095     2.127    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (MaxDelay Path 2.222ns)
  Data Path Delay:        1.238ns  (logic 0.518ns (41.840%)  route 0.720ns (58.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.222ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94                                       0.000     0.000 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.720     1.238    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X5Y94          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.222     2.222    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)       -0.095     2.127    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (MaxDelay Path 2.222ns)
  Data Path Delay:        1.232ns  (logic 0.518ns (42.044%)  route 0.714ns (57.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.222ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96                                       0.000     0.000 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.714     1.232    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X3Y96          FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.222     2.222    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)       -0.095     2.127    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_ap_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (MaxDelay Path 2.222ns)
  Data Path Delay:        1.056ns  (logic 0.478ns (45.280%)  route 0.578ns (54.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.222ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100                                      0.000     0.000 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.578     1.056    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X9Y100         FDRE                                         r  design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.222     2.222    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)       -0.264     1.958    design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          1.958    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  0.902    





