Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Fri Dec 29 23:39:26 2023
| Host              : DESKTOP-1LQGH74 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 189 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Count/clk_1Hz_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mymode/myDebounce/d_reg[24]/C (HIGH)

 There are 172 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2355 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.911      -41.181                     16                  273        0.013        0.000                      0                  273        6.751        0.000                       0                   155  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
recoder/uclk_wiz/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0           {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0           {0.000 44.286}       88.571          11.290          
  clk_out3_clk_wiz_0           {0.000 40.714}       81.429          12.281          
  clkfbout_clk_wiz_0           {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
recoder/uclk_wiz/inst/clk_in1                                                                                                                                                    6.751        0.000                       0                     1  
  clk_out1_clk_wiz_0                15.067        0.000                      0                  108        0.139        0.000                      0                  108        9.500        0.000                       0                    51  
  clk_out2_clk_wiz_0                83.603        0.000                      0                   74        0.117        0.000                      0                   74       43.786        0.000                       0                    60  
  clk_out3_clk_wiz_0                75.653        0.000                      0                   75        0.126        0.000                      0                   75       40.214        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                            37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0       -2.911      -41.181                     16                   16        0.013        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  recoder/uclk_wiz/inst/clk_in1
  To Clock:  recoder/uclk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         recoder/uclk_wiz/inst/clk_in1
Waveform:           { 0 4 }
Period:             8.000
Sources:            { recoder/uclk_wiz/inst/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                         
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     8.000   6.751   MMCME2_ADV_X1Y0  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y0  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.067ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.512ns (31.420%)  route 3.300ns (68.579%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 21.689 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.518     2.385 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           0.893     3.278    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.153     3.431 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.850     4.281    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X113Y87        LUT3 (Prop_lut3_I1_O)        0.357     4.638 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.851     5.489    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X111Y88        LUT6 (Prop_lut6_I1_O)        0.332     5.821 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[2]_i_2/O
                         net (fo=1, routed)           0.706     6.527    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[2]
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.152     6.679 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[2]_i_1/O
                         net (fo=1, routed)           0.000     6.679    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_acks[2]_i_1
    SLICE_X110Y88        FDSE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    21.612    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.686    21.689    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y88                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[2]/C
                         clock pessimism              0.154    21.843    
                         clock uncertainty           -0.172    21.671    
    SLICE_X110Y88        FDSE (Setup_fdse_C_D)        0.075    21.746    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[2]
  -------------------------------------------------------------------
                         required time                         21.746    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                 15.067    

Slack (MET) :             15.111ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 1.250ns (26.455%)  route 3.475ns (73.545%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.518     2.385 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           0.893     3.278    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.153     3.431 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.850     4.281    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X113Y87        LUT3 (Prop_lut3_I1_O)        0.331     4.612 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_i_8/O
                         net (fo=1, routed)           0.712     5.324    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sdat_i_8
    SLICE_X113Y89        LUT5 (Prop_lut5_I4_O)        0.124     5.448 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_i_4/O
                         net (fo=1, routed)           1.020     6.468    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sdat_i_4
    SLICE_X113Y90        LUT5 (Prop_lut5_I3_O)        0.124     6.592 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_i_1/O
                         net (fo=1, routed)           0.000     6.592    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sdat_i_1
    SLICE_X113Y90        FDSE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    21.612    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    21.690    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X113Y90                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_reg/C
                         clock pessimism              0.154    21.844    
                         clock uncertainty           -0.172    21.672    
    SLICE_X113Y90        FDSE (Setup_fdse_C_D)        0.031    21.703    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_reg
  -------------------------------------------------------------------
                         required time                         21.703    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                 15.111    

Slack (MET) :             15.299ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.360ns (31.360%)  route 2.977ns (68.640%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 21.689 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.518     2.385 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           0.893     3.278    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.153     3.431 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.850     4.281    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X113Y87        LUT3 (Prop_lut3_I1_O)        0.357     4.638 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.671     5.309    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X112Y90        LUT6 (Prop_lut6_I5_O)        0.332     5.641 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_1/O
                         net (fo=5, routed)           0.563     6.204    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_1
    SLICE_X112Y88        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    21.612    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.686    21.689    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y88                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[1]/C
                         clock pessimism              0.154    21.843    
                         clock uncertainty           -0.172    21.671    
    SLICE_X112Y88        FDRE (Setup_fdre_C_CE)      -0.169    21.502    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[1]
  -------------------------------------------------------------------
                         required time                         21.502    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                 15.299    

Slack (MET) :             15.387ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.701ns (38.245%)  route 2.747ns (61.755%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.518     2.385 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           0.893     3.278    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.153     3.431 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.850     4.281    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X113Y87        LUT3 (Prop_lut3_I1_O)        0.357     4.638 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.596     5.234    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X112Y90        LUT2 (Prop_lut2_I0_O)        0.325     5.559 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_i_2/O
                         net (fo=1, routed)           0.407     5.967    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_clock_en_i_2
    SLICE_X113Y90        LUT6 (Prop_lut6_I2_O)        0.348     6.315 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_i_1/O
                         net (fo=1, routed)           0.000     6.315    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_clock_en_i_1
    SLICE_X113Y90        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    21.612    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    21.690    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X113Y90                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg/C
                         clock pessimism              0.154    21.844    
                         clock uncertainty           -0.172    21.672    
    SLICE_X113Y90        FDRE (Setup_fdre_C_D)        0.029    21.701    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg
  -------------------------------------------------------------------
                         required time                         21.701    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                 15.387    

Slack (MET) :             15.453ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.484ns (33.874%)  route 2.897ns (66.126%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 21.689 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.518     2.385 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           0.893     3.278    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.153     3.431 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.850     4.281    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X113Y87        LUT3 (Prop_lut3_I1_O)        0.357     4.638 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.446     5.084    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X111Y88        LUT6 (Prop_lut6_I1_O)        0.332     5.416 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[0]_i_2/O
                         net (fo=1, routed)           0.708     6.124    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[0]
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.124     6.248 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[0]_i_1/O
                         net (fo=1, routed)           0.000     6.248    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_acks[0]_i_1
    SLICE_X110Y88        FDSE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    21.612    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.686    21.689    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y88                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]/C
                         clock pessimism              0.154    21.843    
                         clock uncertainty           -0.172    21.671    
    SLICE_X110Y88        FDSE (Setup_fdse_C_D)        0.029    21.700    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]
  -------------------------------------------------------------------
                         required time                         21.700    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 15.453    

Slack (MET) :             15.483ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.360ns (32.747%)  route 2.793ns (67.253%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.518     2.385 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           0.893     3.278    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.153     3.431 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.850     4.281    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X113Y87        LUT3 (Prop_lut3_I1_O)        0.357     4.638 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.671     5.309    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X112Y90        LUT6 (Prop_lut6_I5_O)        0.332     5.641 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_1/O
                         net (fo=5, routed)           0.379     6.020    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_1
    SLICE_X112Y90        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    21.612    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    21.690    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y90                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[0]/C
                         clock pessimism              0.154    21.844    
                         clock uncertainty           -0.172    21.672    
    SLICE_X112Y90        FDRE (Setup_fdre_C_CE)      -0.169    21.503    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[0]
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 15.483    

Slack (MET) :             15.483ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.360ns (32.747%)  route 2.793ns (67.253%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.518     2.385 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           0.893     3.278    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.153     3.431 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.850     4.281    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X113Y87        LUT3 (Prop_lut3_I1_O)        0.357     4.638 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.671     5.309    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X112Y90        LUT6 (Prop_lut6_I5_O)        0.332     5.641 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_1/O
                         net (fo=5, routed)           0.379     6.020    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_1
    SLICE_X112Y90        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    21.612    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    21.690    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y90                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[2]/C
                         clock pessimism              0.154    21.844    
                         clock uncertainty           -0.172    21.672    
    SLICE_X112Y90        FDRE (Setup_fdre_C_CE)      -0.169    21.503    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[2]
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 15.483    

Slack (MET) :             15.483ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.360ns (32.747%)  route 2.793ns (67.253%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.518     2.385 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           0.893     3.278    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.153     3.431 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.850     4.281    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X113Y87        LUT3 (Prop_lut3_I1_O)        0.357     4.638 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.671     5.309    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X112Y90        LUT6 (Prop_lut6_I5_O)        0.332     5.641 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_1/O
                         net (fo=5, routed)           0.379     6.020    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_1
    SLICE_X112Y90        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    21.612    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    21.690    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y90                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[3]/C
                         clock pessimism              0.154    21.844    
                         clock uncertainty           -0.172    21.672    
    SLICE_X112Y90        FDRE (Setup_fdre_C_CE)      -0.169    21.503    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[3]
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 15.483    

Slack (MET) :             15.483ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.360ns (32.747%)  route 2.793ns (67.253%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.518     2.385 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           0.893     3.278    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.153     3.431 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.850     4.281    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X113Y87        LUT3 (Prop_lut3_I1_O)        0.357     4.638 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.671     5.309    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X112Y90        LUT6 (Prop_lut6_I5_O)        0.332     5.641 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_1/O
                         net (fo=5, routed)           0.379     6.020    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_1
    SLICE_X112Y90        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    21.612    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    21.690    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y90                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[4]/C
                         clock pessimism              0.154    21.844    
                         clock uncertainty           -0.172    21.672    
    SLICE_X112Y90        FDRE (Setup_fdre_C_CE)      -0.169    21.503    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[4]
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 15.483    

Slack (MET) :             15.690ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.484ns (35.794%)  route 2.662ns (64.206%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 21.689 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.518     2.385 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           0.893     3.278    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.153     3.431 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.850     4.281    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X113Y87        LUT3 (Prop_lut3_I1_O)        0.357     4.638 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.450     5.088    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X111Y88        LUT6 (Prop_lut6_I1_O)        0.332     5.420 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[1]_i_2/O
                         net (fo=1, routed)           0.469     5.889    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[1]
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.124     6.013 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[1]_i_1/O
                         net (fo=1, routed)           0.000     6.013    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_acks[1]_i_1
    SLICE_X110Y88        FDSE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    21.612    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.686    21.689    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y88                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]/C
                         clock pessimism              0.154    21.843    
                         clock uncertainty           -0.172    21.671    
    SLICE_X110Y88        FDSE (Setup_fdse_C_D)        0.031    21.702    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]
  -------------------------------------------------------------------
                         required time                         21.702    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                 15.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.637     0.639    recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X111Y90                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[12]/Q
                         net (fo=1, routed)           0.058     0.838    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/D[11]
    SLICE_X110Y90        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.909     0.911    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y90                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[12]/C
                         clock pessimism             -0.259     0.652    
    SLICE_X110Y90        FDRE (Hold_fdre_C_D)         0.047     0.699    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.295%)  route 0.072ns (25.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.635     0.637    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.164     0.801 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[4]/Q
                         net (fo=4, routed)           0.072     0.873    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[4]
    SLICE_X113Y87        LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider[6]_i_1/O
                         net (fo=1, routed)           0.000     0.918    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider[6]
    SLICE_X113Y87        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.906     0.908    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X113Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[6]/C
                         clock pessimism             -0.258     0.650    
    SLICE_X113Y87        FDRE (Hold_fdre_C_D)         0.092     0.742    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.635     0.637    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.164     0.801 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[4]/Q
                         net (fo=4, routed)           0.073     0.874    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[4]
    SLICE_X113Y87        LUT6 (Prop_lut6_I5_O)        0.045     0.919 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     0.919    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider[5]
    SLICE_X113Y87        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.906     0.908    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X113Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[5]/C
                         clock pessimism             -0.258     0.650    
    SLICE_X113Y87        FDRE (Hold_fdre_C_D)         0.091     0.741    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.475%)  route 0.121ns (48.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.636     0.638    recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X110Y89                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.128     0.766 r  recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[4]/Q
                         net (fo=1, routed)           0.121     0.886    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/D[4]
    SLICE_X109Y90        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.906     0.908    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X109Y90                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[4]/C
                         clock pessimism             -0.234     0.674    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.012     0.686    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.945%)  route 0.123ns (49.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.636     0.638    recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X110Y89                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.128     0.766 r  recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[7]/Q
                         net (fo=1, routed)           0.123     0.889    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/D[7]
    SLICE_X110Y90        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.909     0.911    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y90                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[7]/C
                         clock pessimism             -0.256     0.655    
    SLICE_X110Y90        FDRE (Hold_fdre_C_D)         0.025     0.680    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.636     0.638    recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X112Y89                                                     r  recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDRE (Prop_fdre_C_Q)         0.148     0.786 r  recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/Q
                         net (fo=4, routed)           0.086     0.871    recoder/i2c_top_inst/i2c_config_inst/n_0_FSM_onehot_control_state_reg[2]
    SLICE_X112Y89        LUT2 (Prop_lut2_I0_O)        0.098     0.969 r  recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.969    recoder/i2c_top_inst/i2c_config_inst/n_0_FSM_onehot_control_state[3]_i_1
    SLICE_X112Y89        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.908     0.910    recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X112Y89                                                     r  recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[3]/C
                         clock pessimism             -0.272     0.638    
    SLICE_X112Y89        FDRE (Hold_fdre_C_D)         0.121     0.759    recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.741%)  route 0.160ns (46.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.635     0.637    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X113Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[0]/Q
                         net (fo=8, routed)           0.160     0.938    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[0]
    SLICE_X112Y87        LUT5 (Prop_lut5_I2_O)        0.045     0.983 r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider[4]_i_1/O
                         net (fo=1, routed)           0.000     0.983    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider[4]
    SLICE_X112Y87        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.906     0.908    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X112Y87                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[4]/C
                         clock pessimism             -0.258     0.650    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.121     0.771    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.637     0.639    recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X111Y90                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.128     0.767 r  recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[5]/Q
                         net (fo=1, routed)           0.116     0.882    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/D[5]
    SLICE_X110Y90        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.909     0.911    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y90                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[5]/C
                         clock pessimism             -0.259     0.652    
    SLICE_X110Y90        FDRE (Hold_fdre_C_D)         0.018     0.670    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.103%)  route 0.113ns (40.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.636     0.638    recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X112Y89                                                     r  recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[1]/Q
                         net (fo=18, routed)          0.113     0.915    recoder/i2c_top_inst/i2c_config_inst/n_0_FSM_onehot_control_state_reg[1]
    SLICE_X112Y89        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.908     0.910    recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X112Y89                                                     r  recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/C
                         clock pessimism             -0.272     0.638    
    SLICE_X112Y89        FDRE (Hold_fdre_C_D)         0.060     0.698    recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/i2c_config_inst/lut_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.189ns (48.948%)  route 0.197ns (51.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.635     0.637    recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X109Y89                                                     r  recoder/i2c_top_inst/i2c_config_inst/lut_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  recoder/i2c_top_inst/i2c_config_inst/lut_index_reg[0]/Q
                         net (fo=17, routed)          0.197     0.975    recoder/i2c_top_inst/i2c_config_inst/n_0_lut_index_reg[0]
    SLICE_X111Y90        LUT4 (Prop_lut4_I2_O)        0.048     1.023 r  recoder/i2c_top_inst/i2c_config_inst/i2c_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.023    recoder/i2c_top_inst/i2c_config_inst/n_0_i2c_data[10]_i_1
    SLICE_X111Y90        FDRE                                         r  recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.909     0.911    recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X111Y90                                                     r  recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[10]/C
                         clock pessimism             -0.234     0.677    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.107     0.784    recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                      
Min Period        n/a     BUFG/I              n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1    recoder/uclk_wiz/inst/clkout1_buf/I                                      
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     20.000  18.751   MMCME2_ADV_X1Y0  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0                              
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X112Y89    recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[1]/C   
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X112Y89    recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/C   
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X112Y89    recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[3]/C   
Min Period        n/a     FDSE/C              n/a            1.000     20.000  19.000   SLICE_X110Y88    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]/C   
Min Period        n/a     FDSE/C              n/a            1.000     20.000  19.000   SLICE_X110Y88    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]/C   
Min Period        n/a     FDSE/C              n/a            1.000     20.000  19.000   SLICE_X110Y88    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[2]/C   
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X113Y90    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg/C  
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X111Y91    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[0]/C   
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   20.000  193.360  MMCME2_ADV_X1Y0  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0                              
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X112Y89    recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[1]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X112Y89    recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[1]/C   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X112Y89    recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X112Y89    recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/C   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X112Y89    recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[3]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X112Y89    recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[3]/C   
Low Pulse Width   Slow    FDSE/C              n/a            0.500     10.000  9.500    SLICE_X110Y88    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]/C   
Low Pulse Width   Fast    FDSE/C              n/a            0.500     10.000  9.500    SLICE_X110Y88    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]/C   
Low Pulse Width   Slow    FDSE/C              n/a            0.500     10.000  9.500    SLICE_X110Y88    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]/C   
Low Pulse Width   Fast    FDSE/C              n/a            0.500     10.000  9.500    SLICE_X110Y88    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X112Y89    recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[1]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X112Y89    recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X112Y89    recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[3]/C   
High Pulse Width  Fast    FDSE/C              n/a            0.500     10.000  9.500    SLICE_X110Y88    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]/C   
High Pulse Width  Fast    FDSE/C              n/a            0.500     10.000  9.500    SLICE_X110Y88    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]/C   
High Pulse Width  Fast    FDSE/C              n/a            0.500     10.000  9.500    SLICE_X110Y88    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[2]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X113Y90    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X111Y91    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[0]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X110Y90    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[10]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X110Y90    recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[11]/C  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       83.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       43.786ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.603ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.839ns (18.589%)  route 3.674ns (81.411%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 90.125 - 88.571 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.726     1.729    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.419     2.148 r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/Q
                         net (fo=3, routed)           0.974     3.122    recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[4]
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.296     3.418 f  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=36, routed)          1.299     4.717    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_3
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.841 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_1/O
                         net (fo=16, routed)          1.402     6.242    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X55Y46         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    90.184    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.550    90.125    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y46                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[1]/C
                         clock pessimism              0.150    90.274    
                         clock uncertainty           -0.224    90.051    
    SLICE_X55Y46         FDRE (Setup_fdre_C_CE)      -0.205    89.846    recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         89.846    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                 83.603    

Slack (MET) :             83.603ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.839ns (18.589%)  route 3.674ns (81.411%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 90.125 - 88.571 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.726     1.729    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.419     2.148 r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/Q
                         net (fo=3, routed)           0.974     3.122    recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[4]
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.296     3.418 f  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=36, routed)          1.299     4.717    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_3
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.841 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_1/O
                         net (fo=16, routed)          1.402     6.242    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X55Y46         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    90.184    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.550    90.125    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y46                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/C
                         clock pessimism              0.150    90.274    
                         clock uncertainty           -0.224    90.051    
    SLICE_X55Y46         FDRE (Setup_fdre_C_CE)      -0.205    89.846    recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         89.846    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                 83.603    

Slack (MET) :             83.603ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.839ns (18.589%)  route 3.674ns (81.411%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 90.125 - 88.571 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.726     1.729    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.419     2.148 r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/Q
                         net (fo=3, routed)           0.974     3.122    recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[4]
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.296     3.418 f  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=36, routed)          1.299     4.717    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_3
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.841 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_1/O
                         net (fo=16, routed)          1.402     6.242    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X55Y46         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    90.184    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.550    90.125    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y46                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[3]/C
                         clock pessimism              0.150    90.274    
                         clock uncertainty           -0.224    90.051    
    SLICE_X55Y46         FDRE (Setup_fdre_C_CE)      -0.205    89.846    recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         89.846    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                 83.603    

Slack (MET) :             83.603ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.839ns (18.589%)  route 3.674ns (81.411%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 90.125 - 88.571 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.726     1.729    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.419     2.148 r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/Q
                         net (fo=3, routed)           0.974     3.122    recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[4]
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.296     3.418 f  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=36, routed)          1.299     4.717    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_3
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.841 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_1/O
                         net (fo=16, routed)          1.402     6.242    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X55Y46         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    90.184    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.550    90.125    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y46                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[5]/C
                         clock pessimism              0.150    90.274    
                         clock uncertainty           -0.224    90.051    
    SLICE_X55Y46         FDRE (Setup_fdre_C_CE)      -0.205    89.846    recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         89.846    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                 83.603    

Slack (MET) :             83.736ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.839ns (19.303%)  route 3.507ns (80.697%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 90.126 - 88.571 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.726     1.729    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.419     2.148 r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/Q
                         net (fo=3, routed)           0.974     3.122    recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[4]
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.296     3.418 f  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=36, routed)          1.299     4.717    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_3
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.841 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_1/O
                         net (fo=16, routed)          1.235     6.075    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X56Y45         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    90.184    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.551    90.126    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X56Y45                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[0]/C
                         clock pessimism              0.115    90.240    
                         clock uncertainty           -0.224    90.017    
    SLICE_X56Y45         FDRE (Setup_fdre_C_CE)      -0.205    89.812    recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         89.812    
                         arrival time                          -6.075    
  -------------------------------------------------------------------
                         slack                                 83.736    

Slack (MET) :             83.736ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.839ns (19.303%)  route 3.507ns (80.697%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 90.126 - 88.571 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.726     1.729    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.419     2.148 r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/Q
                         net (fo=3, routed)           0.974     3.122    recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[4]
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.296     3.418 f  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=36, routed)          1.299     4.717    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_3
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.841 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_1/O
                         net (fo=16, routed)          1.235     6.075    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X56Y45         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    90.184    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.551    90.126    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X56Y45                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[4]/C
                         clock pessimism              0.115    90.240    
                         clock uncertainty           -0.224    90.017    
    SLICE_X56Y45         FDRE (Setup_fdre_C_CE)      -0.205    89.812    recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         89.812    
                         arrival time                          -6.075    
  -------------------------------------------------------------------
                         slack                                 83.736    

Slack (MET) :             83.888ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.839ns (19.998%)  route 3.356ns (80.002%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 90.127 - 88.571 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.726     1.729    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.419     2.148 r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/Q
                         net (fo=3, routed)           0.974     3.122    recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[4]
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.296     3.418 f  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=36, routed)          1.299     4.717    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_3
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.841 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_1/O
                         net (fo=16, routed)          1.084     5.924    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X57Y47         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    90.184    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.552    90.127    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X57Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[9]/C
                         clock pessimism              0.115    90.241    
                         clock uncertainty           -0.224    90.018    
    SLICE_X57Y47         FDRE (Setup_fdre_C_CE)      -0.205    89.813    recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         89.813    
                         arrival time                          -5.924    
  -------------------------------------------------------------------
                         slack                                 83.888    

Slack (MET) :             83.892ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.839ns (19.830%)  route 3.392ns (80.170%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 90.130 - 88.571 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.726     1.729    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.419     2.148 r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/Q
                         net (fo=3, routed)           0.974     3.122    recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[4]
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.296     3.418 f  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=36, routed)          1.299     4.717    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_3
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.841 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_1/O
                         net (fo=16, routed)          1.119     5.960    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X66Y49         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    90.184    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.555    90.130    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X66Y49                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[15]/C
                         clock pessimism              0.115    90.244    
                         clock uncertainty           -0.224    90.021    
    SLICE_X66Y49         FDRE (Setup_fdre_C_CE)      -0.169    89.852    recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[15]
  -------------------------------------------------------------------
                         required time                         89.852    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                 83.892    

Slack (MET) :             84.063ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.839ns (20.691%)  route 3.216ns (79.309%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 90.126 - 88.571 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.726     1.729    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.419     2.148 r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/Q
                         net (fo=3, routed)           0.974     3.122    recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[4]
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.296     3.418 f  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=36, routed)          1.299     4.717    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_3
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.841 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_1/O
                         net (fo=16, routed)          0.943     5.784    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X55Y48         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    90.184    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.551    90.126    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y48                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[10]/C
                         clock pessimism              0.150    90.275    
                         clock uncertainty           -0.224    90.052    
    SLICE_X55Y48         FDRE (Setup_fdre_C_CE)      -0.205    89.847    recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         89.847    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 84.063    

Slack (MET) :             84.063ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.839ns (20.691%)  route 3.216ns (79.309%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 90.126 - 88.571 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.726     1.729    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.419     2.148 r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/Q
                         net (fo=3, routed)           0.974     3.122    recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[4]
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.296     3.418 f  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=36, routed)          1.299     4.717    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_3
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.841 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_1/O
                         net (fo=16, routed)          0.943     5.784    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X55Y48         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    90.184    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.551    90.126    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y48                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[13]/C
                         clock pessimism              0.150    90.275    
                         clock uncertainty           -0.224    90.052    
    SLICE_X55Y48         FDRE (Setup_fdre_C_CE)      -0.205    89.847    recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         89.847    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 84.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.581     0.583    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y48                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[14]/Q
                         net (fo=2, routed)           0.065     0.789    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[14]
    SLICE_X54Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.834 r  recoder/i2c_top_inst/audio_codec_inst/shift_out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.834    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[14]_i_1
    SLICE_X54Y48         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.849     0.851    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X54Y48                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[14]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X54Y48         FDRE (Hold_fdre_C_D)         0.121     0.717    recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.582     0.584    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X57Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[9]/Q
                         net (fo=2, routed)           0.108     0.833    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[9]
    SLICE_X56Y47         LUT6 (Prop_lut6_I3_O)        0.045     0.878 r  recoder/i2c_top_inst/audio_codec_inst/shift_out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.878    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[9]_i_1
    SLICE_X56Y47         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.851     0.853    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X56Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[9]/C
                         clock pessimism             -0.256     0.597    
    SLICE_X56Y47         FDRE (Hold_fdre_C_D)         0.091     0.688    recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.170%)  route 0.118ns (38.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.557     0.559    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X53Y49                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[12]/Q
                         net (fo=2, routed)           0.118     0.818    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[12]
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.863 r  recoder/i2c_top_inst/audio_codec_inst/shift_out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.863    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[12]_i_1
    SLICE_X53Y48         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.824     0.826    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X53Y48                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[12]/C
                         clock pessimism             -0.251     0.575    
    SLICE_X53Y48         FDRE (Hold_fdre_C_D)         0.092     0.667    recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.170%)  route 0.118ns (38.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.580     0.582    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y46                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/Q
                         net (fo=2, routed)           0.118     0.841    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[2]
    SLICE_X55Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.886 r  recoder/i2c_top_inst/audio_codec_inst/shift_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.886    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[2]_i_1
    SLICE_X55Y45         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.848     0.850    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y45                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[2]/C
                         clock pessimism             -0.252     0.598    
    SLICE_X55Y45         FDRE (Hold_fdre_C_D)         0.092     0.690    recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.334%)  route 0.144ns (43.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.580     0.582    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y45                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[3]/Q
                         net (fo=1, routed)           0.144     0.867    recoder/i2c_top_inst/audio_codec_inst/shift_out[3]
    SLICE_X54Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.912 r  recoder/i2c_top_inst/audio_codec_inst/shift_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.912    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[4]_i_1
    SLICE_X54Y45         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.848     0.850    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X54Y45                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[4]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X54Y45         FDRE (Hold_fdre_C_D)         0.120     0.715    recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.557     0.559    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X53Y49                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[12]/Q
                         net (fo=2, routed)           0.123     0.822    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[12]
    SLICE_X53Y49         LUT5 (Prop_lut5_I3_O)        0.045     0.867 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp[12]_i_1/O
                         net (fo=1, routed)           0.000     0.867    recoder/i2c_top_inst/audio_codec_inst/shift_temp[12]
    SLICE_X53Y49         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.824     0.826    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X53Y49                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[12]/C
                         clock pessimism             -0.267     0.559    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.092     0.651    recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.580     0.582    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y46                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/Q
                         net (fo=2, routed)           0.123     0.845    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[2]
    SLICE_X55Y46         LUT5 (Prop_lut5_I3_O)        0.045     0.890 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.890    recoder/i2c_top_inst/audio_codec_inst/shift_temp[2]
    SLICE_X55Y46         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.848     0.850    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y46                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X55Y46         FDRE (Hold_fdre_C_D)         0.092     0.674    recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.217%)  route 0.156ns (42.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.581     0.583    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X54Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[6]/Q
                         net (fo=2, routed)           0.156     0.903    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[6]
    SLICE_X54Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.948 r  recoder/i2c_top_inst/audio_codec_inst/shift_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.948    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[6]_i_1
    SLICE_X54Y46         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.848     0.850    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X54Y46                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[6]/C
                         clock pessimism             -0.252     0.598    
    SLICE_X54Y46         FDRE (Hold_fdre_C_D)         0.121     0.719    recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.580     0.582    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y45                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[0]/Q
                         net (fo=1, routed)           0.138     0.861    recoder/i2c_top_inst/audio_codec_inst/shift_out[0]
    SLICE_X55Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.906 r  recoder/i2c_top_inst/audio_codec_inst/shift_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.906    recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[1]_i_1
    SLICE_X55Y45         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.848     0.850    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y45                                                      r  recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[1]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X55Y45         FDRE (Hold_fdre_C_D)         0.091     0.673    recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.581     0.583    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.128     0.711 r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/Q
                         net (fo=3, routed)           0.101     0.812    recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[4]
    SLICE_X55Y47         LUT6 (Prop_lut6_I0_O)        0.098     0.910 r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     0.910    recoder/i2c_top_inst/audio_codec_inst/p_0_in__4[5]
    SLICE_X55Y47         FDRE                                         r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.849     0.851    recoder/i2c_top_inst/audio_codec_inst/I1
    SLICE_X55Y47                                                      r  recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[5]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X55Y47         FDRE (Hold_fdre_C_D)         0.092     0.675    recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform:           { 0 44.2857 }
Period:             88.571
Sources:            { recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                          
Min Period        n/a     BUFG/I              n/a            2.155     88.571  86.416   BUFGCTRL_X0Y0    recoder/uclk_wiz/inst/clkout2_buf/I                          
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     88.571  87.322   MMCME2_ADV_X1Y0  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1                  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X56Y48     recoder/i2c_top_inst/audio_codec_inst/bclk_divider_reg[0]/C  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X56Y48     recoder/i2c_top_inst/audio_codec_inst/bclk_divider_reg[1]/C  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X55Y47     recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X55Y47     recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[1]/C  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X55Y47     recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[2]/C  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X55Y47     recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[3]/C  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X55Y47     recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X55Y47     recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[5]/C  
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   88.571  124.789  MMCME2_ADV_X1Y0  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X56Y48     recoder/i2c_top_inst/audio_codec_inst/bclk_divider_reg[0]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X56Y48     recoder/i2c_top_inst/audio_codec_inst/bclk_divider_reg[1]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X57Y49     recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[15]/C    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X56Y47     recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[9]/C     
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X57Y47     recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[9]/C    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X51Y46     recoder/i2c_top_inst/audio_selection_reg[0]/C                
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X50Y46     recoder/i2c_top_inst/audio_selection_reg[1]/C                
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X50Y46     recoder/i2c_top_inst/audio_selection_reg[2]/C                
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X50Y46     recoder/i2c_top_inst/audio_selection_reg[3]/C                
Low Pulse Width   Slow    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X55Y47     recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X56Y45     recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[0]/C    
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X56Y45     recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[4]/C    
High Pulse Width  Slow    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X56Y48     recoder/i2c_top_inst/audio_codec_inst/bclk_divider_reg[0]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X56Y48     recoder/i2c_top_inst/audio_codec_inst/bclk_divider_reg[0]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X56Y48     recoder/i2c_top_inst/audio_codec_inst/bclk_divider_reg[1]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X56Y48     recoder/i2c_top_inst/audio_codec_inst/bclk_divider_reg[1]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X55Y47     recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X55Y47     recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X55Y47     recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[1]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X55Y47     recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[1]/C  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       75.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.653ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.890ns (17.777%)  route 4.117ns (82.223%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 82.924 - 81.429 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.665     1.668    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/Q
                         net (fo=2, routed)           1.363     3.549    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[28]
    SLICE_X47Y42         LUT6 (Prop_lut6_I4_O)        0.124     3.673 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_9/O
                         net (fo=1, routed)           0.776     4.450    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_9
    SLICE_X47Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.574 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_4/O
                         net (fo=2, routed)           0.947     5.521    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_4
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.645 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1/O
                         net (fo=31, routed)          1.030     6.675    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1
    SLICE_X46Y47         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    83.041    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.492    82.924    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y47                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[29]/C
                         clock pessimism              0.149    83.073    
                         clock uncertainty           -0.221    82.852    
    SLICE_X46Y47         FDRE (Setup_fdre_C_R)       -0.524    82.328    recoder/i2c_top_inst/freq_div_inst/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         82.328    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                 75.653    

Slack (MET) :             75.653ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.890ns (17.777%)  route 4.117ns (82.223%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 82.924 - 81.429 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.665     1.668    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/Q
                         net (fo=2, routed)           1.363     3.549    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[28]
    SLICE_X47Y42         LUT6 (Prop_lut6_I4_O)        0.124     3.673 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_9/O
                         net (fo=1, routed)           0.776     4.450    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_9
    SLICE_X47Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.574 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_4/O
                         net (fo=2, routed)           0.947     5.521    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_4
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.645 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1/O
                         net (fo=31, routed)          1.030     6.675    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1
    SLICE_X46Y47         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    83.041    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.492    82.924    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y47                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[30]/C
                         clock pessimism              0.149    83.073    
                         clock uncertainty           -0.221    82.852    
    SLICE_X46Y47         FDRE (Setup_fdre_C_R)       -0.524    82.328    recoder/i2c_top_inst/freq_div_inst/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         82.328    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                 75.653    

Slack (MET) :             75.816ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 0.890ns (18.282%)  route 3.978ns (81.718%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.923 - 81.429 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.665     1.668    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/Q
                         net (fo=2, routed)           1.363     3.549    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[28]
    SLICE_X47Y42         LUT6 (Prop_lut6_I4_O)        0.124     3.673 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_9/O
                         net (fo=1, routed)           0.776     4.450    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_9
    SLICE_X47Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.574 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_4/O
                         net (fo=2, routed)           0.947     5.521    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_4
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.645 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1/O
                         net (fo=31, routed)          0.891     6.536    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1
    SLICE_X46Y46         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    83.041    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.491    82.923    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[25]/C
                         clock pessimism              0.174    83.097    
                         clock uncertainty           -0.221    82.876    
    SLICE_X46Y46         FDRE (Setup_fdre_C_R)       -0.524    82.352    recoder/i2c_top_inst/freq_div_inst/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         82.352    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                 75.816    

Slack (MET) :             75.816ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 0.890ns (18.282%)  route 3.978ns (81.718%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.923 - 81.429 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.665     1.668    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/Q
                         net (fo=2, routed)           1.363     3.549    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[28]
    SLICE_X47Y42         LUT6 (Prop_lut6_I4_O)        0.124     3.673 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_9/O
                         net (fo=1, routed)           0.776     4.450    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_9
    SLICE_X47Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.574 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_4/O
                         net (fo=2, routed)           0.947     5.521    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_4
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.645 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1/O
                         net (fo=31, routed)          0.891     6.536    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1
    SLICE_X46Y46         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    83.041    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.491    82.923    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[26]/C
                         clock pessimism              0.174    83.097    
                         clock uncertainty           -0.221    82.876    
    SLICE_X46Y46         FDRE (Setup_fdre_C_R)       -0.524    82.352    recoder/i2c_top_inst/freq_div_inst/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         82.352    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                 75.816    

Slack (MET) :             75.816ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 0.890ns (18.282%)  route 3.978ns (81.718%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.923 - 81.429 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.665     1.668    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/Q
                         net (fo=2, routed)           1.363     3.549    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[28]
    SLICE_X47Y42         LUT6 (Prop_lut6_I4_O)        0.124     3.673 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_9/O
                         net (fo=1, routed)           0.776     4.450    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_9
    SLICE_X47Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.574 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_4/O
                         net (fo=2, routed)           0.947     5.521    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_4
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.645 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1/O
                         net (fo=31, routed)          0.891     6.536    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1
    SLICE_X46Y46         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    83.041    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.491    82.923    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[27]/C
                         clock pessimism              0.174    83.097    
                         clock uncertainty           -0.221    82.876    
    SLICE_X46Y46         FDRE (Setup_fdre_C_R)       -0.524    82.352    recoder/i2c_top_inst/freq_div_inst/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         82.352    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                 75.816    

Slack (MET) :             75.816ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 0.890ns (18.282%)  route 3.978ns (81.718%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.923 - 81.429 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.665     1.668    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/Q
                         net (fo=2, routed)           1.363     3.549    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[28]
    SLICE_X47Y42         LUT6 (Prop_lut6_I4_O)        0.124     3.673 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_9/O
                         net (fo=1, routed)           0.776     4.450    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_9
    SLICE_X47Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.574 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_4/O
                         net (fo=2, routed)           0.947     5.521    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_4
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.645 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1/O
                         net (fo=31, routed)          0.891     6.536    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1
    SLICE_X46Y46         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    83.041    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.491    82.923    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
                         clock pessimism              0.174    83.097    
                         clock uncertainty           -0.221    82.876    
    SLICE_X46Y46         FDRE (Setup_fdre_C_R)       -0.524    82.352    recoder/i2c_top_inst/freq_div_inst/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         82.352    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                 75.816    

Slack (MET) :             75.939ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.890ns (18.857%)  route 3.830ns (81.143%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.923 - 81.429 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.665     1.668    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/Q
                         net (fo=2, routed)           1.363     3.549    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[28]
    SLICE_X47Y42         LUT6 (Prop_lut6_I4_O)        0.124     3.673 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_9/O
                         net (fo=1, routed)           0.776     4.450    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_9
    SLICE_X47Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.574 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_4/O
                         net (fo=2, routed)           0.947     5.521    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_4
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.645 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1/O
                         net (fo=31, routed)          0.743     6.388    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1
    SLICE_X46Y45         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    83.041    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.491    82.923    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y45                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[21]/C
                         clock pessimism              0.149    83.072    
                         clock uncertainty           -0.221    82.851    
    SLICE_X46Y45         FDRE (Setup_fdre_C_R)       -0.524    82.327    recoder/i2c_top_inst/freq_div_inst/count1_reg[21]
  -------------------------------------------------------------------
                         required time                         82.327    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 75.939    

Slack (MET) :             75.939ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.890ns (18.857%)  route 3.830ns (81.143%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.923 - 81.429 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.665     1.668    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/Q
                         net (fo=2, routed)           1.363     3.549    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[28]
    SLICE_X47Y42         LUT6 (Prop_lut6_I4_O)        0.124     3.673 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_9/O
                         net (fo=1, routed)           0.776     4.450    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_9
    SLICE_X47Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.574 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_4/O
                         net (fo=2, routed)           0.947     5.521    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_4
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.645 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1/O
                         net (fo=31, routed)          0.743     6.388    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1
    SLICE_X46Y45         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    83.041    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.491    82.923    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y45                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[22]/C
                         clock pessimism              0.149    83.072    
                         clock uncertainty           -0.221    82.851    
    SLICE_X46Y45         FDRE (Setup_fdre_C_R)       -0.524    82.327    recoder/i2c_top_inst/freq_div_inst/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         82.327    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 75.939    

Slack (MET) :             75.939ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.890ns (18.857%)  route 3.830ns (81.143%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.923 - 81.429 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.665     1.668    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/Q
                         net (fo=2, routed)           1.363     3.549    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[28]
    SLICE_X47Y42         LUT6 (Prop_lut6_I4_O)        0.124     3.673 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_9/O
                         net (fo=1, routed)           0.776     4.450    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_9
    SLICE_X47Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.574 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_4/O
                         net (fo=2, routed)           0.947     5.521    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_4
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.645 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1/O
                         net (fo=31, routed)          0.743     6.388    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1
    SLICE_X46Y45         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    83.041    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.491    82.923    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y45                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[23]/C
                         clock pessimism              0.149    83.072    
                         clock uncertainty           -0.221    82.851    
    SLICE_X46Y45         FDRE (Setup_fdre_C_R)       -0.524    82.327    recoder/i2c_top_inst/freq_div_inst/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         82.327    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 75.939    

Slack (MET) :             75.939ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.890ns (18.857%)  route 3.830ns (81.143%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.923 - 81.429 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806     1.806    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.665     1.668    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/Q
                         net (fo=2, routed)           1.363     3.549    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[28]
    SLICE_X47Y42         LUT6 (Prop_lut6_I4_O)        0.124     3.673 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_9/O
                         net (fo=1, routed)           0.776     4.450    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_9
    SLICE_X47Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.574 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_4/O
                         net (fo=2, routed)           0.947     5.521    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_4
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.645 r  recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1/O
                         net (fo=31, routed)          0.743     6.388    recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1
    SLICE_X46Y45         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612    83.041    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.491    82.923    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y45                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[24]/C
                         clock pessimism              0.149    83.072    
                         clock uncertainty           -0.221    82.851    
    SLICE_X46Y45         FDRE (Setup_fdre_C_R)       -0.524    82.327    recoder/i2c_top_inst/freq_div_inst/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         82.327    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 75.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/sine_wave_inst/index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.879%)  route 0.204ns (59.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.560     0.562    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X47Y44                                                      r  recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/Q
                         net (fo=6, routed)           0.204     0.907    recoder/i2c_top_inst/sine_wave_inst/E[0]
    SLICE_X51Y45         FDRE                                         r  recoder/i2c_top_inst/sine_wave_inst/index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.823     0.825    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X51Y45                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[1]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y45         FDRE (Hold_fdre_C_CE)       -0.039     0.781    recoder/i2c_top_inst/sine_wave_inst/index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.560     0.562    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X47Y44                                                      r  recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/Q
                         net (fo=6, routed)           0.251     0.954    recoder/i2c_top_inst/sine_wave_inst/E[0]
    SLICE_X51Y47         FDRE                                         r  recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.824     0.826    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X51Y47                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X51Y47         FDRE (Hold_fdre_C_CE)       -0.039     0.782    recoder/i2c_top_inst/sine_wave_inst/index_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.055%)  route 0.273ns (65.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.560     0.562    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X47Y44                                                      r  recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/Q
                         net (fo=6, routed)           0.273     0.976    recoder/i2c_top_inst/sine_wave_inst/E[0]
    SLICE_X53Y46         FDRE                                         r  recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.823     0.825    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X53Y46                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X53Y46         FDRE (Hold_fdre_C_CE)       -0.039     0.781    recoder/i2c_top_inst/sine_wave_inst/index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.559     0.561    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y42                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[11]/Q
                         net (fo=2, routed)           0.125     0.850    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[11]
    SLICE_X46Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.960 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.960    recoder/i2c_top_inst/freq_div_inst/count10[11]
    SLICE_X46Y42         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.826     0.828    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y42                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[11]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X46Y42         FDRE (Hold_fdre_C_D)         0.134     0.695    recoder/i2c_top_inst/freq_div_inst/count1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.560     0.562    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y44                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[19]/Q
                         net (fo=2, routed)           0.125     0.851    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[19]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.961 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.961    recoder/i2c_top_inst/freq_div_inst/count10[19]
    SLICE_X46Y44         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827     0.829    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y44                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[19]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.134     0.696    recoder/i2c_top_inst/freq_div_inst/count1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.560     0.562    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y43                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[15]/Q
                         net (fo=2, routed)           0.127     0.852    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[15]
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.962 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.962    recoder/i2c_top_inst/freq_div_inst/count10[15]
    SLICE_X46Y43         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827     0.829    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y43                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[15]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X46Y43         FDRE (Hold_fdre_C_D)         0.134     0.696    recoder/i2c_top_inst/freq_div_inst/count1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.560     0.562    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y45                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[23]/Q
                         net (fo=3, routed)           0.127     0.852    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[23]
    SLICE_X46Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.962 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.962    recoder/i2c_top_inst/freq_div_inst/count10[23]
    SLICE_X46Y45         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827     0.829    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y45                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[23]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X46Y45         FDRE (Hold_fdre_C_D)         0.134     0.696    recoder/i2c_top_inst/freq_div_inst/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.560     0.562    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[27]/Q
                         net (fo=2, routed)           0.127     0.852    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[27]
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.962 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.962    recoder/i2c_top_inst/freq_div_inst/count10[27]
    SLICE_X46Y46         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827     0.829    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y46                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[27]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.134     0.696    recoder/i2c_top_inst/freq_div_inst/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.559     0.561    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y40                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[3]/Q
                         net (fo=2, routed)           0.127     0.851    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[3]
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.961 r  recoder/i2c_top_inst/freq_div_inst/count1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.961    recoder/i2c_top_inst/freq_div_inst/count10[3]
    SLICE_X46Y40         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.826     0.828    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X46Y40                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[3]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.134     0.695    recoder/i2c_top_inst/freq_div_inst/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/freq_div_inst/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/freq_div_inst/count1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.559     0.561    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X47Y41                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  recoder/i2c_top_inst/freq_div_inst/count1_reg[0]/Q
                         net (fo=3, routed)           0.180     0.882    recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[0]
    SLICE_X47Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.927 r  recoder/i2c_top_inst/freq_div_inst/count1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.927    recoder/i2c_top_inst/freq_div_inst/n_0_count1[0]_i_1
    SLICE_X47Y41         FDRE                                         r  recoder/i2c_top_inst/freq_div_inst/count1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.826     0.828    recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X47Y41                                                      r  recoder/i2c_top_inst/freq_div_inst/count1_reg[0]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X47Y41         FDRE (Hold_fdre_C_D)         0.091     0.652    recoder/i2c_top_inst/freq_div_inst/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform:           { 0 40.7143 }
Period:             81.429
Sources:            { recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                  
Min Period        n/a     BUFG/I              n/a            2.155     81.429  79.273   BUFGCTRL_X0Y2    recoder/uclk_wiz/inst/clkout3_buf/I                  
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     81.429  80.180   MMCME2_ADV_X1Y0  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2          
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X47Y44     recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/C   
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X47Y41     recoder/i2c_top_inst/freq_div_inst/count1_reg[0]/C   
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X46Y42     recoder/i2c_top_inst/freq_div_inst/count1_reg[10]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X46Y42     recoder/i2c_top_inst/freq_div_inst/count1_reg[11]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X46Y42     recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X46Y43     recoder/i2c_top_inst/freq_div_inst/count1_reg[13]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X46Y43     recoder/i2c_top_inst/freq_div_inst/count1_reg[14]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X46Y43     recoder/i2c_top_inst/freq_div_inst/count1_reg[15]/C  
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   81.429  131.931  MMCME2_ADV_X1Y0  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X47Y44     recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X47Y41     recoder/i2c_top_inst/freq_div_inst/count1_reg[0]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y42     recoder/i2c_top_inst/freq_div_inst/count1_reg[10]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y42     recoder/i2c_top_inst/freq_div_inst/count1_reg[11]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y42     recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y43     recoder/i2c_top_inst/freq_div_inst/count1_reg[13]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y43     recoder/i2c_top_inst/freq_div_inst/count1_reg[14]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y43     recoder/i2c_top_inst/freq_div_inst/count1_reg[15]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y43     recoder/i2c_top_inst/freq_div_inst/count1_reg[16]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y44     recoder/i2c_top_inst/freq_div_inst/count1_reg[17]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X47Y44     recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y43     recoder/i2c_top_inst/freq_div_inst/count1_reg[13]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y43     recoder/i2c_top_inst/freq_div_inst/count1_reg[14]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y43     recoder/i2c_top_inst/freq_div_inst/count1_reg[15]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y43     recoder/i2c_top_inst/freq_div_inst/count1_reg[16]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y44     recoder/i2c_top_inst/freq_div_inst/count1_reg[17]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y44     recoder/i2c_top_inst/freq_div_inst/count1_reg[18]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y44     recoder/i2c_top_inst/freq_div_inst/count1_reg[19]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y44     recoder/i2c_top_inst/freq_div_inst/count1_reg[20]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X46Y45     recoder/i2c_top_inst/freq_div_inst/count1_reg[21]/C  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { recoder/uclk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                           
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y4    recoder/uclk_wiz/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y0  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y0  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X1Y0  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y0  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           16  Failing Endpoints,  Worst Slack       -2.911ns,  Total Violation      -41.181ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.911ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.758ns  (logic 1.641ns (43.662%)  route 2.117ns (56.338%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 2038.626 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 2037.370 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806  2037.520    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.653  2037.370    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X52Y45                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.456  2037.826 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/Q
                         net (fo=20, routed)          1.268  2039.094    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[2]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124  2039.218 r  recoder/i2c_top_inst/sine_wave_inst/g0_b6/O
                         net (fo=2, routed)           0.850  2040.068    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b6
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.124  2040.192 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_6/O
                         net (fo=1, routed)           0.000  2040.192    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_6
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  2040.572 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.572    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2040.689 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.689    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2040.806 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.806    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[11]_i_1
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2041.129 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000  2041.129    recoder/i2c_top_inst/n_2_sine_wave_inst
    SLICE_X50Y49         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612  2038.755    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.480  2038.626    recoder/i2c_top_inst/I1
    SLICE_X50Y49                                                      r  recoder/i2c_top_inst/audio_selection_reg[13]/C
                         clock pessimism             -0.174  2038.452    
                         clock uncertainty           -0.344  2038.108    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109  2038.217    recoder/i2c_top_inst/audio_selection_reg[13]
  -------------------------------------------------------------------
                         required time                       2038.217    
                         arrival time                       -2041.129    
  -------------------------------------------------------------------
                         slack                                 -2.911    

Slack (VIOLATED) :        -2.902ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.749ns  (logic 1.632ns (43.527%)  route 2.117ns (56.473%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 2038.626 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 2037.370 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806  2037.520    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.653  2037.370    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X52Y45                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.456  2037.826 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/Q
                         net (fo=20, routed)          1.268  2039.094    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[2]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124  2039.218 r  recoder/i2c_top_inst/sine_wave_inst/g0_b6/O
                         net (fo=2, routed)           0.850  2040.068    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b6
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.124  2040.192 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_6/O
                         net (fo=1, routed)           0.000  2040.192    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_6
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  2040.572 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.572    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2040.689 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.689    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2040.806 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.806    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[11]_i_1
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.314  2041.120 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000  2041.120    recoder/i2c_top_inst/n_0_sine_wave_inst
    SLICE_X50Y49         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612  2038.755    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.480  2038.626    recoder/i2c_top_inst/I1
    SLICE_X50Y49                                                      r  recoder/i2c_top_inst/audio_selection_reg[15]/C
                         clock pessimism             -0.174  2038.452    
                         clock uncertainty           -0.344  2038.108    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109  2038.217    recoder/i2c_top_inst/audio_selection_reg[15]
  -------------------------------------------------------------------
                         required time                       2038.217    
                         arrival time                       -2041.120    
  -------------------------------------------------------------------
                         slack                                 -2.902    

Slack (VIOLATED) :        -2.827ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.674ns  (logic 1.557ns (42.374%)  route 2.117ns (57.626%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 2038.626 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 2037.370 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806  2037.520    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.653  2037.370    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X52Y45                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.456  2037.826 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/Q
                         net (fo=20, routed)          1.268  2039.094    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[2]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124  2039.218 r  recoder/i2c_top_inst/sine_wave_inst/g0_b6/O
                         net (fo=2, routed)           0.850  2040.068    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b6
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.124  2040.192 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_6/O
                         net (fo=1, routed)           0.000  2040.192    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_6
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  2040.572 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.572    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2040.689 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.689    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2040.806 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.806    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[11]_i_1
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  2041.045 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000  2041.045    recoder/i2c_top_inst/n_1_sine_wave_inst
    SLICE_X50Y49         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612  2038.755    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.480  2038.626    recoder/i2c_top_inst/I1
    SLICE_X50Y49                                                      r  recoder/i2c_top_inst/audio_selection_reg[14]/C
                         clock pessimism             -0.174  2038.452    
                         clock uncertainty           -0.344  2038.108    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109  2038.217    recoder/i2c_top_inst/audio_selection_reg[14]
  -------------------------------------------------------------------
                         required time                       2038.217    
                         arrival time                       -2041.045    
  -------------------------------------------------------------------
                         slack                                 -2.827    

Slack (VIOLATED) :        -2.806ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.653ns  (logic 1.536ns (42.043%)  route 2.117ns (57.957%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 2038.626 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 2037.370 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806  2037.520    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.653  2037.370    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X52Y45                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.456  2037.826 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/Q
                         net (fo=20, routed)          1.268  2039.094    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[2]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124  2039.218 r  recoder/i2c_top_inst/sine_wave_inst/g0_b6/O
                         net (fo=2, routed)           0.850  2040.068    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b6
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.124  2040.192 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_6/O
                         net (fo=1, routed)           0.000  2040.192    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_6
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  2040.572 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.572    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2040.689 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.689    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2040.806 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.806    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[11]_i_1
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.218  2041.024 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000  2041.024    recoder/i2c_top_inst/n_3_sine_wave_inst
    SLICE_X50Y49         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612  2038.755    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.480  2038.626    recoder/i2c_top_inst/I1
    SLICE_X50Y49                                                      r  recoder/i2c_top_inst/audio_selection_reg[12]/C
                         clock pessimism             -0.174  2038.452    
                         clock uncertainty           -0.344  2038.108    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109  2038.217    recoder/i2c_top_inst/audio_selection_reg[12]
  -------------------------------------------------------------------
                         required time                       2038.217    
                         arrival time                       -2041.024    
  -------------------------------------------------------------------
                         slack                                 -2.806    

Slack (VIOLATED) :        -2.794ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.641ns  (logic 1.524ns (41.852%)  route 2.117ns (58.148%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 2038.626 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 2037.370 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806  2037.520    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.653  2037.370    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X52Y45                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.456  2037.826 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/Q
                         net (fo=20, routed)          1.268  2039.094    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[2]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124  2039.218 r  recoder/i2c_top_inst/sine_wave_inst/g0_b6/O
                         net (fo=2, routed)           0.850  2040.068    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b6
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.124  2040.192 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_6/O
                         net (fo=1, routed)           0.000  2040.192    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_6
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  2040.572 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.572    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2040.689 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.689    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2041.012 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000  2041.012    recoder/i2c_top_inst/n_6_sine_wave_inst
    SLICE_X50Y48         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612  2038.755    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.480  2038.626    recoder/i2c_top_inst/I1
    SLICE_X50Y48                                                      r  recoder/i2c_top_inst/audio_selection_reg[9]/C
                         clock pessimism             -0.174  2038.452    
                         clock uncertainty           -0.344  2038.108    
    SLICE_X50Y48         FDRE (Setup_fdre_C_D)        0.109  2038.217    recoder/i2c_top_inst/audio_selection_reg[9]
  -------------------------------------------------------------------
                         required time                       2038.217    
                         arrival time                       -2041.012    
  -------------------------------------------------------------------
                         slack                                 -2.794    

Slack (VIOLATED) :        -2.785ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.632ns  (logic 1.515ns (41.708%)  route 2.117ns (58.292%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 2038.626 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 2037.370 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806  2037.520    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.653  2037.370    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X52Y45                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.456  2037.826 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/Q
                         net (fo=20, routed)          1.268  2039.094    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[2]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124  2039.218 r  recoder/i2c_top_inst/sine_wave_inst/g0_b6/O
                         net (fo=2, routed)           0.850  2040.068    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b6
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.124  2040.192 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_6/O
                         net (fo=1, routed)           0.000  2040.192    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_6
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  2040.572 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.572    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2040.689 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.689    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.314  2041.003 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000  2041.003    recoder/i2c_top_inst/n_4_sine_wave_inst
    SLICE_X50Y48         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612  2038.755    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.480  2038.626    recoder/i2c_top_inst/I1
    SLICE_X50Y48                                                      r  recoder/i2c_top_inst/audio_selection_reg[11]/C
                         clock pessimism             -0.174  2038.452    
                         clock uncertainty           -0.344  2038.108    
    SLICE_X50Y48         FDRE (Setup_fdre_C_D)        0.109  2038.217    recoder/i2c_top_inst/audio_selection_reg[11]
  -------------------------------------------------------------------
                         required time                       2038.217    
                         arrival time                       -2041.003    
  -------------------------------------------------------------------
                         slack                                 -2.785    

Slack (VIOLATED) :        -2.710ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.557ns  (logic 1.440ns (40.479%)  route 2.117ns (59.521%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 2038.626 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 2037.370 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806  2037.520    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.653  2037.370    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X52Y45                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.456  2037.826 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/Q
                         net (fo=20, routed)          1.268  2039.094    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[2]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124  2039.218 r  recoder/i2c_top_inst/sine_wave_inst/g0_b6/O
                         net (fo=2, routed)           0.850  2040.068    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b6
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.124  2040.192 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_6/O
                         net (fo=1, routed)           0.000  2040.192    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_6
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  2040.572 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.572    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2040.689 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.689    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  2040.928 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000  2040.928    recoder/i2c_top_inst/n_5_sine_wave_inst
    SLICE_X50Y48         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612  2038.755    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.480  2038.626    recoder/i2c_top_inst/I1
    SLICE_X50Y48                                                      r  recoder/i2c_top_inst/audio_selection_reg[10]/C
                         clock pessimism             -0.174  2038.452    
                         clock uncertainty           -0.344  2038.108    
    SLICE_X50Y48         FDRE (Setup_fdre_C_D)        0.109  2038.217    recoder/i2c_top_inst/audio_selection_reg[10]
  -------------------------------------------------------------------
                         required time                       2038.217    
                         arrival time                       -2040.928    
  -------------------------------------------------------------------
                         slack                                 -2.710    

Slack (VIOLATED) :        -2.689ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.536ns  (logic 1.419ns (40.125%)  route 2.117ns (59.875%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 2038.626 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 2037.370 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806  2037.520    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.653  2037.370    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X52Y45                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.456  2037.826 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/Q
                         net (fo=20, routed)          1.268  2039.094    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[2]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124  2039.218 r  recoder/i2c_top_inst/sine_wave_inst/g0_b6/O
                         net (fo=2, routed)           0.850  2040.068    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b6
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.124  2040.192 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_6/O
                         net (fo=1, routed)           0.000  2040.192    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_6
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  2040.572 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.572    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2040.689 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.689    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.218  2040.907 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000  2040.907    recoder/i2c_top_inst/n_7_sine_wave_inst
    SLICE_X50Y48         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612  2038.755    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.480  2038.626    recoder/i2c_top_inst/I1
    SLICE_X50Y48                                                      r  recoder/i2c_top_inst/audio_selection_reg[8]/C
                         clock pessimism             -0.174  2038.452    
                         clock uncertainty           -0.344  2038.108    
    SLICE_X50Y48         FDRE (Setup_fdre_C_D)        0.109  2038.217    recoder/i2c_top_inst/audio_selection_reg[8]
  -------------------------------------------------------------------
                         required time                       2038.217    
                         arrival time                       -2040.907    
  -------------------------------------------------------------------
                         slack                                 -2.689    

Slack (VIOLATED) :        -2.677ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.524ns  (logic 1.407ns (39.921%)  route 2.117ns (60.079%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 2038.626 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 2037.370 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806  2037.520    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.653  2037.370    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X52Y45                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.456  2037.826 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/Q
                         net (fo=20, routed)          1.268  2039.094    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[2]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124  2039.218 r  recoder/i2c_top_inst/sine_wave_inst/g0_b6/O
                         net (fo=2, routed)           0.850  2040.068    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b6
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.124  2040.192 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_6/O
                         net (fo=1, routed)           0.000  2040.192    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_6
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  2040.572 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.572    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2040.895 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000  2040.895    recoder/i2c_top_inst/n_10_sine_wave_inst
    SLICE_X50Y47         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612  2038.755    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.480  2038.626    recoder/i2c_top_inst/I1
    SLICE_X50Y47                                                      r  recoder/i2c_top_inst/audio_selection_reg[5]/C
                         clock pessimism             -0.174  2038.452    
                         clock uncertainty           -0.344  2038.108    
    SLICE_X50Y47         FDRE (Setup_fdre_C_D)        0.109  2038.217    recoder/i2c_top_inst/audio_selection_reg[5]
  -------------------------------------------------------------------
                         required time                       2038.217    
                         arrival time                       -2040.895    
  -------------------------------------------------------------------
                         slack                                 -2.677    

Slack (VIOLATED) :        -2.668ns  (required time - arrival time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.515ns  (logic 1.398ns (39.767%)  route 2.117ns (60.233%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 2038.626 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 2037.370 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.806  2037.520    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.653  2037.370    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X52Y45                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.456  2037.826 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/Q
                         net (fo=20, routed)          1.268  2039.094    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[2]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124  2039.218 r  recoder/i2c_top_inst/sine_wave_inst/g0_b6/O
                         net (fo=2, routed)           0.850  2040.068    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b6
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.124  2040.192 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_6/O
                         net (fo=1, routed)           0.000  2040.192    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_6
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  2040.572 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.572    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.314  2040.886 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000  2040.886    recoder/i2c_top_inst/n_8_sine_wave_inst
    SLICE_X50Y47         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=190, routed)         1.612  2038.755    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.480  2038.626    recoder/i2c_top_inst/I1
    SLICE_X50Y47                                                      r  recoder/i2c_top_inst/audio_selection_reg[7]/C
                         clock pessimism             -0.174  2038.452    
                         clock uncertainty           -0.344  2038.108    
    SLICE_X50Y47         FDRE (Setup_fdre_C_D)        0.109  2038.217    recoder/i2c_top_inst/audio_selection_reg[7]
  -------------------------------------------------------------------
                         required time                       2038.217    
                         arrival time                       -2040.886    
  -------------------------------------------------------------------
                         slack                                 -2.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.295ns (36.481%)  route 0.514ns (63.519%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.556     0.558    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X53Y46                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/Q
                         net (fo=22, routed)          0.213     0.912    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.957 r  recoder/i2c_top_inst/sine_wave_inst/g0_b7/O
                         net (fo=2, routed)           0.300     1.257    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b7
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.302 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_5/O
                         net (fo=1, routed)           0.000     1.302    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_5
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.366 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.366    recoder/i2c_top_inst/n_12_sine_wave_inst
    SLICE_X50Y46         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.823     0.825    recoder/i2c_top_inst/I1
    SLICE_X50Y46                                                      r  recoder/i2c_top_inst/audio_selection_reg[3]/C
                         clock pessimism              0.050     0.875    
                         clock uncertainty            0.344     1.219    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.134     1.353    recoder/i2c_top_inst/audio_selection_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.301ns (35.909%)  route 0.537ns (64.091%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.557     0.559    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X52Y47                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/Q
                         net (fo=19, routed)          0.225     0.925    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[3]
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.970 r  recoder/i2c_top_inst/sine_wave_inst/g0_b16/O
                         net (fo=2, routed)           0.312     1.282    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b16
    SLICE_X50Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.327 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[15]_i_8/O
                         net (fo=1, routed)           0.000     1.327    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[15]_i_8
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.397 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.397    recoder/i2c_top_inst/n_3_sine_wave_inst
    SLICE_X50Y49         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.824     0.826    recoder/i2c_top_inst/I1
    SLICE_X50Y49                                                      r  recoder/i2c_top_inst/audio_selection_reg[12]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.344     1.220    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.134     1.354    recoder/i2c_top_inst/audio_selection_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.295ns (35.168%)  route 0.544ns (64.832%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.557     0.559    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X51Y47                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/Q
                         net (fo=18, routed)          0.207     0.906    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[4]
    SLICE_X53Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.951 r  recoder/i2c_top_inst/sine_wave_inst/g0_b11/O
                         net (fo=2, routed)           0.337     1.288    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b11
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.045     1.333 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[7]_i_6/O
                         net (fo=1, routed)           0.000     1.333    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[7]_i_6
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.397 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.397    recoder/i2c_top_inst/n_8_sine_wave_inst
    SLICE_X50Y47         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.824     0.826    recoder/i2c_top_inst/I1
    SLICE_X50Y47                                                      r  recoder/i2c_top_inst/audio_selection_reg[7]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.344     1.220    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.134     1.354    recoder/i2c_top_inst/audio_selection_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.231ns (28.975%)  route 0.566ns (71.025%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.557     0.559    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X51Y47                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/Q
                         net (fo=18, routed)          0.245     0.944    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[4]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.989 r  recoder/i2c_top_inst/sine_wave_inst/g0_b4/O
                         net (fo=2, routed)           0.322     1.311    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b4
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.356 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[0]_i_1/O
                         net (fo=1, routed)           0.000     1.356    recoder/i2c_top_inst/n_15_sine_wave_inst
    SLICE_X51Y46         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.823     0.825    recoder/i2c_top_inst/I1
    SLICE_X51Y46                                                      r  recoder/i2c_top_inst/audio_selection_reg[0]/C
                         clock pessimism              0.050     0.875    
                         clock uncertainty            0.344     1.219    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.092     1.311    recoder/i2c_top_inst/audio_selection_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.296ns (35.219%)  route 0.544ns (64.781%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.556     0.558    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X53Y46                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/Q
                         net (fo=22, routed)          0.230     0.928    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.973 r  recoder/i2c_top_inst/sine_wave_inst/g0_b6/O
                         net (fo=2, routed)           0.315     1.288    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b6
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.333 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_6/O
                         net (fo=1, routed)           0.000     1.333    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_6
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.398 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.398    recoder/i2c_top_inst/n_13_sine_wave_inst
    SLICE_X50Y46         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.823     0.825    recoder/i2c_top_inst/I1
    SLICE_X50Y46                                                      r  recoder/i2c_top_inst/audio_selection_reg[2]/C
                         clock pessimism              0.050     0.875    
                         clock uncertainty            0.344     1.219    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.134     1.353    recoder/i2c_top_inst/audio_selection_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.297ns (35.325%)  route 0.544ns (64.675%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.557     0.559    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X52Y47                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/Q
                         net (fo=19, routed)          0.239     0.938    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[3]
    SLICE_X51Y47         LUT6 (Prop_lut6_I3_O)        0.045     0.983 r  recoder/i2c_top_inst/sine_wave_inst/g0_b13/O
                         net (fo=2, routed)           0.305     1.288    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b13
    SLICE_X50Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.333 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[11]_i_8/O
                         net (fo=1, routed)           0.000     1.333    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[11]_i_8
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.399 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.399    recoder/i2c_top_inst/n_6_sine_wave_inst
    SLICE_X50Y48         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.824     0.826    recoder/i2c_top_inst/I1
    SLICE_X50Y48                                                      r  recoder/i2c_top_inst/audio_selection_reg[9]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.344     1.220    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.134     1.354    recoder/i2c_top_inst/audio_selection_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.301ns (35.723%)  route 0.542ns (64.277%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.556     0.558    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X51Y45                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[1]/Q
                         net (fo=21, routed)          0.240     0.938    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.983 r  recoder/i2c_top_inst/sine_wave_inst/g0_b8/O
                         net (fo=2, routed)           0.302     1.285    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b8
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.045     1.330 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[7]_i_9/O
                         net (fo=1, routed)           0.000     1.330    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[7]_i_9
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.400 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.400    recoder/i2c_top_inst/n_11_sine_wave_inst
    SLICE_X50Y47         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.824     0.826    recoder/i2c_top_inst/I1
    SLICE_X50Y47                                                      r  recoder/i2c_top_inst/audio_selection_reg[4]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.344     1.220    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.134     1.354    recoder/i2c_top_inst/audio_selection_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.297ns (35.256%)  route 0.545ns (64.744%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.557     0.559    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X51Y47                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/Q
                         net (fo=18, routed)          0.265     0.964    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[4]
    SLICE_X51Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.009 r  recoder/i2c_top_inst/sine_wave_inst/g0_b17/O
                         net (fo=2, routed)           0.281     1.290    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b17
    SLICE_X50Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.335 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[15]_i_7/O
                         net (fo=1, routed)           0.000     1.335    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[15]_i_7
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.401 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.401    recoder/i2c_top_inst/n_2_sine_wave_inst
    SLICE_X50Y49         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.824     0.826    recoder/i2c_top_inst/I1
    SLICE_X50Y49                                                      r  recoder/i2c_top_inst/audio_selection_reg[13]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.344     1.220    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.134     1.354    recoder/i2c_top_inst/audio_selection_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.336ns (39.440%)  route 0.516ns (60.560%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.557     0.559    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X51Y47                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/Q
                         net (fo=18, routed)          0.245     0.944    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[4]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.989 r  recoder/i2c_top_inst/sine_wave_inst/g0_b4/O
                         net (fo=2, routed)           0.271     1.261    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b4
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.306 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_8/O
                         net (fo=1, routed)           0.000     1.306    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_8
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.411 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.411    recoder/i2c_top_inst/n_14_sine_wave_inst
    SLICE_X50Y46         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.823     0.825    recoder/i2c_top_inst/I1
    SLICE_X50Y46                                                      r  recoder/i2c_top_inst/audio_selection_reg[1]/C
                         clock pessimism              0.050     0.875    
                         clock uncertainty            0.344     1.219    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.134     1.353    recoder/i2c_top_inst/audio_selection_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            recoder/i2c_top_inst/audio_selection_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.296ns (34.458%)  route 0.563ns (65.542%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.597     0.597    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.556     0.558    recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X53Y46                                                      r  recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/Q
                         net (fo=22, routed)          0.294     0.992    recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[0]
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.037 r  recoder/i2c_top_inst/sine_wave_inst/g0_b14/O
                         net (fo=2, routed)           0.269     1.307    recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b14
    SLICE_X50Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.352 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection[11]_i_7/O
                         net (fo=1, routed)           0.000     1.352    recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[11]_i_7
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.417 r  recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.417    recoder/i2c_top_inst/n_5_sine_wave_inst
    SLICE_X50Y48         FDRE                                         r  recoder/i2c_top_inst/audio_selection_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=190, routed)         0.864     0.864    recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.824     0.826    recoder/i2c_top_inst/I1
    SLICE_X50Y48                                                      r  recoder/i2c_top_inst/audio_selection_reg[10]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.344     1.220    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.134     1.354    recoder/i2c_top_inst/audio_selection_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.063    





