<stg><name>mult_hw_Pipeline_readB</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 8192, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %in2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in2

]]></Node>
<StgValue><ssdm name="in2_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i14 0, i14 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc31:0 %i = load i14 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.inc31:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc31:2 %gmem_addr = getelementptr i8 %gmem, i64 %in2_read

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc31:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc31:4 %icmp_ln36 = icmp_eq  i14 %i, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc31:5 %add_ln36 = add i14 %i, i14 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc31:6 %br_ln36 = br i1 %icmp_ln36, void %for.inc31.split, void %mult_inner.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="14">
<![CDATA[
for.inc31.split:0 %empty = trunc i14 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc31.split:21 %trunc_ln2 = partselect i4 @_ssdm_op_PartSelect.i4.i14.i32.i32, i14 %i, i32 9, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc31.split:22 %switch_ln39 = switch i4 %trunc_ln2, void %arrayidx30.case.15, i4 0, void %arrayidx30.case.0, i4 1, void %arrayidx30.case.1, i4 2, void %arrayidx30.case.2, i4 3, void %arrayidx30.case.3, i4 4, void %arrayidx30.case.4, i4 5, void %arrayidx30.case.5, i4 6, void %arrayidx30.case.6, i4 7, void %arrayidx30.case.7, i4 8, void %arrayidx30.case.8, i4 9, void %arrayidx30.case.9, i4 10, void %arrayidx30.case.10, i4 11, void %arrayidx30.case.11, i4 12, void %arrayidx30.case.12, i4 13, void %arrayidx30.case.13, i4 14, void %arrayidx30.case.14

]]></Node>
<StgValue><ssdm name="switch_ln39"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx30.exit:0 %store_ln36 = store i14 %add_ln36, i14 %i_1

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.exit:1 %br_ln36 = br void %for.inc31

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc31.split:20 %gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
mult_inner.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc31.split:1 %speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln37"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc31.split:2 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="9">
<![CDATA[
for.inc31.split:3 %zext_ln39 = zext i9 %empty

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:4 %B_V_addr = getelementptr i8 %B_V, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:5 %B_V_1_addr = getelementptr i8 %B_V_1, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_1_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:6 %B_V_2_addr = getelementptr i8 %B_V_2, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_2_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:7 %B_V_3_addr = getelementptr i8 %B_V_3, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_3_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:8 %B_V_4_addr = getelementptr i8 %B_V_4, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_4_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:9 %B_V_5_addr = getelementptr i8 %B_V_5, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_5_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:10 %B_V_6_addr = getelementptr i8 %B_V_6, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_6_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:11 %B_V_7_addr = getelementptr i8 %B_V_7, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_7_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:12 %B_V_8_addr = getelementptr i8 %B_V_8, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_8_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:13 %B_V_9_addr = getelementptr i8 %B_V_9, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_9_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:14 %B_V_10_addr = getelementptr i8 %B_V_10, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_10_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:15 %B_V_11_addr = getelementptr i8 %B_V_11, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_11_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:16 %B_V_12_addr = getelementptr i8 %B_V_12, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_12_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:17 %B_V_13_addr = getelementptr i8 %B_V_13, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_13_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:18 %B_V_14_addr = getelementptr i8 %B_V_14, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_14_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:19 %B_V_15_addr = getelementptr i8 %B_V_15, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_V_15_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.14:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.14:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.13:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.13:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.12:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.12:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.11:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.11:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.10:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.10:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.9:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.9:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.8:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.8:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.7:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.7:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.6:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.6:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.5:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.5:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.4:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.4:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.3:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.3:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.2:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.2:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.1:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.1:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.0:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.0:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx30.case.15:0 %store_ln39 = store i8 %gmem_addr_read, i9 %B_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30.case.15:1 %br_ln39 = br void %arrayidx30.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="87" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="88" name="in2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in2"/></StgValue>
</port>
<port id="89" name="B_V" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="B_V_1" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="B_V_2" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="B_V_3" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="B_V_4" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="B_V_5" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="B_V_6" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="B_V_7" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="B_V_8" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="B_V_9" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_9"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="B_V_10" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_10"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="B_V_11" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_11"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="B_V_12" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_12"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="B_V_13" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_13"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="B_V_14" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_14"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="B_V_15" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V_15"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="106" from="StgValue_105" to="i_1" fromId="105" toId="6">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="107" toId="7">
</dataflow>
<dataflow id="109" from="gmem" to="specinterface_ln0" fromId="87" toId="7">
</dataflow>
<dataflow id="111" from="empty" to="specinterface_ln0" fromId="110" toId="7">
</dataflow>
<dataflow id="113" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="7">
</dataflow>
<dataflow id="114" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="7">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="115" toId="7">
</dataflow>
<dataflow id="117" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="7">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="7">
</dataflow>
<dataflow id="121" from="empty_3" to="specinterface_ln0" fromId="120" toId="7">
</dataflow>
<dataflow id="123" from="empty_2" to="specinterface_ln0" fromId="122" toId="7">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="115" toId="7">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="7">
</dataflow>
<dataflow id="127" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="7">
</dataflow>
<dataflow id="128" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="7">
</dataflow>
<dataflow id="129" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="7">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="115" toId="7">
</dataflow>
<dataflow id="131" from="empty_0" to="specinterface_ln0" fromId="115" toId="7">
</dataflow>
<dataflow id="133" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="7">
</dataflow>
<dataflow id="134" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="7">
</dataflow>
<dataflow id="136" from="_ssdm_op_Read.ap_auto.i64" to="in2_read" fromId="135" toId="8">
</dataflow>
<dataflow id="137" from="in2" to="in2_read" fromId="88" toId="8">
</dataflow>
<dataflow id="139" from="StgValue_138" to="store_ln0" fromId="138" toId="9">
</dataflow>
<dataflow id="140" from="i_1" to="store_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="141" from="i_1" to="i" fromId="6" toId="11">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="142" toId="12">
</dataflow>
<dataflow id="144" from="gmem" to="specbitsmap_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="145" from="gmem" to="gmem_addr" fromId="87" toId="13">
</dataflow>
<dataflow id="146" from="in2_read" to="gmem_addr" fromId="8" toId="13">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="147" toId="14">
</dataflow>
<dataflow id="149" from="StgValue_132" to="specpipeline_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="150" from="StgValue_112" to="specpipeline_ln0" fromId="112" toId="14">
</dataflow>
<dataflow id="151" from="StgValue_105" to="specpipeline_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="152" from="StgValue_112" to="specpipeline_ln0" fromId="112" toId="14">
</dataflow>
<dataflow id="154" from="p_str" to="specpipeline_ln0" fromId="153" toId="14">
</dataflow>
<dataflow id="155" from="i" to="icmp_ln36" fromId="11" toId="15">
</dataflow>
<dataflow id="157" from="StgValue_156" to="icmp_ln36" fromId="156" toId="15">
</dataflow>
<dataflow id="158" from="i" to="add_ln36" fromId="11" toId="16">
</dataflow>
<dataflow id="160" from="StgValue_159" to="add_ln36" fromId="159" toId="16">
</dataflow>
<dataflow id="161" from="icmp_ln36" to="br_ln36" fromId="15" toId="17">
</dataflow>
<dataflow id="162" from="i" to="empty" fromId="11" toId="18">
</dataflow>
<dataflow id="164" from="_ssdm_op_PartSelect.i4.i14.i32.i32" to="trunc_ln2" fromId="163" toId="19">
</dataflow>
<dataflow id="165" from="i" to="trunc_ln2" fromId="11" toId="19">
</dataflow>
<dataflow id="167" from="StgValue_166" to="trunc_ln2" fromId="166" toId="19">
</dataflow>
<dataflow id="169" from="StgValue_168" to="trunc_ln2" fromId="168" toId="19">
</dataflow>
<dataflow id="170" from="trunc_ln2" to="switch_ln39" fromId="19" toId="20">
</dataflow>
<dataflow id="172" from="StgValue_171" to="switch_ln39" fromId="171" toId="20">
</dataflow>
<dataflow id="174" from="StgValue_173" to="switch_ln39" fromId="173" toId="20">
</dataflow>
<dataflow id="176" from="StgValue_175" to="switch_ln39" fromId="175" toId="20">
</dataflow>
<dataflow id="178" from="StgValue_177" to="switch_ln39" fromId="177" toId="20">
</dataflow>
<dataflow id="180" from="StgValue_179" to="switch_ln39" fromId="179" toId="20">
</dataflow>
<dataflow id="182" from="StgValue_181" to="switch_ln39" fromId="181" toId="20">
</dataflow>
<dataflow id="184" from="StgValue_183" to="switch_ln39" fromId="183" toId="20">
</dataflow>
<dataflow id="186" from="StgValue_185" to="switch_ln39" fromId="185" toId="20">
</dataflow>
<dataflow id="188" from="StgValue_187" to="switch_ln39" fromId="187" toId="20">
</dataflow>
<dataflow id="190" from="StgValue_189" to="switch_ln39" fromId="189" toId="20">
</dataflow>
<dataflow id="192" from="StgValue_191" to="switch_ln39" fromId="191" toId="20">
</dataflow>
<dataflow id="194" from="StgValue_193" to="switch_ln39" fromId="193" toId="20">
</dataflow>
<dataflow id="196" from="StgValue_195" to="switch_ln39" fromId="195" toId="20">
</dataflow>
<dataflow id="198" from="StgValue_197" to="switch_ln39" fromId="197" toId="20">
</dataflow>
<dataflow id="200" from="StgValue_199" to="switch_ln39" fromId="199" toId="20">
</dataflow>
<dataflow id="201" from="add_ln36" to="store_ln36" fromId="16" toId="21">
</dataflow>
<dataflow id="202" from="i_1" to="store_ln36" fromId="6" toId="21">
</dataflow>
<dataflow id="204" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_read" fromId="203" toId="23">
</dataflow>
<dataflow id="205" from="gmem_addr" to="gmem_addr_read" fromId="13" toId="23">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln37" fromId="206" toId="24">
</dataflow>
<dataflow id="209" from="StgValue_208" to="speclooptripcount_ln37" fromId="208" toId="24">
</dataflow>
<dataflow id="210" from="StgValue_208" to="speclooptripcount_ln37" fromId="208" toId="24">
</dataflow>
<dataflow id="211" from="StgValue_208" to="speclooptripcount_ln37" fromId="208" toId="24">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecLoopName" to="specloopname_ln36" fromId="212" toId="25">
</dataflow>
<dataflow id="215" from="empty_14" to="specloopname_ln36" fromId="214" toId="25">
</dataflow>
<dataflow id="216" from="empty" to="zext_ln39" fromId="18" toId="26">
</dataflow>
<dataflow id="217" from="B_V" to="B_V_addr" fromId="89" toId="27">
</dataflow>
<dataflow id="219" from="StgValue_218" to="B_V_addr" fromId="218" toId="27">
</dataflow>
<dataflow id="220" from="zext_ln39" to="B_V_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="221" from="B_V_1" to="B_V_1_addr" fromId="90" toId="28">
</dataflow>
<dataflow id="222" from="StgValue_218" to="B_V_1_addr" fromId="218" toId="28">
</dataflow>
<dataflow id="223" from="zext_ln39" to="B_V_1_addr" fromId="26" toId="28">
</dataflow>
<dataflow id="224" from="B_V_2" to="B_V_2_addr" fromId="91" toId="29">
</dataflow>
<dataflow id="225" from="StgValue_218" to="B_V_2_addr" fromId="218" toId="29">
</dataflow>
<dataflow id="226" from="zext_ln39" to="B_V_2_addr" fromId="26" toId="29">
</dataflow>
<dataflow id="227" from="B_V_3" to="B_V_3_addr" fromId="92" toId="30">
</dataflow>
<dataflow id="228" from="StgValue_218" to="B_V_3_addr" fromId="218" toId="30">
</dataflow>
<dataflow id="229" from="zext_ln39" to="B_V_3_addr" fromId="26" toId="30">
</dataflow>
<dataflow id="230" from="B_V_4" to="B_V_4_addr" fromId="93" toId="31">
</dataflow>
<dataflow id="231" from="StgValue_218" to="B_V_4_addr" fromId="218" toId="31">
</dataflow>
<dataflow id="232" from="zext_ln39" to="B_V_4_addr" fromId="26" toId="31">
</dataflow>
<dataflow id="233" from="B_V_5" to="B_V_5_addr" fromId="94" toId="32">
</dataflow>
<dataflow id="234" from="StgValue_218" to="B_V_5_addr" fromId="218" toId="32">
</dataflow>
<dataflow id="235" from="zext_ln39" to="B_V_5_addr" fromId="26" toId="32">
</dataflow>
<dataflow id="236" from="B_V_6" to="B_V_6_addr" fromId="95" toId="33">
</dataflow>
<dataflow id="237" from="StgValue_218" to="B_V_6_addr" fromId="218" toId="33">
</dataflow>
<dataflow id="238" from="zext_ln39" to="B_V_6_addr" fromId="26" toId="33">
</dataflow>
<dataflow id="239" from="B_V_7" to="B_V_7_addr" fromId="96" toId="34">
</dataflow>
<dataflow id="240" from="StgValue_218" to="B_V_7_addr" fromId="218" toId="34">
</dataflow>
<dataflow id="241" from="zext_ln39" to="B_V_7_addr" fromId="26" toId="34">
</dataflow>
<dataflow id="242" from="B_V_8" to="B_V_8_addr" fromId="97" toId="35">
</dataflow>
<dataflow id="243" from="StgValue_218" to="B_V_8_addr" fromId="218" toId="35">
</dataflow>
<dataflow id="244" from="zext_ln39" to="B_V_8_addr" fromId="26" toId="35">
</dataflow>
<dataflow id="245" from="B_V_9" to="B_V_9_addr" fromId="98" toId="36">
</dataflow>
<dataflow id="246" from="StgValue_218" to="B_V_9_addr" fromId="218" toId="36">
</dataflow>
<dataflow id="247" from="zext_ln39" to="B_V_9_addr" fromId="26" toId="36">
</dataflow>
<dataflow id="248" from="B_V_10" to="B_V_10_addr" fromId="99" toId="37">
</dataflow>
<dataflow id="249" from="StgValue_218" to="B_V_10_addr" fromId="218" toId="37">
</dataflow>
<dataflow id="250" from="zext_ln39" to="B_V_10_addr" fromId="26" toId="37">
</dataflow>
<dataflow id="251" from="B_V_11" to="B_V_11_addr" fromId="100" toId="38">
</dataflow>
<dataflow id="252" from="StgValue_218" to="B_V_11_addr" fromId="218" toId="38">
</dataflow>
<dataflow id="253" from="zext_ln39" to="B_V_11_addr" fromId="26" toId="38">
</dataflow>
<dataflow id="254" from="B_V_12" to="B_V_12_addr" fromId="101" toId="39">
</dataflow>
<dataflow id="255" from="StgValue_218" to="B_V_12_addr" fromId="218" toId="39">
</dataflow>
<dataflow id="256" from="zext_ln39" to="B_V_12_addr" fromId="26" toId="39">
</dataflow>
<dataflow id="257" from="B_V_13" to="B_V_13_addr" fromId="102" toId="40">
</dataflow>
<dataflow id="258" from="StgValue_218" to="B_V_13_addr" fromId="218" toId="40">
</dataflow>
<dataflow id="259" from="zext_ln39" to="B_V_13_addr" fromId="26" toId="40">
</dataflow>
<dataflow id="260" from="B_V_14" to="B_V_14_addr" fromId="103" toId="41">
</dataflow>
<dataflow id="261" from="StgValue_218" to="B_V_14_addr" fromId="218" toId="41">
</dataflow>
<dataflow id="262" from="zext_ln39" to="B_V_14_addr" fromId="26" toId="41">
</dataflow>
<dataflow id="263" from="B_V_15" to="B_V_15_addr" fromId="104" toId="42">
</dataflow>
<dataflow id="264" from="StgValue_218" to="B_V_15_addr" fromId="218" toId="42">
</dataflow>
<dataflow id="265" from="zext_ln39" to="B_V_15_addr" fromId="26" toId="42">
</dataflow>
<dataflow id="266" from="gmem_addr_read" to="store_ln39" fromId="23" toId="43">
</dataflow>
<dataflow id="267" from="B_V_14_addr" to="store_ln39" fromId="41" toId="43">
</dataflow>
<dataflow id="268" from="gmem_addr_read" to="store_ln39" fromId="23" toId="45">
</dataflow>
<dataflow id="269" from="B_V_13_addr" to="store_ln39" fromId="40" toId="45">
</dataflow>
<dataflow id="270" from="gmem_addr_read" to="store_ln39" fromId="23" toId="47">
</dataflow>
<dataflow id="271" from="B_V_12_addr" to="store_ln39" fromId="39" toId="47">
</dataflow>
<dataflow id="272" from="gmem_addr_read" to="store_ln39" fromId="23" toId="49">
</dataflow>
<dataflow id="273" from="B_V_11_addr" to="store_ln39" fromId="38" toId="49">
</dataflow>
<dataflow id="274" from="gmem_addr_read" to="store_ln39" fromId="23" toId="51">
</dataflow>
<dataflow id="275" from="B_V_10_addr" to="store_ln39" fromId="37" toId="51">
</dataflow>
<dataflow id="276" from="gmem_addr_read" to="store_ln39" fromId="23" toId="53">
</dataflow>
<dataflow id="277" from="B_V_9_addr" to="store_ln39" fromId="36" toId="53">
</dataflow>
<dataflow id="278" from="gmem_addr_read" to="store_ln39" fromId="23" toId="55">
</dataflow>
<dataflow id="279" from="B_V_8_addr" to="store_ln39" fromId="35" toId="55">
</dataflow>
<dataflow id="280" from="gmem_addr_read" to="store_ln39" fromId="23" toId="57">
</dataflow>
<dataflow id="281" from="B_V_7_addr" to="store_ln39" fromId="34" toId="57">
</dataflow>
<dataflow id="282" from="gmem_addr_read" to="store_ln39" fromId="23" toId="59">
</dataflow>
<dataflow id="283" from="B_V_6_addr" to="store_ln39" fromId="33" toId="59">
</dataflow>
<dataflow id="284" from="gmem_addr_read" to="store_ln39" fromId="23" toId="61">
</dataflow>
<dataflow id="285" from="B_V_5_addr" to="store_ln39" fromId="32" toId="61">
</dataflow>
<dataflow id="286" from="gmem_addr_read" to="store_ln39" fromId="23" toId="63">
</dataflow>
<dataflow id="287" from="B_V_4_addr" to="store_ln39" fromId="31" toId="63">
</dataflow>
<dataflow id="288" from="gmem_addr_read" to="store_ln39" fromId="23" toId="65">
</dataflow>
<dataflow id="289" from="B_V_3_addr" to="store_ln39" fromId="30" toId="65">
</dataflow>
<dataflow id="290" from="gmem_addr_read" to="store_ln39" fromId="23" toId="67">
</dataflow>
<dataflow id="291" from="B_V_2_addr" to="store_ln39" fromId="29" toId="67">
</dataflow>
<dataflow id="292" from="gmem_addr_read" to="store_ln39" fromId="23" toId="69">
</dataflow>
<dataflow id="293" from="B_V_1_addr" to="store_ln39" fromId="28" toId="69">
</dataflow>
<dataflow id="294" from="gmem_addr_read" to="store_ln39" fromId="23" toId="71">
</dataflow>
<dataflow id="295" from="B_V_addr" to="store_ln39" fromId="27" toId="71">
</dataflow>
<dataflow id="296" from="gmem_addr_read" to="store_ln39" fromId="23" toId="73">
</dataflow>
<dataflow id="297" from="B_V_15_addr" to="store_ln39" fromId="42" toId="73">
</dataflow>
<dataflow id="298" from="icmp_ln36" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="299" from="trunc_ln2" to="StgValue_4" fromId="19" toId="4">
</dataflow>
<dataflow id="300" from="icmp_ln36" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
