\subsection{arch Architecture Reference}
\label{classddr2__data__check_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{da/d8c/classddr2__data__check_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+584}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+585}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf L\+F\+SR}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf lfsr\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+match\+\_\+s} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf all\+\_\+match\+\_\+s} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf lfsr\+\_\+inst}  {\bfseries L\+F\+SR}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 33} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+data\+\_\+check\+::arch@{ddr2\+\_\+data\+\_\+check\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+584@{P\+R\+O\+C\+E\+S\+S\+\_\+584}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+584@{P\+R\+O\+C\+E\+S\+S\+\_\+584}!ddr2\+\_\+data\+\_\+check\+::arch@{ddr2\+\_\+data\+\_\+check\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+584reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+584 (
\begin{DoxyParamCaption}
\item[{}]{reset\+\_\+n, }
\item[{}]{clk}
\end{DoxyParamCaption}
)}\label{classddr2__data__check_1_1arch_a11be46875170e76537d1f2182ca6d7c9}


Definition at line {\bf 72} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.

\index{ddr2\+\_\+data\+\_\+check\+::arch@{ddr2\+\_\+data\+\_\+check\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+585@{P\+R\+O\+C\+E\+S\+S\+\_\+585}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+585@{P\+R\+O\+C\+E\+S\+S\+\_\+585}!ddr2\+\_\+data\+\_\+check\+::arch@{ddr2\+\_\+data\+\_\+check\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+585reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+585(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__data__check_1_1arch_ae1c49c657f08a6976b331b42534bd8c9}


Definition at line {\bf 90} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+data\+\_\+check\+::arch@{ddr2\+\_\+data\+\_\+check\+::arch}!all\+\_\+match\+\_\+s@{all\+\_\+match\+\_\+s}}
\index{all\+\_\+match\+\_\+s@{all\+\_\+match\+\_\+s}!ddr2\+\_\+data\+\_\+check\+::arch@{ddr2\+\_\+data\+\_\+check\+::arch}}
\paragraph[{all\+\_\+match\+\_\+s}]{\setlength{\rightskip}{0pt plus 5cm}{\bf all\+\_\+match\+\_\+s} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__data__check_1_1arch_a7a75558868f56446c39e454fd15fe299}


Definition at line {\bf 37} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.

\index{ddr2\+\_\+data\+\_\+check\+::arch@{ddr2\+\_\+data\+\_\+check\+::arch}!current\+\_\+match\+\_\+s@{current\+\_\+match\+\_\+s}}
\index{current\+\_\+match\+\_\+s@{current\+\_\+match\+\_\+s}!ddr2\+\_\+data\+\_\+check\+::arch@{ddr2\+\_\+data\+\_\+check\+::arch}}
\paragraph[{current\+\_\+match\+\_\+s}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+match\+\_\+s} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__data__check_1_1arch_af6f47ae8f522085ec84e405872126e5a}


Definition at line {\bf 36} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.

\index{ddr2\+\_\+data\+\_\+check\+::arch@{ddr2\+\_\+data\+\_\+check\+::arch}!L\+F\+SR@{L\+F\+SR}}
\index{L\+F\+SR@{L\+F\+SR}!ddr2\+\_\+data\+\_\+check\+::arch@{ddr2\+\_\+data\+\_\+check\+::arch}}
\paragraph[{L\+F\+SR}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+F\+SR} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classddr2__data__check_1_1arch_aaa6556def760906cacfdf86f3c338b87}


Definition at line {\bf 39} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.

\index{ddr2\+\_\+data\+\_\+check\+::arch@{ddr2\+\_\+data\+\_\+check\+::arch}!lfsr\+\_\+data@{lfsr\+\_\+data}}
\index{lfsr\+\_\+data@{lfsr\+\_\+data}!ddr2\+\_\+data\+\_\+check\+::arch@{ddr2\+\_\+data\+\_\+check\+::arch}}
\paragraph[{lfsr\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lfsr\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__data__check_1_1arch_afc886c1c61b99495c6a9fe7c3cf48959}


Definition at line {\bf 35} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.

\index{ddr2\+\_\+data\+\_\+check\+::arch@{ddr2\+\_\+data\+\_\+check\+::arch}!lfsr\+\_\+inst@{lfsr\+\_\+inst}}
\index{lfsr\+\_\+inst@{lfsr\+\_\+inst}!ddr2\+\_\+data\+\_\+check\+::arch@{ddr2\+\_\+data\+\_\+check\+::arch}}
\paragraph[{lfsr\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lfsr\+\_\+inst} {\bfseries \textcolor{vhdlchar}{L\+F\+SR}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__data__check_1_1arch_addb1e66c9a2705b1827e0922e80ffea7}


Definition at line {\bf 69} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/wfm\+\_\+ram\+\_\+buffer/{\bf ddr2\+\_\+data\+\_\+check.\+vhd}\end{DoxyCompactItemize}
