<stg><name>sobel_sw_new</name>


<trans_list>

<trans id="267" from="1" to="2">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="2" to="3">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="3" to="4">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="4" to="5">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="5" to="6">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="6" to="7">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="7" to="8">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="8" to="9">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="9" to="12">
<condition id="170">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="9" to="10">
<condition id="173">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="10" to="11">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="11" to="9">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="12" to="13">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="13" to="27">
<condition id="109">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="13" to="14">
<condition id="111">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="14" to="16">
<condition id="174">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="14" to="15">
<condition id="176">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="15" to="14">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="16" to="17">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="17" to="18">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="18" to="19">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="19" to="20">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="20" to="21">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="21" to="22">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="22" to="23">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="23" to="24">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="24" to="27">
<condition id="177">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="24" to="25">
<condition id="180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="25" to="26">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="26" to="24">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="27" to="28">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="28" to="42">
<condition id="181">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="28" to="29">
<condition id="195">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="29" to="30">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="30" to="31">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="31" to="32">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="32" to="33">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="33" to="34">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="34" to="35">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="35" to="36">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="36" to="37">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="37" to="38">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="38" to="39">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="39" to="40">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="40" to="41">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="41" to="28">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="42" to="13">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)

]]></Node>
<StgValue><ssdm name="output_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_r)

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
:9  %small_input = alloca [3072 x i8], align 16

]]></Node>
<StgValue><ssdm name="small_input"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_2 = sext i32 %input_read to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:5  %INPUT_addr = getelementptr i8* %INPUT_r, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="INPUT_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 3072)

]]></Node>
<StgValue><ssdm name="INPUT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 3072)

]]></Node>
<StgValue><ssdm name="INPUT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 3072)

]]></Node>
<StgValue><ssdm name="INPUT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 3072)

]]></Node>
<StgValue><ssdm name="INPUT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 3072)

]]></Node>
<StgValue><ssdm name="INPUT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 3072)

]]></Node>
<StgValue><ssdm name="INPUT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_20_cast = sext i32 %output_read to i33

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="33" op_0_bw="32">
<![CDATA[
:4  %tmp_21_cast = sext i32 %input_read to i33

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_r), !map !15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_r), !map !21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_sw_new_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 133120, [6 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i32 %input_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 133120, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 133120, [7 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 133120, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 3072)

]]></Node>
<StgValue><ssdm name="INPUT_addr_rd_req"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i12 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.header:1  %exitcond6 = icmp eq i12 %indvar, -1024

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.header:2  %indvar_next = add i12 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:3  br i1 %exitcond6, label %burst.rd.end.preheader, label %burst.rd.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="70" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body:5  %INPUT_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_addr)

]]></Node>
<StgValue><ssdm name="INPUT_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body:3  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memcpy_OC_OC_input_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="12">
<![CDATA[
burst.rd.body:4  %tmp = zext i12 %indvar to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:6  %small_input_addr = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="small_input_addr"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
burst.rd.body:7  store i8 %INPUT_addr_read, i8* %small_input_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:9  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end.preheader:0  %position = alloca i32

]]></Node>
<StgValue><ssdm name="position"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end.preheader:1  store i32 3, i32* %position

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end.preheader:2  br label %burst.rd.end

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
burst.rd.end:0  %i = phi i9 [ %i_1, %9 ], [ 1, %burst.rd.end.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end:1  %exitcond2 = icmp eq i9 %i, -255

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end:2  br i1 %exitcond2, label %10, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1 = icmp eq i9 %i, 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_1, label %._crit_edge, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="93" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader:0  %k = phi i12 [ %k_1, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i12 %k, -2048

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:2  %k_1 = add i12 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond1, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp_4 = add i12 %k, 1024

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_5 = zext i12 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %small_input_addr_1 = getelementptr inbounds [3072 x i8]* %small_input, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="small_input_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="12">
<![CDATA[
:7  %small_input_load = load i8* %small_input_addr_1, align 1

]]></Node>
<StgValue><ssdm name="small_input_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="12">
<![CDATA[
:7  %small_input_load = load i8* %small_input_addr_1, align 1

]]></Node>
<StgValue><ssdm name="small_input_load"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="12">
<![CDATA[
:8  %tmp_6 = zext i12 %k to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %small_input_addr_2 = getelementptr inbounds [3072 x i8]* %small_input, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="small_input_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
:10  store i8 %small_input_load, i8* %small_input_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:11  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str8, i32 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
:0  %position_load_1 = load i32* %position

]]></Node>
<StgValue><ssdm name="position_load_1"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3 = shl i32 %position_load_1, 10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_3_cast = sext i32 %tmp_3 to i33

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %input2_sum5 = add i33 %tmp_21_cast, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="input2_sum5"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="33">
<![CDATA[
:4  %input2_sum5_cast = sext i33 %input2_sum5 to i64

]]></Node>
<StgValue><ssdm name="input2_sum5_cast"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:5  %INPUT_addr_1 = getelementptr i8* %INPUT_r, i64 %input2_sum5_cast

]]></Node>
<StgValue><ssdm name="INPUT_addr_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="117" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:6  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 1024)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="118" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:6  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 1024)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="119" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:6  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 1024)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="120" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:6  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 1024)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="121" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:6  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 1024)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="122" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:6  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 1024)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="123" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:6  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 1024)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_rd_req"/></StgValue>
</operation>

<operation id="124" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %burst.rd.header12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="125" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
burst.rd.header12:0  %indvar1 = phi i11 [ 0, %3 ], [ %indvar_next1, %burst.rd.body13 ]

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="126" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.header12:1  %exitcond3 = icmp eq i11 %indvar1, -1024

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="127" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.header12:2  %indvar_next1 = add i11 %indvar1, 1

]]></Node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="128" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header12:3  br i1 %exitcond3, label %burst.rd.end11, label %burst.rd.body13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
burst.rd.body13:5  %tmp_9 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 true, i11 %indvar1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="130" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body13:4  %INPUT_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_addr_1)

]]></Node>
<StgValue><ssdm name="INPUT_addr_1_read"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="131" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body13:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="132" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body13:1  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="133" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body13:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body13:3  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memcpy_OC_OC_input_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="12">
<![CDATA[
burst.rd.body13:6  %tmp_7 = zext i12 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="136" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body13:7  %small_input_addr_3 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="small_input_addr_3"/></StgValue>
</operation>

<operation id="137" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
burst.rd.body13:8  store i8 %INPUT_addr_1_read, i8* %small_input_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body13:9  %burstread_rend25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend25"/></StgValue>
</operation>

<operation id="139" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body13:10  br label %burst.rd.header12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="140" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end11:0  %position_load = load i32* %position

]]></Node>
<StgValue><ssdm name="position_load"/></StgValue>
</operation>

<operation id="141" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end11:1  %position_1 = add nsw i32 %position_load, 1

]]></Node>
<StgValue><ssdm name="position_1"/></StgValue>
</operation>

<operation id="142" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end11:2  store i32 %position_1, i32* %position

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end11:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="145" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %posx_assign = phi i10 [ 1, %._crit_edge ], [ %j, %8 ]

]]></Node>
<StgValue><ssdm name="posx_assign"/></StgValue>
</operation>

<operation id="146" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond = icmp eq i10 %posx_assign, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="147" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond, label %9, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="10">
<![CDATA[
:0  %posx_assign_cast8 = zext i10 %posx_assign to i12

]]></Node>
<StgValue><ssdm name="posx_assign_cast8"/></StgValue>
</operation>

<operation id="149" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %j = add i10 1, %posx_assign

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="150" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_i = zext i10 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="151" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %small_input_addr_4 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="small_input_addr_4"/></StgValue>
</operation>

<operation id="152" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="12">
<![CDATA[
:9  %small_input_load_1 = load i8* %small_input_addr_4, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_1"/></StgValue>
</operation>

<operation id="153" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:17  %tmp_38_i = add i12 -2047, %posx_assign_cast8

]]></Node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="154" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="12">
<![CDATA[
:18  %tmp_39_i = zext i12 %tmp_38_i to i64

]]></Node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="155" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %small_input_addr_6 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_39_i

]]></Node>
<StgValue><ssdm name="small_input_addr_6"/></StgValue>
</operation>

<operation id="156" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="12">
<![CDATA[
:20  %small_input_load_3 = load i8* %small_input_addr_6, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="157" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="10">
<![CDATA[
:1  %posx_assign_cast = zext i10 %posx_assign to i11

]]></Node>
<StgValue><ssdm name="posx_assign_cast"/></StgValue>
</operation>

<operation id="158" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="12">
<![CDATA[
:9  %small_input_load_1 = load i8* %small_input_addr_4, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_1"/></StgValue>
</operation>

<operation id="159" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:11  %tmp_34_i = add i11 -1023, %posx_assign_cast

]]></Node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="160" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="11">
<![CDATA[
:12  %tmp_35_i = zext i11 %tmp_34_i to i64

]]></Node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="161" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %small_input_addr_5 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="small_input_addr_5"/></StgValue>
</operation>

<operation id="162" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="12">
<![CDATA[
:14  %small_input_load_2 = load i8* %small_input_addr_5, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_2"/></StgValue>
</operation>

<operation id="163" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="12">
<![CDATA[
:20  %small_input_load_3 = load i8* %small_input_addr_6, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_3"/></StgValue>
</operation>

<operation id="164" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:23  %tmp_41_i = add i10 -1, %posx_assign

]]></Node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="165" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="10">
<![CDATA[
:24  %tmp_42_i = zext i10 %tmp_41_i to i64

]]></Node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="166" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %small_input_addr_7 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_42_i

]]></Node>
<StgValue><ssdm name="small_input_addr_7"/></StgValue>
</operation>

<operation id="167" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="12">
<![CDATA[
:26  %small_input_load_4 = load i8* %small_input_addr_7, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="168" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="8">
<![CDATA[
:10  %res_cast = zext i8 %small_input_load_1 to i9

]]></Node>
<StgValue><ssdm name="res_cast"/></StgValue>
</operation>

<operation id="169" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="12">
<![CDATA[
:14  %small_input_load_2 = load i8* %small_input_addr_5, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_2"/></StgValue>
</operation>

<operation id="170" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:15  %tmp_37_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %small_input_load_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_37_i"/></StgValue>
</operation>

<operation id="171" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="9">
<![CDATA[
:16  %tmp_37_i_cast = zext i9 %tmp_37_i to i10

]]></Node>
<StgValue><ssdm name="tmp_37_i_cast"/></StgValue>
</operation>

<operation id="172" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="8">
<![CDATA[
:21  %tmp_40_i_cast6 = zext i8 %small_input_load_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_40_i_cast6"/></StgValue>
</operation>

<operation id="173" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="12">
<![CDATA[
:26  %small_input_load_4 = load i8* %small_input_addr_7, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_4"/></StgValue>
</operation>

<operation id="174" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="8">
<![CDATA[
:27  %res_2_cast5 = zext i8 %small_input_load_4 to i9

]]></Node>
<StgValue><ssdm name="res_2_cast5"/></StgValue>
</operation>

<operation id="175" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="8">
<![CDATA[
:28  %res_2_cast = zext i8 %small_input_load_4 to i11

]]></Node>
<StgValue><ssdm name="res_2_cast"/></StgValue>
</operation>

<operation id="176" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:29  %tmp_44_i = add i11 1023, %posx_assign_cast

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="177" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="11">
<![CDATA[
:30  %tmp_45_i = zext i11 %tmp_44_i to i64

]]></Node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="178" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %small_input_addr_8 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_45_i

]]></Node>
<StgValue><ssdm name="small_input_addr_8"/></StgValue>
</operation>

<operation id="179" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="12">
<![CDATA[
:32  %small_input_load_5 = load i8* %small_input_addr_8, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_5"/></StgValue>
</operation>

<operation id="180" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:35  %tmp_48_i = add i12 2047, %posx_assign_cast8

]]></Node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>

<operation id="181" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="12">
<![CDATA[
:36  %tmp_49_i = zext i12 %tmp_48_i to i64

]]></Node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="182" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %small_input_addr_9 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_49_i

]]></Node>
<StgValue><ssdm name="small_input_addr_9"/></StgValue>
</operation>

<operation id="183" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="12">
<![CDATA[
:38  %small_input_load_6 = load i8* %small_input_addr_9, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_6"/></StgValue>
</operation>

<operation id="184" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:40  %tmp1 = add i9 %res_cast, %tmp_40_i_cast6

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="185" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="9">
<![CDATA[
:41  %tmp1_cast = zext i9 %tmp1 to i10

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="186" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:42  %res_7_i = add i10 %tmp1_cast, %tmp_37_i_cast

]]></Node>
<StgValue><ssdm name="res_7_i"/></StgValue>
</operation>

<operation id="187" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="10">
<![CDATA[
:43  %res_7_i_cast = zext i10 %res_7_i to i11

]]></Node>
<StgValue><ssdm name="res_7_i_cast"/></StgValue>
</operation>

<operation id="188" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:44  %res_8_i = sub i11 %res_7_i_cast, %res_2_cast

]]></Node>
<StgValue><ssdm name="res_8_i"/></StgValue>
</operation>

<operation id="189" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:62  %tmp2 = add i9 %res_2_cast5, %res_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="190" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="12">
<![CDATA[
:32  %small_input_load_5 = load i8* %small_input_addr_8, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_5"/></StgValue>
</operation>

<operation id="191" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:33  %tmp_47_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %small_input_load_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_47_i"/></StgValue>
</operation>

<operation id="192" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="9">
<![CDATA[
:34  %tmp_47_i_cast = zext i9 %tmp_47_i to i11

]]></Node>
<StgValue><ssdm name="tmp_47_i_cast"/></StgValue>
</operation>

<operation id="193" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="12">
<![CDATA[
:38  %small_input_load_6 = load i8* %small_input_addr_9, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_6"/></StgValue>
</operation>

<operation id="194" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="8">
<![CDATA[
:39  %tmp_50_i_cast = zext i8 %small_input_load_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_50_i_cast"/></StgValue>
</operation>

<operation id="195" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:45  %res_9_i = sub i11 %res_8_i, %tmp_47_i_cast

]]></Node>
<StgValue><ssdm name="res_9_i"/></StgValue>
</operation>

<operation id="196" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:46  %res = sub i11 %res_9_i, %tmp_50_i_cast

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="197" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="10">
<![CDATA[
:51  %tmp_18_i = zext i10 %posx_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="198" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %small_input_addr_10 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_18_i

]]></Node>
<StgValue><ssdm name="small_input_addr_10"/></StgValue>
</operation>

<operation id="199" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="12">
<![CDATA[
:53  %small_input_load_7 = load i8* %small_input_addr_10, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_7"/></StgValue>
</operation>

<operation id="200" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
:56  %tmp_27_i = call i12 @_ssdm_op_BitConcatenate.i12.i2.i10(i2 -2, i10 %posx_assign)

]]></Node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="201" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="12">
<![CDATA[
:57  %tmp_28_i = zext i12 %tmp_27_i to i64

]]></Node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="202" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %small_input_addr_11 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_28_i

]]></Node>
<StgValue><ssdm name="small_input_addr_11"/></StgValue>
</operation>

<operation id="203" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="12">
<![CDATA[
:59  %small_input_load_8 = load i8* %small_input_addr_11, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_8"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="204" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="12">
<![CDATA[
:53  %small_input_load_7 = load i8* %small_input_addr_10, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_7"/></StgValue>
</operation>

<operation id="205" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:54  %tmp_20_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %small_input_load_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="206" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="9">
<![CDATA[
:55  %tmp_20_i_cast = zext i9 %tmp_20_i to i10

]]></Node>
<StgValue><ssdm name="tmp_20_i_cast"/></StgValue>
</operation>

<operation id="207" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="12">
<![CDATA[
:59  %small_input_load_8 = load i8* %small_input_addr_11, align 1

]]></Node>
<StgValue><ssdm name="small_input_load_8"/></StgValue>
</operation>

<operation id="208" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="9">
<![CDATA[
:63  %tmp2_cast = zext i9 %tmp2 to i10

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="209" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:64  %res_2_i = add i10 %tmp2_cast, %tmp_20_i_cast

]]></Node>
<StgValue><ssdm name="res_2_i"/></StgValue>
</operation>

<operation id="210" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="10">
<![CDATA[
:65  %res_2_i_cast = zext i10 %res_2_i to i11

]]></Node>
<StgValue><ssdm name="res_2_i_cast"/></StgValue>
</operation>

<operation id="211" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:66  %res_3_i = sub i11 %res_2_i_cast, %tmp_50_i_cast

]]></Node>
<StgValue><ssdm name="res_3_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="212" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="8">
<![CDATA[
:22  %tmp_40_i_cast = zext i8 %small_input_load_3 to i11

]]></Node>
<StgValue><ssdm name="tmp_40_i_cast"/></StgValue>
</operation>

<operation id="213" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:47  %neg = sub i11 0, %res

]]></Node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="214" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:48  %abscond = icmp sgt i11 %res, 0

]]></Node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="215" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:49  %abs = select i1 %abscond, i11 %res, i11 %neg

]]></Node>
<StgValue><ssdm name="abs"/></StgValue>
</operation>

<operation id="216" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:60  %tmp_30_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %small_input_load_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="217" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="9">
<![CDATA[
:61  %tmp_30_i_cast = zext i9 %tmp_30_i to i11

]]></Node>
<StgValue><ssdm name="tmp_30_i_cast"/></StgValue>
</operation>

<operation id="218" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:67  %res_4_i = sub i11 %res_3_i, %tmp_30_i_cast

]]></Node>
<StgValue><ssdm name="res_4_i"/></StgValue>
</operation>

<operation id="219" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:68  %res_1 = sub i11 %res_4_i, %tmp_40_i_cast

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>

<operation id="220" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:69  %neg3 = sub i11 0, %res_1

]]></Node>
<StgValue><ssdm name="neg3"/></StgValue>
</operation>

<operation id="221" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:70  %abscond4 = icmp sgt i11 %res_1, 0

]]></Node>
<StgValue><ssdm name="abscond4"/></StgValue>
</operation>

<operation id="222" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="11">
<![CDATA[
:73  %tmp_11 = trunc i11 %abs to i8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="223" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="11">
<![CDATA[
:50  %abs_cast4 = sext i11 %abs to i12

]]></Node>
<StgValue><ssdm name="abs_cast4"/></StgValue>
</operation>

<operation id="224" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:71  %abs5 = select i1 %abscond4, i11 %res_1, i11 %neg3

]]></Node>
<StgValue><ssdm name="abs5"/></StgValue>
</operation>

<operation id="225" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="11">
<![CDATA[
:72  %abs5_cast3 = sext i11 %abs5 to i12

]]></Node>
<StgValue><ssdm name="abs5_cast3"/></StgValue>
</operation>

<operation id="226" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="11">
<![CDATA[
:74  %tmp_12 = trunc i11 %abs5 to i8

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="227" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:75  %p = add i12 %abs_cast4, %abs5_cast3

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="228" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:76  %tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="229" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:77  %icmp = icmp eq i4 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="230" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:78  br i1 %icmp, label %7, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
:0  %tmp_13 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %i, i10 %posx_assign)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="232" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="33" op_0_bw="19">
<![CDATA[
:1  %tmp_14_cast = zext i19 %tmp_13 to i33

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="233" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %output4_sum7 = add i33 %tmp_14_cast, %tmp_20_cast

]]></Node>
<StgValue><ssdm name="output4_sum7"/></StgValue>
</operation>

<operation id="234" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="33">
<![CDATA[
:3  %output4_sum7_cast = sext i33 %output4_sum7 to i64

]]></Node>
<StgValue><ssdm name="output4_sum7_cast"/></StgValue>
</operation>

<operation id="235" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:4  %OUTPUT_addr = getelementptr i8* %OUTPUT_r, i64 %output4_sum7_cast

]]></Node>
<StgValue><ssdm name="OUTPUT_addr"/></StgValue>
</operation>

<operation id="236" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_15 = add i8 %tmp_12, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="237" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
:1  %tmp_16 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %i, i10 %posx_assign)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="238" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="33" op_0_bw="19">
<![CDATA[
:2  %tmp_17_cast = zext i19 %tmp_16 to i33

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="239" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %output4_sum = add i33 %tmp_17_cast, %tmp_20_cast

]]></Node>
<StgValue><ssdm name="output4_sum"/></StgValue>
</operation>

<operation id="240" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="33">
<![CDATA[
:4  %output4_sum_cast = sext i33 %output4_sum to i64

]]></Node>
<StgValue><ssdm name="output4_sum_cast"/></StgValue>
</operation>

<operation id="241" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:5  %OUTPUT_addr_1 = getelementptr i8* %OUTPUT_r, i64 %output4_sum_cast

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="242" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:5  %OUTPUT_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_req"/></StgValue>
</operation>

<operation id="243" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:6  %OUTPUT_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_1_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="244" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_addr, i8 -1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_addr_1, i8 %tmp_15, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="246" st_id="37" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUTPUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_resp"/></StgValue>
</operation>

<operation id="247" st_id="37" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:8  %OUTPUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="248" st_id="38" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUTPUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_resp"/></StgValue>
</operation>

<operation id="249" st_id="38" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:8  %OUTPUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="250" st_id="39" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUTPUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_resp"/></StgValue>
</operation>

<operation id="251" st_id="39" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:8  %OUTPUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="252" st_id="40" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUTPUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_resp"/></StgValue>
</operation>

<operation id="253" st_id="40" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:8  %OUTPUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="254" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1022, i64 1022, i64 1022) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="255" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="257" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="41" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUTPUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_resp"/></StgValue>
</operation>

<operation id="259" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="41" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:8  %OUTPUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_1_resp"/></StgValue>
</operation>

<operation id="261" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str9, i32 %tmp_10) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="263" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="264" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str7, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="265" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %i_1 = add i9 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="266" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %burst.rd.end

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
