Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 14 19:41:16 2025
| Host         : C26-5CG2151GFM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab1_control_sets_placed.rpt
| Design       : lab1
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              77 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |           13 |
| Yes          | No                    | No                     |              20 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                  Enable Signal                 |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
| ~video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                |                                                             |                1 |              1 |         1.00 |
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                | video_inst/dvid_inst/shift_red[9]_i_1_n_0                   |                4 |              6 |         1.50 |
|  clk_IBUF                                              | trigger_time[9]_i_1_n_0                        |                                                             |                4 |             10 |         2.50 |
|  clk_IBUF                                              | trigger_volt[9]_i_1_n_0                        |                                                             |                4 |             10 |         2.50 |
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 | video_inst/vga_inst/row_counter/w_processQ0    | video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0       |                4 |             10 |         2.50 |
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 | video_inst/vga_inst/column_counter/w_processQ0 | video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0 |                4 |             10 |         2.50 |
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                | video_inst/vga_inst/column_counter/SR[0]                    |                9 |             12 |         1.33 |
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                |                                                             |                5 |             34 |         6.80 |
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                |                                                             |               13 |             42 |         3.23 |
+--------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+


