
---------- Begin Simulation Statistics ----------
final_tick                               3960722332530                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176500                       # Simulator instruction rate (inst/s)
host_mem_usage                              134386864                       # Number of bytes of host memory used
host_op_rate                                   205211                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 72272.44                       # Real time elapsed on the host
host_tick_rate                               41420124                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 12756070340                       # Number of instructions simulated
sim_ops                                   14831118346                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.993534                       # Number of seconds simulated
sim_ticks                                2993533574196                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   201                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1026                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     44.111795                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       896549298                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups   2032447985                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1659758                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted   1843234699                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     54108665                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     54111187                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         2522                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      2310813888                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS       172623590                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        4132227528                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       3857225214                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1659360                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         2292434483                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     755610063                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls    118913670                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     45469717                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts  10756070339                       # Number of instructions committed
system.switch_cpus.commit.committedOps    12513821322                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   7172188815                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.744770                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.653830                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3920096657     54.66%     54.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    862487522     12.03%     66.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    693251766      9.67%     76.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    177974604      2.48%     78.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    441164401      6.15%     84.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5    110383241      1.54%     86.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6    109091784      1.52%     88.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7    102128777      1.42%     89.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    755610063     10.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   7172188815                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls    172182077                       # Number of function calls committed.
system.switch_cpus.commit.int_insts       11149597560                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            2431562674                       # Number of loads committed
system.switch_cpus.commit.membars           132125742                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   7752255325     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    488861832      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   2431562674     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1841141491     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total  12513821322                       # Class of committed instruction
system.switch_cpus.commit.refs             4272704165                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         203149029                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts         10756070339                       # Number of Instructions Simulated
system.switch_cpus.committedOps           12513821322                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.667413                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.667413                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    4730616484                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           404                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    894924337                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts    12585185347                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        575546841                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles        1375532820                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1772240                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           574                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     495269126                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          2310813888                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines        1245739942                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            5930227869                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        346168                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts            10840211279                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          275                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3545276                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.321897                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles   1246736683                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches   1123281553                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.510044                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   7178737517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.756457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.884026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       4681196054     65.21%     65.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        428633534      5.97%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        189664153      2.64%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        213845372      2.98%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        258585855      3.60%     80.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        139027528      1.94%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        337904442      4.71%     87.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         36303237      0.51%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        893577342     12.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   7178737517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                      71                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2472217                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       2295828793                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.759494                       # Inst execution rate
system.switch_cpus.iew.exec_refs           4373274989                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores         1843561818                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       205368405                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    2440644387                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts    119326975                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        11507                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts   1847687815                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts  12559291048                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    2529713171                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1532172                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts   12630945000                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       10829724                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      42897202                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1772240                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      55442360                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    492272804                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          617                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       143821                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     92900800                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9081711                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      6546324                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       143821                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6768                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2465449                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers       12283176160                       # num instructions consuming a value
system.switch_cpus.iew.wb_count           12535838361                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.573076                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        7039187640                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.746246                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent            12536431308                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads      15446194002                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      8969024061                       # number of integer regfile writes
system.switch_cpus.ipc                       1.498323                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.498323                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    7769358835     61.50%     61.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    488903672      3.87%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   2529778825     20.03%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1844435842     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total    12632477177                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           231586163                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018333                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        11609868      5.01%      5.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       26424892     11.41%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       98163512     42.39%     58.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      95387891     41.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses    12568092239                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  32096877041                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses  12332662708                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes  12401474409                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded        12439964072                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued       12632477177                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded    119326976                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     45469717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        22524                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       413306                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     37419890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   7178737517                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.759707                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.184513                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3150395071     43.89%     43.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1   1204280072     16.78%     60.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    740910941     10.32%     70.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    536313785      7.47%     78.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    490361584      6.83%     85.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    428756080      5.97%     91.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    298437557      4.16%     95.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7    192677626      2.68%     98.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8    136604801      1.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   7178737517                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.759707                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      295971101                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    578423512                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    203175653                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    203429675                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    138087376                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores    105635648                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   2440644387                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1847687815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads     13293432522                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      475653876                       # number of misc regfile writes
system.switch_cpus.numCycles               7178737588                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       533903931                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps   13106716289                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      611477276                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        755955875                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      367602643                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           280                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups   20165271160                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts    12571830951                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands  13166239736                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles        1690003758                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      175891357                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1772240                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1229646132                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         59523430                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups  15396785994                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   2967455575                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts    146166028                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        2609874301                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts    119326980                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    135535762                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          18975867178                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         25125135789                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        135451643                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        67724012                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          201                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     42457103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           13                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     84914206                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             13                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                502                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          422                       # Transaction distribution
system.membus.trans_dist::CleanEvict              102                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           502                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port          763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port          765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port        60288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port        57984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       118272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  118272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               502                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     502    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 502                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2575083                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2292184                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4759592                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3960722332530                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          42456701                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     39755511                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           35                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2702094                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              402                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             402                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            35                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     42456666                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    127371204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             127371309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  10523156096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10523165056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             537                       # Total snoops (count)
system.tol2bus.snoopTraffic                     54016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42457640                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002245                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42457426    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    214      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42457640                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       101720770734                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       88522986780                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             72975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data        28928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             31104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        29184                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          29184                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data          226                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                243                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          228                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               228                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data         9663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                10390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks          9749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total                9749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks          9749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data         9663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total               20139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     1.982263885114                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           24                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           24                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             769871                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               405                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                        243                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       228                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      486                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     456                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0               18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               48                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               48                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               38                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              48                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              46                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              52                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              28                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               23                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3               36                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5               14                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               22                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8               18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               62                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              64                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              48                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              30                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.52                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    11731066                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                   2430000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat               20843566                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24138.00                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42888.00                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                     248                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                    290                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.03                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               63.60                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  486                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 456                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                    236                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    236                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    20                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    20                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    21                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    28                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    28                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    26                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          377                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   155.331565                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   141.671003                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    88.700901                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127           18      4.77%      4.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191          300     79.58%     84.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255            9      2.39%     86.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           26      6.90%     93.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            3      0.80%     94.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447           13      3.45%     97.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            1      0.27%     98.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            3      0.80%     98.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            3      0.80%     99.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831            1      0.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          377                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           24                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     19.583333                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    18.796977                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.594381                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-9              1      4.17%      4.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13            2      8.33%     12.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17            4     16.67%     29.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19            4     16.67%     45.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21            5     20.83%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23            3     12.50%     79.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25            2      8.33%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27            2      8.33%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37            1      4.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           24                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           24                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.875000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.844044                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.075922                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               4     16.67%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              17     70.83%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               2      8.33%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      4.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           24                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                 31104                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  27456                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                  31104                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               29184                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2710119103860                       # Total gap between requests
system.mem_ctrls0.avgGap                 5753968373.38                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data        28928                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks        27456                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 726.900148626002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 9663.496093498617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 9171.769522369264                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data          452                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          456                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1824586                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data     19018980                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 27113437047548                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     53664.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     42077.39                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 59459291770.94                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   57.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy             1456560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy              774180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy            1699320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy           1503360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    236306952960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     43390977540                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1112977000320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1392680364240                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.229579                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 2893089783323                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  99960640000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT    483150873                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             1235220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy              656535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy            1770720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy            736020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    236306952960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     43392854550                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    1112975520000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1392679726005                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.229366                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 2893085722023                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  99960640000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT    487212173                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data        30976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             33152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        24832                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          24832                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data          242                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                259                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          194                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               194                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data        10348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                11075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks          8295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total                8295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks          8295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data        10348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total               19370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples       474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     1.529430391230                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           20                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           20                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             769874                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               339                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                        259                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       194                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      518                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     388                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               44                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               48                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               50                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               24                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              40                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              24                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              64                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              32                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              28                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               18                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5               12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               22                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               68                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              46                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              32                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13              14                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              25                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     26.39                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    11233232                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                   2540000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat               20758232                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22112.66                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40862.66                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                     256                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    243                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.39                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               62.63                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  518                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 388                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                    245                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    245                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    20                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    20                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    20                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    20                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          368                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   150.782609                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   140.842122                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    70.423526                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127           12      3.26%      3.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191          302     82.07%     85.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255            8      2.17%     87.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           25      6.79%     94.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            6      1.63%     95.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447           12      3.26%     99.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            1      0.27%     99.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            1      0.27%     99.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-703            1      0.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          368                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           20                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     24.600000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    23.124414                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.537225                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13            2     10.00%     10.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15            2     10.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19            1      5.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21            2     10.00%     35.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23            3     15.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27            2     10.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29            2     10.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31            1      5.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33            2     10.00%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35            1      5.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39            1      5.00%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43            1      5.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           20                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           20                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.950000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.850216                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.114486                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               5     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              13     65.00%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      5.00%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               1      5.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           20                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                 32512                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    640                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  22976                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                  33152                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               24832                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2710119029217                       # Total gap between requests
system.mem_ctrls1.avgGap                 5982602713.50                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data        30336                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks        22976                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 726.900148626002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 10133.843248491914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 7675.210392845142                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data          484                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          388                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1343030                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data     19415202                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 25346201746105                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39500.88                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40114.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 65325262232.23                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   55.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy             1442280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy              766590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy            1827840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy           1289340                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    236306952960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     43395816270                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1112973026880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1392681122160                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.229832                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 2893079225490                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  99960640000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT    493708706                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             1185240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy              629970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy            1799280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            584640                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    236306952960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     43390914270                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    1112976757440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1392678823800                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.229064                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 2893090012969                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  99960640000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT    482921227                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     42456600                       # number of demand (read+write) hits
system.l2.demand_hits::total                 42456601                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     42456600                       # number of overall hits
system.l2.overall_hits::total                42456601                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          468                       # number of demand (read+write) misses
system.l2.demand_misses::total                    502                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          468                       # number of overall misses
system.l2.overall_misses::total                   502                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3335583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     43050663                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         46386246                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3335583                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     43050663                       # number of overall miss cycles
system.l2.overall_miss_latency::total        46386246                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     42457068                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             42457103                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     42457068                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            42457103                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.000011                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000012                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.000011                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000012                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 98105.382353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91988.596154                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92402.880478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 98105.382353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91988.596154                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92402.880478                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 422                       # number of writebacks
system.l2.writebacks::total                       422                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               502                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              502                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3046197                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     39039824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     42086021                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3046197                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     39039824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     42086021                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000012                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000012                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 89594.029412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83418.427350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83836.695219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 89594.029412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83418.427350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83836.695219                       # average overall mshr miss latency
system.l2.replacements                            537                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     39755089                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         39755089                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     39755089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     39755089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           35                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               35                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           35                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           35                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          402                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   402                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus.data          402                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               402                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3335583                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3335583                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 98105.382353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98105.382353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3046197                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3046197                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 89594.029412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89594.029412                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     42456198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          42456198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     43050663                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     43050663                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     42456666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      42456666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91988.596154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91988.596154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          468                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          468                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     39039824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     39039824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83418.427350                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83418.427350                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    97347189                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8729                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                  11152.158208                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     102.548426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        54.104129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7581.123447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    33.936710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   420.287289                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.925430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.051305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8192                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1358624617                       # Number of tag accesses
system.l2.tags.data_accesses               1358624617                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967188758334                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2993533574196                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1245739890                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3247839539                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099649                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1245739890                       # number of overall hits
system.cpu.icache.overall_hits::total      3247839539                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            881                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.cpu.icache.overall_misses::total           881                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4458147                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4458147                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4458147                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4458147                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1245739940                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3247840420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1245739940                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3247840420                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 89162.940000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5060.325766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 89162.940000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5060.325766                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          381                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    95.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          242                       # number of writebacks
system.cpu.icache.writebacks::total               242                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           35                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3389793                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3389793                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3389793                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3389793                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 96851.228571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96851.228571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 96851.228571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96851.228571                       # average overall mshr miss latency
system.cpu.icache.replacements                    242                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1245739890                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3247839539                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           50                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           881                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4458147                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4458147                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1245739940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3247840420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 89162.940000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5060.325766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3389793                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3389793                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 96851.228571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96851.228571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.944640                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3247840405                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               866                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3750393.077367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   597.539301                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    26.405339                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957595                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.042316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      126665777246                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     126665777246                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    715451839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   3418629385                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       4134081224                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    715451839                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   3418629385                       # number of overall hits
system.cpu.dcache.overall_hits::total      4134081224                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9760831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data    158034361                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      167795192                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9760831                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data    158034361                       # number of overall misses
system.cpu.dcache.overall_misses::total     167795192                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1859805358713                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1859805358713                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1859805358713                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1859805358713                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725212670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   3576663746                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   4301876416                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725212670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   3576663746                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   4301876416                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044185                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013459                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.044185                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039005                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11768.360671                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11083.782178                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11768.360671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11083.782178                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1064                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.955056                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     49121256                       # number of writebacks
system.cpu.dcache.writebacks::total          49121256                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data    115577494                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    115577494                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data    115577494                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    115577494                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     42456867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     42456867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     42456867                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     42456867                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 433465639482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 433465639482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 433465639482                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 433465639482                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011871                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009869                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011871                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009869                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10209.553133                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10209.553133                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10209.553133                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10209.553133                       # average overall mshr miss latency
system.cpu.dcache.replacements               52217717                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    397480100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data   1696402167                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      2093882267                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6220360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data    158033557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     164253917                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1859795973294                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1859795973294                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    403700460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1854435724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   2258136184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.085219                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072739                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 11768.361154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11322.688720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data    115577092                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    115577092                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     42456465                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     42456465                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 433461616266                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 433461616266                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022895                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018802                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10209.555041                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10209.555041                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    317971739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data   1722227218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     2040198957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3540471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          804                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3541275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      9385419                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9385419                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321512210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data   1722228022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   2043740232                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001733                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 11673.406716                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.650294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          402                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          402                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      4023216                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4023216                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        10008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        10008                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839529                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data    118913281                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total    137752810                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           74                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          401                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          475                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      4765476                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4765476                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data    118913682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total    137753285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11883.980050                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10032.581053                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          200                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          200                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          201                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          201                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      2179242                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2179242                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        10842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839603                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data    118913469                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total    137753072                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839603                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data    118913469                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total    137753072                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3960722332530                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999646                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          4461805079                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          52217973                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.445773                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   102.571705                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   153.427941                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.400671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.599328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses      146528466709                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses     146528466709                       # Number of data accesses

---------- End Simulation Statistics   ----------
