/// Auto-generated bit field definitions for CHIPID
/// Device: ATSAMV71N20B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samv71::atsamv71n20b::chipid {

using namespace alloy::hal::bitfields;

// ============================================================================
// CHIPID Bit Field Definitions
// ============================================================================

/// CIDR - Chip ID Register
namespace cidr {
    /// Version of the Device
    /// Position: 0, Width: 5
    using VERSION = BitField<0, 5>;
    constexpr uint32_t VERSION_Pos = 0;
    constexpr uint32_t VERSION_Msk = VERSION::mask;

    /// Embedded Processor
    /// Position: 5, Width: 3
    using EPROC = BitField<5, 3>;
    constexpr uint32_t EPROC_Pos = 5;
    constexpr uint32_t EPROC_Msk = EPROC::mask;
    /// Enumerated values for EPROC
    namespace eproc {
        constexpr uint32_t SAMx7 = 0;
        constexpr uint32_t ARM946ES = 1;
        constexpr uint32_t ARM7TDMI = 2;
        constexpr uint32_t CM3 = 3;
        constexpr uint32_t ARM920T = 4;
        constexpr uint32_t ARM926EJS = 5;
        constexpr uint32_t CA5 = 6;
        constexpr uint32_t CM4 = 7;
    }

    /// Nonvolatile Program Memory Size
    /// Position: 8, Width: 4
    using NVPSIZ = BitField<8, 4>;
    constexpr uint32_t NVPSIZ_Pos = 8;
    constexpr uint32_t NVPSIZ_Msk = NVPSIZ::mask;
    /// Enumerated values for NVPSIZ
    namespace nvpsiz {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t _8K = 1;
        constexpr uint32_t _16K = 2;
        constexpr uint32_t _32K = 3;
        constexpr uint32_t _64K = 5;
        constexpr uint32_t _128K = 7;
        constexpr uint32_t _160K = 8;
        constexpr uint32_t _256K = 9;
        constexpr uint32_t _512K = 10;
        constexpr uint32_t _1024K = 12;
        constexpr uint32_t _2048K = 14;
    }

    /// Second Nonvolatile Program Memory Size
    /// Position: 12, Width: 4
    using NVPSIZ2 = BitField<12, 4>;
    constexpr uint32_t NVPSIZ2_Pos = 12;
    constexpr uint32_t NVPSIZ2_Msk = NVPSIZ2::mask;
    /// Enumerated values for NVPSIZ2
    namespace nvpsiz2 {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t _8K = 1;
        constexpr uint32_t _16K = 2;
        constexpr uint32_t _32K = 3;
        constexpr uint32_t _64K = 5;
        constexpr uint32_t _128K = 7;
        constexpr uint32_t _256K = 9;
        constexpr uint32_t _512K = 10;
        constexpr uint32_t _1024K = 12;
        constexpr uint32_t _2048K = 14;
    }

    /// Internal SRAM Size
    /// Position: 16, Width: 4
    using SRAMSIZ = BitField<16, 4>;
    constexpr uint32_t SRAMSIZ_Pos = 16;
    constexpr uint32_t SRAMSIZ_Msk = SRAMSIZ::mask;
    /// Enumerated values for SRAMSIZ
    namespace sramsiz {
        constexpr uint32_t _48K = 0;
        constexpr uint32_t _192K = 1;
        constexpr uint32_t _384K = 2;
        constexpr uint32_t _6K = 3;
        constexpr uint32_t _24K = 4;
        constexpr uint32_t _4K = 5;
        constexpr uint32_t _80K = 6;
        constexpr uint32_t _160K = 7;
        constexpr uint32_t _8K = 8;
        constexpr uint32_t _16K = 9;
        constexpr uint32_t _32K = 10;
        constexpr uint32_t _64K = 11;
        constexpr uint32_t _128K = 12;
        constexpr uint32_t _256K = 13;
        constexpr uint32_t _96K = 14;
        constexpr uint32_t _512K = 15;
    }

    /// Architecture Identifier
    /// Position: 20, Width: 8
    using ARCH = BitField<20, 8>;
    constexpr uint32_t ARCH_Pos = 20;
    constexpr uint32_t ARCH_Msk = ARCH::mask;
    /// Enumerated values for ARCH
    namespace arch {
        constexpr uint32_t SAME70 = 16;
        constexpr uint32_t SAMS70 = 17;
        constexpr uint32_t SAMV71 = 18;
        constexpr uint32_t SAMV70 = 19;
    }

    /// Nonvolatile Program Memory Type
    /// Position: 28, Width: 3
    using NVPTYP = BitField<28, 3>;
    constexpr uint32_t NVPTYP_Pos = 28;
    constexpr uint32_t NVPTYP_Msk = NVPTYP::mask;
    /// Enumerated values for NVPTYP
    namespace nvptyp {
        constexpr uint32_t ROM = 0;
        constexpr uint32_t ROMLESS = 1;
        constexpr uint32_t FLASH = 2;
        constexpr uint32_t ROM_FLASH = 3;
        constexpr uint32_t SRAM = 4;
    }

    /// Extension Flag
    /// Position: 31, Width: 1
    using EXT = BitField<31, 1>;
    constexpr uint32_t EXT_Pos = 31;
    constexpr uint32_t EXT_Msk = EXT::mask;

}  // namespace cidr

/// EXID - Chip ID Extension Register
namespace exid {
    /// Chip ID Extension
    /// Position: 0, Width: 32
    using EXID = BitField<0, 32>;
    constexpr uint32_t EXID_Pos = 0;
    constexpr uint32_t EXID_Msk = EXID::mask;

}  // namespace exid

}  // namespace alloy::hal::atmel::samv71::atsamv71n20b::chipid
