
KM3000_V1R0_A0.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d62c  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  0800d7d8  0800d7d8  0000e7d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d828  0800d828  0000f3a4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d828  0800d828  0000e828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d830  0800d830  0000f3a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000020  0800d830  0800d830  0000e830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d850  0800d850  0000e850  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003a4  20000000  0800d854  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dd4  200003a4  0800dbf8  0000f3a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001178  0800dbf8  00010178  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f3a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000539a6  00000000  00000000  0000f3d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007d68  00000000  00000000  00062d7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d70  00000000  00000000  0006aae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016c6  00000000  00000000  0006c858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033bff  00000000  00000000  0006df1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d8a0  00000000  00000000  000a1b1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001245bc  00000000  00000000  000cf3bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f3979  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b20  00000000  00000000  001f39bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001fb4dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	200003a4 	.word	0x200003a4
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800d7c0 	.word	0x0800d7c0

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	200003a8 	.word	0x200003a8
 80001e8:	0800d7c0 	.word	0x0800d7c0

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b96a 	b.w	80004d8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	460c      	mov	r4, r1
 8000224:	2b00      	cmp	r3, #0
 8000226:	d14e      	bne.n	80002c6 <__udivmoddi4+0xaa>
 8000228:	4694      	mov	ip, r2
 800022a:	458c      	cmp	ip, r1
 800022c:	4686      	mov	lr, r0
 800022e:	fab2 f282 	clz	r2, r2
 8000232:	d962      	bls.n	80002fa <__udivmoddi4+0xde>
 8000234:	b14a      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000236:	f1c2 0320 	rsb	r3, r2, #32
 800023a:	4091      	lsls	r1, r2
 800023c:	fa20 f303 	lsr.w	r3, r0, r3
 8000240:	fa0c fc02 	lsl.w	ip, ip, r2
 8000244:	4319      	orrs	r1, r3
 8000246:	fa00 fe02 	lsl.w	lr, r0, r2
 800024a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800024e:	fa1f f68c 	uxth.w	r6, ip
 8000252:	fbb1 f4f7 	udiv	r4, r1, r7
 8000256:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025a:	fb07 1114 	mls	r1, r7, r4, r1
 800025e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000262:	fb04 f106 	mul.w	r1, r4, r6
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000272:	f080 8112 	bcs.w	800049a <__udivmoddi4+0x27e>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 810f 	bls.w	800049a <__udivmoddi4+0x27e>
 800027c:	3c02      	subs	r4, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a59      	subs	r1, r3, r1
 8000282:	fa1f f38e 	uxth.w	r3, lr
 8000286:	fbb1 f0f7 	udiv	r0, r1, r7
 800028a:	fb07 1110 	mls	r1, r7, r0, r1
 800028e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000292:	fb00 f606 	mul.w	r6, r0, r6
 8000296:	429e      	cmp	r6, r3
 8000298:	d90a      	bls.n	80002b0 <__udivmoddi4+0x94>
 800029a:	eb1c 0303 	adds.w	r3, ip, r3
 800029e:	f100 31ff 	add.w	r1, r0, #4294967295
 80002a2:	f080 80fc 	bcs.w	800049e <__udivmoddi4+0x282>
 80002a6:	429e      	cmp	r6, r3
 80002a8:	f240 80f9 	bls.w	800049e <__udivmoddi4+0x282>
 80002ac:	4463      	add	r3, ip
 80002ae:	3802      	subs	r0, #2
 80002b0:	1b9b      	subs	r3, r3, r6
 80002b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa6>
 80002ba:	40d3      	lsrs	r3, r2
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xba>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb4>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x150>
 80002de:	42a3      	cmp	r3, r4
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xcc>
 80002e2:	4290      	cmp	r0, r2
 80002e4:	f0c0 80f0 	bcc.w	80004c8 <__udivmoddi4+0x2ac>
 80002e8:	1a86      	subs	r6, r0, r2
 80002ea:	eb64 0303 	sbc.w	r3, r4, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	2d00      	cmp	r5, #0
 80002f2:	d0e6      	beq.n	80002c2 <__udivmoddi4+0xa6>
 80002f4:	e9c5 6300 	strd	r6, r3, [r5]
 80002f8:	e7e3      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x204>
 8000300:	eba1 040c 	sub.w	r4, r1, ip
 8000304:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000308:	fa1f f78c 	uxth.w	r7, ip
 800030c:	2101      	movs	r1, #1
 800030e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000312:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000316:	fb08 4416 	mls	r4, r8, r6, r4
 800031a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800031e:	fb07 f006 	mul.w	r0, r7, r6
 8000322:	4298      	cmp	r0, r3
 8000324:	d908      	bls.n	8000338 <__udivmoddi4+0x11c>
 8000326:	eb1c 0303 	adds.w	r3, ip, r3
 800032a:	f106 34ff 	add.w	r4, r6, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x11a>
 8000330:	4298      	cmp	r0, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 8000336:	4626      	mov	r6, r4
 8000338:	1a1c      	subs	r4, r3, r0
 800033a:	fa1f f38e 	uxth.w	r3, lr
 800033e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000342:	fb08 4410 	mls	r4, r8, r0, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb00 f707 	mul.w	r7, r0, r7
 800034e:	429f      	cmp	r7, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x148>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f100 34ff 	add.w	r4, r0, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x146>
 800035c:	429f      	cmp	r7, r3
 800035e:	f200 80b0 	bhi.w	80004c2 <__udivmoddi4+0x2a6>
 8000362:	4620      	mov	r0, r4
 8000364:	1bdb      	subs	r3, r3, r7
 8000366:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x9c>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa20 fc06 	lsr.w	ip, r0, r6
 800037c:	fa04 f301 	lsl.w	r3, r4, r1
 8000380:	ea43 030c 	orr.w	r3, r3, ip
 8000384:	40f4      	lsrs	r4, r6
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	0c38      	lsrs	r0, r7, #16
 800038c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000390:	fbb4 fef0 	udiv	lr, r4, r0
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	fb00 441e 	mls	r4, r0, lr, r4
 800039c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a0:	fb0e f90c 	mul.w	r9, lr, ip
 80003a4:	45a1      	cmp	r9, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d90a      	bls.n	80003c2 <__udivmoddi4+0x1a6>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003b2:	f080 8084 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80003b6:	45a1      	cmp	r9, r4
 80003b8:	f240 8081 	bls.w	80004be <__udivmoddi4+0x2a2>
 80003bc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c0:	443c      	add	r4, r7
 80003c2:	eba4 0409 	sub.w	r4, r4, r9
 80003c6:	fa1f f983 	uxth.w	r9, r3
 80003ca:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ce:	fb00 4413 	mls	r4, r0, r3, r4
 80003d2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x1d2>
 80003de:	193c      	adds	r4, r7, r4
 80003e0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e4:	d267      	bcs.n	80004b6 <__udivmoddi4+0x29a>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d965      	bls.n	80004b6 <__udivmoddi4+0x29a>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f2:	fba0 9302 	umull	r9, r3, r0, r2
 80003f6:	eba4 040c 	sub.w	r4, r4, ip
 80003fa:	429c      	cmp	r4, r3
 80003fc:	46ce      	mov	lr, r9
 80003fe:	469c      	mov	ip, r3
 8000400:	d351      	bcc.n	80004a6 <__udivmoddi4+0x28a>
 8000402:	d04e      	beq.n	80004a2 <__udivmoddi4+0x286>
 8000404:	b155      	cbz	r5, 800041c <__udivmoddi4+0x200>
 8000406:	ebb8 030e 	subs.w	r3, r8, lr
 800040a:	eb64 040c 	sbc.w	r4, r4, ip
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	40cb      	lsrs	r3, r1
 8000414:	431e      	orrs	r6, r3
 8000416:	40cc      	lsrs	r4, r1
 8000418:	e9c5 6400 	strd	r6, r4, [r5]
 800041c:	2100      	movs	r1, #0
 800041e:	e750      	b.n	80002c2 <__udivmoddi4+0xa6>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f103 	lsr.w	r1, r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa24 f303 	lsr.w	r3, r4, r3
 8000430:	4094      	lsls	r4, r2
 8000432:	430c      	orrs	r4, r1
 8000434:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000438:	fa00 fe02 	lsl.w	lr, r0, r2
 800043c:	fa1f f78c 	uxth.w	r7, ip
 8000440:	fbb3 f0f8 	udiv	r0, r3, r8
 8000444:	fb08 3110 	mls	r1, r8, r0, r3
 8000448:	0c23      	lsrs	r3, r4, #16
 800044a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044e:	fb00 f107 	mul.w	r1, r0, r7
 8000452:	4299      	cmp	r1, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x24c>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 36ff 	add.w	r6, r0, #4294967295
 800045e:	d22c      	bcs.n	80004ba <__udivmoddi4+0x29e>
 8000460:	4299      	cmp	r1, r3
 8000462:	d92a      	bls.n	80004ba <__udivmoddi4+0x29e>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1a5b      	subs	r3, r3, r1
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000470:	fb08 3311 	mls	r3, r8, r1, r3
 8000474:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000478:	fb01 f307 	mul.w	r3, r1, r7
 800047c:	42a3      	cmp	r3, r4
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x276>
 8000480:	eb1c 0404 	adds.w	r4, ip, r4
 8000484:	f101 36ff 	add.w	r6, r1, #4294967295
 8000488:	d213      	bcs.n	80004b2 <__udivmoddi4+0x296>
 800048a:	42a3      	cmp	r3, r4
 800048c:	d911      	bls.n	80004b2 <__udivmoddi4+0x296>
 800048e:	3902      	subs	r1, #2
 8000490:	4464      	add	r4, ip
 8000492:	1ae4      	subs	r4, r4, r3
 8000494:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000498:	e739      	b.n	800030e <__udivmoddi4+0xf2>
 800049a:	4604      	mov	r4, r0
 800049c:	e6f0      	b.n	8000280 <__udivmoddi4+0x64>
 800049e:	4608      	mov	r0, r1
 80004a0:	e706      	b.n	80002b0 <__udivmoddi4+0x94>
 80004a2:	45c8      	cmp	r8, r9
 80004a4:	d2ae      	bcs.n	8000404 <__udivmoddi4+0x1e8>
 80004a6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004aa:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7a8      	b.n	8000404 <__udivmoddi4+0x1e8>
 80004b2:	4631      	mov	r1, r6
 80004b4:	e7ed      	b.n	8000492 <__udivmoddi4+0x276>
 80004b6:	4603      	mov	r3, r0
 80004b8:	e799      	b.n	80003ee <__udivmoddi4+0x1d2>
 80004ba:	4630      	mov	r0, r6
 80004bc:	e7d4      	b.n	8000468 <__udivmoddi4+0x24c>
 80004be:	46d6      	mov	lr, sl
 80004c0:	e77f      	b.n	80003c2 <__udivmoddi4+0x1a6>
 80004c2:	4463      	add	r3, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e74d      	b.n	8000364 <__udivmoddi4+0x148>
 80004c8:	4606      	mov	r6, r0
 80004ca:	4623      	mov	r3, r4
 80004cc:	4608      	mov	r0, r1
 80004ce:	e70f      	b.n	80002f0 <__udivmoddi4+0xd4>
 80004d0:	3e02      	subs	r6, #2
 80004d2:	4463      	add	r3, ip
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x11c>
 80004d6:	bf00      	nop

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <_ZN15displayPhysical6enableEb>:

////////////
// ENABLE //
////////////

void displayPhysical::enable( bool onOff ){
 80004dc:	b480      	push	{r7}
 80004de:	b083      	sub	sp, #12
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
 80004e4:	460b      	mov	r3, r1
 80004e6:	70fb      	strb	r3, [r7, #3]
	if ( !onOff ){					//	Si esta apagado
 80004e8:	78fb      	ldrb	r3, [r7, #3]
 80004ea:	f083 0301 	eor.w	r3, r3, #1
 80004ee:	b2db      	uxtb	r3, r3
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d003      	beq.n	80004fc <_ZN15displayPhysical6enableEb+0x20>
		this->flagEnable	= 0;	//	Deshabilita
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	2200      	movs	r2, #0
 80004f8:	701a      	strb	r2, [r3, #0]
	}
	else{							//	Si esta prendido
		this->flagEnable	= 1;	//	Habilita
	}
}
 80004fa:	e002      	b.n	8000502 <_ZN15displayPhysical6enableEb+0x26>
		this->flagEnable	= 1;	//	Habilita
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	2201      	movs	r2, #1
 8000500:	701a      	strb	r2, [r3, #0]
}
 8000502:	bf00      	nop
 8000504:	370c      	adds	r7, #12
 8000506:	46bd      	mov	sp, r7
 8000508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050c:	4770      	bx	lr

0800050e <_Z12bytestowritett>:
/*****************************************************************************************************************************************/
uint8_t bytes_temp[4];

// function to determine the remaining bytes
uint16_t bytestowrite (uint16_t size, uint16_t offset)
{
 800050e:	b480      	push	{r7}
 8000510:	b083      	sub	sp, #12
 8000512:	af00      	add	r7, sp, #0
 8000514:	4603      	mov	r3, r0
 8000516:	460a      	mov	r2, r1
 8000518:	80fb      	strh	r3, [r7, #6]
 800051a:	4613      	mov	r3, r2
 800051c:	80bb      	strh	r3, [r7, #4]
	if ((size+offset)<PAGE_SIZE) return size;
 800051e:	88fa      	ldrh	r2, [r7, #6]
 8000520:	88bb      	ldrh	r3, [r7, #4]
 8000522:	4413      	add	r3, r2
 8000524:	2b3f      	cmp	r3, #63	@ 0x3f
 8000526:	dc01      	bgt.n	800052c <_Z12bytestowritett+0x1e>
 8000528:	88fb      	ldrh	r3, [r7, #6]
 800052a:	e003      	b.n	8000534 <_Z12bytestowritett+0x26>
	else return PAGE_SIZE-offset;
 800052c:	88bb      	ldrh	r3, [r7, #4]
 800052e:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8000532:	b29b      	uxth	r3, r3
}
 8000534:	4618      	mov	r0, r3
 8000536:	370c      	adds	r7, #12
 8000538:	46bd      	mov	sp, r7
 800053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053e:	4770      	bx	lr

08000540 <_Z11EEPROM_ReadttPht>:
 * @offset is the start byte offset in the page. Range from 0 to PAGE_SIZE-1
 * @data is the pointer to the data to write in bytes
 * @size is the size of the data
 */
void EEPROM_Read (uint16_t page, uint16_t offset, uint8_t *data, uint16_t size)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b08e      	sub	sp, #56	@ 0x38
 8000544:	af04      	add	r7, sp, #16
 8000546:	60ba      	str	r2, [r7, #8]
 8000548:	461a      	mov	r2, r3
 800054a:	4603      	mov	r3, r0
 800054c:	81fb      	strh	r3, [r7, #14]
 800054e:	460b      	mov	r3, r1
 8000550:	81bb      	strh	r3, [r7, #12]
 8000552:	4613      	mov	r3, r2
 8000554:	80fb      	strh	r3, [r7, #6]
	int paddrposition = log(PAGE_SIZE)/log(2);
 8000556:	2306      	movs	r3, #6
 8000558:	61fb      	str	r3, [r7, #28]

	uint16_t startPage = page;
 800055a:	89fb      	ldrh	r3, [r7, #14]
 800055c:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 800055e:	88fa      	ldrh	r2, [r7, #6]
 8000560:	89bb      	ldrh	r3, [r7, #12]
 8000562:	4413      	add	r3, r2
 8000564:	2b00      	cmp	r3, #0
 8000566:	da00      	bge.n	800056a <_Z11EEPROM_ReadttPht+0x2a>
 8000568:	333f      	adds	r3, #63	@ 0x3f
 800056a:	119b      	asrs	r3, r3, #6
 800056c:	b29a      	uxth	r2, r3
 800056e:	89fb      	ldrh	r3, [r7, #14]
 8000570:	4413      	add	r3, r2
 8000572:	837b      	strh	r3, [r7, #26]

	uint16_t numofpages = (endPage-startPage) + 1;
 8000574:	8b7a      	ldrh	r2, [r7, #26]
 8000576:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000578:	1ad3      	subs	r3, r2, r3
 800057a:	b29b      	uxth	r3, r3
 800057c:	3301      	adds	r3, #1
 800057e:	833b      	strh	r3, [r7, #24]
	uint16_t pos=0;
 8000580:	2300      	movs	r3, #0
 8000582:	84bb      	strh	r3, [r7, #36]	@ 0x24

	for (int i=0; i<numofpages; i++)
 8000584:	2300      	movs	r3, #0
 8000586:	623b      	str	r3, [r7, #32]
 8000588:	e031      	b.n	80005ee <_Z11EEPROM_ReadttPht+0xae>
	{
		uint16_t MemAddress = startPage<<paddrposition | offset;
 800058a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800058c:	69fb      	ldr	r3, [r7, #28]
 800058e:	fa02 f303 	lsl.w	r3, r2, r3
 8000592:	b21a      	sxth	r2, r3
 8000594:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000598:	4313      	orrs	r3, r2
 800059a:	b21b      	sxth	r3, r3
 800059c:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesremaining = bytestowrite(size, offset);
 800059e:	89ba      	ldrh	r2, [r7, #12]
 80005a0:	88fb      	ldrh	r3, [r7, #6]
 80005a2:	4611      	mov	r1, r2
 80005a4:	4618      	mov	r0, r3
 80005a6:	f7ff ffb2 	bl	800050e <_Z12bytestowritett>
 80005aa:	4603      	mov	r3, r0
 80005ac:	82bb      	strh	r3, [r7, #20]
		HAL_I2C_Mem_Read(EEPROM_I2C, EEPROM_ADDR, MemAddress, 2, &data[pos], bytesremaining, 1000);
 80005ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80005b0:	68ba      	ldr	r2, [r7, #8]
 80005b2:	4413      	add	r3, r2
 80005b4:	8af9      	ldrh	r1, [r7, #22]
 80005b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80005ba:	9202      	str	r2, [sp, #8]
 80005bc:	8aba      	ldrh	r2, [r7, #20]
 80005be:	9201      	str	r2, [sp, #4]
 80005c0:	9300      	str	r3, [sp, #0]
 80005c2:	2302      	movs	r3, #2
 80005c4:	460a      	mov	r2, r1
 80005c6:	21a0      	movs	r1, #160	@ 0xa0
 80005c8:	480d      	ldr	r0, [pc, #52]	@ (8000600 <_Z11EEPROM_ReadttPht+0xc0>)
 80005ca:	f007 fdc7 	bl	800815c <HAL_I2C_Mem_Read>
		startPage += 1;
 80005ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80005d0:	3301      	adds	r3, #1
 80005d2:	84fb      	strh	r3, [r7, #38]	@ 0x26
		offset=0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	81bb      	strh	r3, [r7, #12]
		size = size-bytesremaining;
 80005d8:	88fa      	ldrh	r2, [r7, #6]
 80005da:	8abb      	ldrh	r3, [r7, #20]
 80005dc:	1ad3      	subs	r3, r2, r3
 80005de:	80fb      	strh	r3, [r7, #6]
		pos += bytesremaining;
 80005e0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80005e2:	8abb      	ldrh	r3, [r7, #20]
 80005e4:	4413      	add	r3, r2
 80005e6:	84bb      	strh	r3, [r7, #36]	@ 0x24
	for (int i=0; i<numofpages; i++)
 80005e8:	6a3b      	ldr	r3, [r7, #32]
 80005ea:	3301      	adds	r3, #1
 80005ec:	623b      	str	r3, [r7, #32]
 80005ee:	8b3b      	ldrh	r3, [r7, #24]
 80005f0:	6a3a      	ldr	r2, [r7, #32]
 80005f2:	429a      	cmp	r2, r3
 80005f4:	dbc9      	blt.n	800058a <_Z11EEPROM_ReadttPht+0x4a>
	}
}
 80005f6:	bf00      	nop
 80005f8:	bf00      	nop
 80005fa:	3728      	adds	r7, #40	@ 0x28
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	200006cc 	.word	0x200006cc

08000604 <_Z3appv>:

/////////
// APP //
/////////

void app(){
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
	appContent();
 8000608:	f000 f804 	bl	8000614 <_Z10appContentv>
	appLora();
 800060c:	f000 fb4c 	bl	8000ca8 <_Z7appLorav>
}
 8000610:	bf00      	nop
 8000612:	bd80      	pop	{r7, pc}

08000614 <_Z10appContentv>:
 * 			- Calcular valores a enviar
 * 			- Agregar comandos a Fifo
 * 			- Esperar relojes de TCP
 */

void appContent(){
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0

	switch ( stateContent ){
 8000618:	4b73      	ldr	r3, [pc, #460]	@ (80007e8 <_Z10appContentv+0x1d4>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b06      	cmp	r3, #6
 800061e:	f200 831f 	bhi.w	8000c60 <_Z10appContentv+0x64c>
 8000622:	a201      	add	r2, pc, #4	@ (adr r2, 8000628 <_Z10appContentv+0x14>)
 8000624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000628:	08000645 	.word	0x08000645
 800062c:	08000661 	.word	0x08000661
 8000630:	080006e5 	.word	0x080006e5
 8000634:	08000831 	.word	0x08000831
 8000638:	08000a39 	.word	0x08000a39
 800063c:	08000bcf 	.word	0x08000bcf
 8000640:	08000c2f 	.word	0x08000c2f
	//////////////////////////
	// S0 - WAIT FOR ENABLE //
	//////////////////////////

	case 0:
		if ( loraDecision.enable() ){	// Si el chip esta habilitado
 8000644:	4869      	ldr	r0, [pc, #420]	@ (80007ec <_Z10appContentv+0x1d8>)
 8000646:	f003 fb3b 	bl	8003cc0 <_ZN12loraDecision6enableEv>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d003      	beq.n	8000658 <_Z10appContentv+0x44>
			stateContent	= 1;		// Pasa a S1
 8000650:	4b65      	ldr	r3, [pc, #404]	@ (80007e8 <_Z10appContentv+0x1d4>)
 8000652:	2201      	movs	r2, #1
 8000654:	701a      	strb	r2, [r3, #0]
		}
		else{							// Si no
			stateContent	= 0;		// Espera en S0
		}
		break;
 8000656:	e307      	b.n	8000c68 <_Z10appContentv+0x654>
			stateContent	= 0;		// Espera en S0
 8000658:	4b63      	ldr	r3, [pc, #396]	@ (80007e8 <_Z10appContentv+0x1d4>)
 800065a:	2200      	movs	r2, #0
 800065c:	701a      	strb	r2, [r3, #0]
		break;
 800065e:	e303      	b.n	8000c68 <_Z10appContentv+0x654>
	////////////////////////
	// S1 - WAIT FOR FLAG //
	////////////////////////

	case 1:
		bussyRN2903	= 0;
 8000660:	4b63      	ldr	r3, [pc, #396]	@ (80007f0 <_Z10appContentv+0x1dc>)
 8000662:	2200      	movs	r2, #0
 8000664:	701a      	strb	r2, [r3, #0]

		if ( !loraDecision.enable() ){			// Si no está habilitado
 8000666:	4861      	ldr	r0, [pc, #388]	@ (80007ec <_Z10appContentv+0x1d8>)
 8000668:	f003 fb2a 	bl	8003cc0 <_ZN12loraDecision6enableEv>
 800066c:	4603      	mov	r3, r0
 800066e:	f083 0301 	eor.w	r3, r3, #1
 8000672:	b2db      	uxtb	r3, r3
 8000674:	2b00      	cmp	r3, #0
 8000676:	d003      	beq.n	8000680 <_Z10appContentv+0x6c>
			stateContent	= 0;				// Vuelve a S0
 8000678:	4b5b      	ldr	r3, [pc, #364]	@ (80007e8 <_Z10appContentv+0x1d4>)
 800067a:	2200      	movs	r2, #0
 800067c:	701a      	strb	r2, [r3, #0]
			stateContent	= 4;				// Pasa a S4
		}
		else{									// Si no pasa nada
			stateContent	= 1;				// Espera en S1
		}
		break;
 800067e:	e2f3      	b.n	8000c68 <_Z10appContentv+0x654>
		else if ( fifoContent.available() ){	// Si hay
 8000680:	485c      	ldr	r0, [pc, #368]	@ (80007f4 <_Z10appContentv+0x1e0>)
 8000682:	f000 fdfb 	bl	800127c <_ZN12fifoCommands9availableEv>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d003      	beq.n	8000694 <_Z10appContentv+0x80>
			stateContent	= 5;				//
 800068c:	4b56      	ldr	r3, [pc, #344]	@ (80007e8 <_Z10appContentv+0x1d4>)
 800068e:	2205      	movs	r2, #5
 8000690:	701a      	strb	r2, [r3, #0]
		break;
 8000692:	e2e9      	b.n	8000c68 <_Z10appContentv+0x654>
		else if ( flagSetData ){				// Si se guardó datos de GPS
 8000694:	4b58      	ldr	r3, [pc, #352]	@ (80007f8 <_Z10appContentv+0x1e4>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d009      	beq.n	80006b0 <_Z10appContentv+0x9c>
			count_1_data++;
 800069c:	4b57      	ldr	r3, [pc, #348]	@ (80007fc <_Z10appContentv+0x1e8>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	3301      	adds	r3, #1
 80006a2:	b2da      	uxtb	r2, r3
 80006a4:	4b55      	ldr	r3, [pc, #340]	@ (80007fc <_Z10appContentv+0x1e8>)
 80006a6:	701a      	strb	r2, [r3, #0]
			stateContent	= 2;				// Pasa a S3
 80006a8:	4b4f      	ldr	r3, [pc, #316]	@ (80007e8 <_Z10appContentv+0x1d4>)
 80006aa:	2202      	movs	r2, #2
 80006ac:	701a      	strb	r2, [r3, #0]
		break;
 80006ae:	e2db      	b.n	8000c68 <_Z10appContentv+0x654>
		else if ( flagGpsSaved ){				// Si pide guardar datos
 80006b0:	4b53      	ldr	r3, [pc, #332]	@ (8000800 <_Z10appContentv+0x1ec>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d009      	beq.n	80006cc <_Z10appContentv+0xb8>
			count_0_gps++;
 80006b8:	4b52      	ldr	r3, [pc, #328]	@ (8000804 <_Z10appContentv+0x1f0>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	3301      	adds	r3, #1
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	4b50      	ldr	r3, [pc, #320]	@ (8000804 <_Z10appContentv+0x1f0>)
 80006c2:	701a      	strb	r2, [r3, #0]
			stateContent	= 3;				// Pasa a S2
 80006c4:	4b48      	ldr	r3, [pc, #288]	@ (80007e8 <_Z10appContentv+0x1d4>)
 80006c6:	2203      	movs	r2, #3
 80006c8:	701a      	strb	r2, [r3, #0]
		break;
 80006ca:	e2cd      	b.n	8000c68 <_Z10appContentv+0x654>
		else if ( flagSetSys ){					// Si se guardan datos de sistema
 80006cc:	4b4e      	ldr	r3, [pc, #312]	@ (8000808 <_Z10appContentv+0x1f4>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d003      	beq.n	80006dc <_Z10appContentv+0xc8>
			stateContent	= 4;				// Pasa a S4
 80006d4:	4b44      	ldr	r3, [pc, #272]	@ (80007e8 <_Z10appContentv+0x1d4>)
 80006d6:	2204      	movs	r2, #4
 80006d8:	701a      	strb	r2, [r3, #0]
		break;
 80006da:	e2c5      	b.n	8000c68 <_Z10appContentv+0x654>
			stateContent	= 1;				// Espera en S1
 80006dc:	4b42      	ldr	r3, [pc, #264]	@ (80007e8 <_Z10appContentv+0x1d4>)
 80006de:	2201      	movs	r2, #1
 80006e0:	701a      	strb	r2, [r3, #0]
		break;
 80006e2:	e2c1      	b.n	8000c68 <_Z10appContentv+0x654>
	////////////////////////////
	// S2 - SAVE SENSORS DATA //
	////////////////////////////

	case 2:
		flagSetData	= 0;					// Reinicia indicador de enviar datos
 80006e4:	4b44      	ldr	r3, [pc, #272]	@ (80007f8 <_Z10appContentv+0x1e4>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]

		tempApp		= tempApp/10;			// Reduce resolucion de temperatura
 80006ea:	4b48      	ldr	r3, [pc, #288]	@ (800080c <_Z10appContentv+0x1f8>)
 80006ec:	881b      	ldrh	r3, [r3, #0]
 80006ee:	4a48      	ldr	r2, [pc, #288]	@ (8000810 <_Z10appContentv+0x1fc>)
 80006f0:	fba2 2303 	umull	r2, r3, r2, r3
 80006f4:	08db      	lsrs	r3, r3, #3
 80006f6:	b29a      	uxth	r2, r3
 80006f8:	4b44      	ldr	r3, [pc, #272]	@ (800080c <_Z10appContentv+0x1f8>)
 80006fa:	801a      	strh	r2, [r3, #0]
		humApp		= humApp/10;			// Reduce resolucion de humedad
 80006fc:	4b45      	ldr	r3, [pc, #276]	@ (8000814 <_Z10appContentv+0x200>)
 80006fe:	881b      	ldrh	r3, [r3, #0]
 8000700:	4a43      	ldr	r2, [pc, #268]	@ (8000810 <_Z10appContentv+0x1fc>)
 8000702:	fba2 2303 	umull	r2, r3, r2, r3
 8000706:	08db      	lsrs	r3, r3, #3
 8000708:	b29a      	uxth	r2, r3
 800070a:	4b42      	ldr	r3, [pc, #264]	@ (8000814 <_Z10appContentv+0x200>)
 800070c:	801a      	strh	r2, [r3, #0]

		content[0]	= '1';					// Indica que los datos van sobre puerto 1
 800070e:	4b42      	ldr	r3, [pc, #264]	@ (8000818 <_Z10appContentv+0x204>)
 8000710:	2231      	movs	r2, #49	@ 0x31
 8000712:	701a      	strb	r2, [r3, #0]

		a1_HCL	= alphaA/16;
 8000714:	4b41      	ldr	r3, [pc, #260]	@ (800081c <_Z10appContentv+0x208>)
 8000716:	881b      	ldrh	r3, [r3, #0]
 8000718:	091b      	lsrs	r3, r3, #4
 800071a:	b29b      	uxth	r3, r3
 800071c:	b2da      	uxtb	r2, r3
 800071e:	4b40      	ldr	r3, [pc, #256]	@ (8000820 <_Z10appContentv+0x20c>)
 8000720:	701a      	strb	r2, [r3, #0]
		b1_HCL	= alphaB/16;
 8000722:	4b40      	ldr	r3, [pc, #256]	@ (8000824 <_Z10appContentv+0x210>)
 8000724:	881b      	ldrh	r3, [r3, #0]
 8000726:	091b      	lsrs	r3, r3, #4
 8000728:	b29b      	uxth	r3, r3
 800072a:	b2da      	uxtb	r2, r3
 800072c:	4b3e      	ldr	r3, [pc, #248]	@ (8000828 <_Z10appContentv+0x214>)
 800072e:	701a      	strb	r2, [r3, #0]

		content[1]	= uint2hex_A(b1_HCL);	// Guarda primeros 4 bits de B1 HCL
 8000730:	4b3d      	ldr	r3, [pc, #244]	@ (8000828 <_Z10appContentv+0x214>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	4618      	mov	r0, r3
 8000736:	f000 fcab 	bl	8001090 <_Z10uint2hex_Ah>
 800073a:	4603      	mov	r3, r0
 800073c:	461a      	mov	r2, r3
 800073e:	4b36      	ldr	r3, [pc, #216]	@ (8000818 <_Z10appContentv+0x204>)
 8000740:	705a      	strb	r2, [r3, #1]
		content[2]	= uint2hex_B(b1_HCL);	// Guarda segundos 4 bits de B1 HCL
 8000742:	4b39      	ldr	r3, [pc, #228]	@ (8000828 <_Z10appContentv+0x214>)
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	4618      	mov	r0, r3
 8000748:	f000 fd08 	bl	800115c <_Z10uint2hex_Bh>
 800074c:	4603      	mov	r3, r0
 800074e:	461a      	mov	r2, r3
 8000750:	4b31      	ldr	r3, [pc, #196]	@ (8000818 <_Z10appContentv+0x204>)
 8000752:	709a      	strb	r2, [r3, #2]

		content[3]	= uint2hex_A(a1_HCL);	// Guarda primeros 4 bits de A1 HCL
 8000754:	4b32      	ldr	r3, [pc, #200]	@ (8000820 <_Z10appContentv+0x20c>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	4618      	mov	r0, r3
 800075a:	f000 fc99 	bl	8001090 <_Z10uint2hex_Ah>
 800075e:	4603      	mov	r3, r0
 8000760:	461a      	mov	r2, r3
 8000762:	4b2d      	ldr	r3, [pc, #180]	@ (8000818 <_Z10appContentv+0x204>)
 8000764:	70da      	strb	r2, [r3, #3]
		content[4] 	= uint2hex_B(a1_HCL);	// Guarda segundos 4 bits de A1 HCL
 8000766:	4b2e      	ldr	r3, [pc, #184]	@ (8000820 <_Z10appContentv+0x20c>)
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	4618      	mov	r0, r3
 800076c:	f000 fcf6 	bl	800115c <_Z10uint2hex_Bh>
 8000770:	4603      	mov	r3, r0
 8000772:	461a      	mov	r2, r3
 8000774:	4b28      	ldr	r3, [pc, #160]	@ (8000818 <_Z10appContentv+0x204>)
 8000776:	711a      	strb	r2, [r3, #4]

		content[5]	= uint2hex_A(tempApp);	// Guarda primeros 4 bits de Temperatura
 8000778:	4b24      	ldr	r3, [pc, #144]	@ (800080c <_Z10appContentv+0x1f8>)
 800077a:	881b      	ldrh	r3, [r3, #0]
 800077c:	b2db      	uxtb	r3, r3
 800077e:	4618      	mov	r0, r3
 8000780:	f000 fc86 	bl	8001090 <_Z10uint2hex_Ah>
 8000784:	4603      	mov	r3, r0
 8000786:	461a      	mov	r2, r3
 8000788:	4b23      	ldr	r3, [pc, #140]	@ (8000818 <_Z10appContentv+0x204>)
 800078a:	715a      	strb	r2, [r3, #5]
		content[6]  = uint2hex_B(tempApp);	// Guarda segundos 4 bits de Temperatura
 800078c:	4b1f      	ldr	r3, [pc, #124]	@ (800080c <_Z10appContentv+0x1f8>)
 800078e:	881b      	ldrh	r3, [r3, #0]
 8000790:	b2db      	uxtb	r3, r3
 8000792:	4618      	mov	r0, r3
 8000794:	f000 fce2 	bl	800115c <_Z10uint2hex_Bh>
 8000798:	4603      	mov	r3, r0
 800079a:	461a      	mov	r2, r3
 800079c:	4b1e      	ldr	r3, [pc, #120]	@ (8000818 <_Z10appContentv+0x204>)
 800079e:	719a      	strb	r2, [r3, #6]

		content[7] 	= uint2hex_A(humApp);	// Guarda primeros 4 bits de Humedad
 80007a0:	4b1c      	ldr	r3, [pc, #112]	@ (8000814 <_Z10appContentv+0x200>)
 80007a2:	881b      	ldrh	r3, [r3, #0]
 80007a4:	b2db      	uxtb	r3, r3
 80007a6:	4618      	mov	r0, r3
 80007a8:	f000 fc72 	bl	8001090 <_Z10uint2hex_Ah>
 80007ac:	4603      	mov	r3, r0
 80007ae:	461a      	mov	r2, r3
 80007b0:	4b19      	ldr	r3, [pc, #100]	@ (8000818 <_Z10appContentv+0x204>)
 80007b2:	71da      	strb	r2, [r3, #7]
		content[8]	= uint2hex_B(humApp);	// Guarda segundos 4 bits de Humedad
 80007b4:	4b17      	ldr	r3, [pc, #92]	@ (8000814 <_Z10appContentv+0x200>)
 80007b6:	881b      	ldrh	r3, [r3, #0]
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	4618      	mov	r0, r3
 80007bc:	f000 fcce 	bl	800115c <_Z10uint2hex_Bh>
 80007c0:	4603      	mov	r3, r0
 80007c2:	461a      	mov	r2, r3
 80007c4:	4b14      	ldr	r3, [pc, #80]	@ (8000818 <_Z10appContentv+0x204>)
 80007c6:	721a      	strb	r2, [r3, #8]

		qttyMsgData++;
 80007c8:	4b18      	ldr	r3, [pc, #96]	@ (800082c <_Z10appContentv+0x218>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	3301      	adds	r3, #1
 80007ce:	b2da      	uxtb	r2, r3
 80007d0:	4b16      	ldr	r3, [pc, #88]	@ (800082c <_Z10appContentv+0x218>)
 80007d2:	701a      	strb	r2, [r3, #0]

		fifoContent.add(content, sizeof(content));	// Envia paquete a la FIFO
 80007d4:	2209      	movs	r2, #9
 80007d6:	4910      	ldr	r1, [pc, #64]	@ (8000818 <_Z10appContentv+0x204>)
 80007d8:	4806      	ldr	r0, [pc, #24]	@ (80007f4 <_Z10appContentv+0x1e0>)
 80007da:	f000 fd5c 	bl	8001296 <_ZN12fifoCommands3addEPhh>
		stateContent 	= 5;						// Pasa a S5
 80007de:	4b02      	ldr	r3, [pc, #8]	@ (80007e8 <_Z10appContentv+0x1d4>)
 80007e0:	2205      	movs	r2, #5
 80007e2:	701a      	strb	r2, [r3, #0]
		break;
 80007e4:	e240      	b.n	8000c68 <_Z10appContentv+0x654>
 80007e6:	bf00      	nop
 80007e8:	200003c0 	.word	0x200003c0
 80007ec:	20000b80 	.word	0x20000b80
 80007f0:	200003c4 	.word	0x200003c4
 80007f4:	2000109c 	.word	0x2000109c
 80007f8:	20001158 	.word	0x20001158
 80007fc:	200003c2 	.word	0x200003c2
 8000800:	20001142 	.word	0x20001142
 8000804:	200003c1 	.word	0x200003c1
 8000808:	20001164 	.word	0x20001164
 800080c:	2000051a 	.word	0x2000051a
 8000810:	cccccccd 	.word	0xcccccccd
 8000814:	2000051c 	.word	0x2000051c
 8000818:	200003c8 	.word	0x200003c8
 800081c:	2000043e 	.word	0x2000043e
 8000820:	200003de 	.word	0x200003de
 8000824:	20000440 	.word	0x20000440
 8000828:	200003dd 	.word	0x200003dd
 800082c:	200003ea 	.word	0x200003ea
	////////////////////////
	// S3 - SAVE LAT/LONG //
	////////////////////////

	case 3:
		flagGpsSaved	= 0;						// Reinicia indicado de enviar GPS
 8000830:	4b76      	ldr	r3, [pc, #472]	@ (8000a0c <_Z10appContentv+0x3f8>)
 8000832:	2200      	movs	r2, #0
 8000834:	701a      	strb	r2, [r3, #0]

		latitudSend		= latitud;					// Copia valor de latitud
 8000836:	4b76      	ldr	r3, [pc, #472]	@ (8000a10 <_Z10appContentv+0x3fc>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4a76      	ldr	r2, [pc, #472]	@ (8000a14 <_Z10appContentv+0x400>)
 800083c:	6013      	str	r3, [r2, #0]
		longitudSend	= longitud;					// Copia valor de longitud
 800083e:	4b76      	ldr	r3, [pc, #472]	@ (8000a18 <_Z10appContentv+0x404>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	4a76      	ldr	r2, [pc, #472]	@ (8000a1c <_Z10appContentv+0x408>)
 8000844:	6013      	str	r3, [r2, #0]

		content[0]	= '2';							// Indica que latitud va en puerto 2
 8000846:	4b76      	ldr	r3, [pc, #472]	@ (8000a20 <_Z10appContentv+0x40c>)
 8000848:	2232      	movs	r2, #50	@ 0x32
 800084a:	701a      	strb	r2, [r3, #0]

		content[1]	= uint2hex_A(ptrFloat_Lat[0]);	// Guarda primeros 4 bits de latitud - 1byte
 800084c:	4b75      	ldr	r3, [pc, #468]	@ (8000a24 <_Z10appContentv+0x410>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	4618      	mov	r0, r3
 8000854:	f000 fc1c 	bl	8001090 <_Z10uint2hex_Ah>
 8000858:	4603      	mov	r3, r0
 800085a:	461a      	mov	r2, r3
 800085c:	4b70      	ldr	r3, [pc, #448]	@ (8000a20 <_Z10appContentv+0x40c>)
 800085e:	705a      	strb	r2, [r3, #1]
		content[2]	= uint2hex_B(ptrFloat_Lat[0]);	// Guarda segundos 4 bits de latitud - 1byte
 8000860:	4b70      	ldr	r3, [pc, #448]	@ (8000a24 <_Z10appContentv+0x410>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	4618      	mov	r0, r3
 8000868:	f000 fc78 	bl	800115c <_Z10uint2hex_Bh>
 800086c:	4603      	mov	r3, r0
 800086e:	461a      	mov	r2, r3
 8000870:	4b6b      	ldr	r3, [pc, #428]	@ (8000a20 <_Z10appContentv+0x40c>)
 8000872:	709a      	strb	r2, [r3, #2]

		content[3]	= uint2hex_A(ptrFloat_Lat[1]);	// Guarda terceros 4 bits de latitud - 2byte
 8000874:	4b6b      	ldr	r3, [pc, #428]	@ (8000a24 <_Z10appContentv+0x410>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	3301      	adds	r3, #1
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	4618      	mov	r0, r3
 800087e:	f000 fc07 	bl	8001090 <_Z10uint2hex_Ah>
 8000882:	4603      	mov	r3, r0
 8000884:	461a      	mov	r2, r3
 8000886:	4b66      	ldr	r3, [pc, #408]	@ (8000a20 <_Z10appContentv+0x40c>)
 8000888:	70da      	strb	r2, [r3, #3]
		content[4] 	= uint2hex_B(ptrFloat_Lat[1]);	// Guarda cuartos 4 bits de latitud  - 2byte
 800088a:	4b66      	ldr	r3, [pc, #408]	@ (8000a24 <_Z10appContentv+0x410>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	3301      	adds	r3, #1
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	4618      	mov	r0, r3
 8000894:	f000 fc62 	bl	800115c <_Z10uint2hex_Bh>
 8000898:	4603      	mov	r3, r0
 800089a:	461a      	mov	r2, r3
 800089c:	4b60      	ldr	r3, [pc, #384]	@ (8000a20 <_Z10appContentv+0x40c>)
 800089e:	711a      	strb	r2, [r3, #4]

		content[5]	= uint2hex_A(ptrFloat_Lat[2]);	// Guarda quintos 4 bits de latitud  - 3byte
 80008a0:	4b60      	ldr	r3, [pc, #384]	@ (8000a24 <_Z10appContentv+0x410>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	3302      	adds	r3, #2
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	4618      	mov	r0, r3
 80008aa:	f000 fbf1 	bl	8001090 <_Z10uint2hex_Ah>
 80008ae:	4603      	mov	r3, r0
 80008b0:	461a      	mov	r2, r3
 80008b2:	4b5b      	ldr	r3, [pc, #364]	@ (8000a20 <_Z10appContentv+0x40c>)
 80008b4:	715a      	strb	r2, [r3, #5]
		content[6]  = uint2hex_B(ptrFloat_Lat[2]);	// Guarda sextos 4 bits de latitud   - 3byte
 80008b6:	4b5b      	ldr	r3, [pc, #364]	@ (8000a24 <_Z10appContentv+0x410>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	3302      	adds	r3, #2
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	4618      	mov	r0, r3
 80008c0:	f000 fc4c 	bl	800115c <_Z10uint2hex_Bh>
 80008c4:	4603      	mov	r3, r0
 80008c6:	461a      	mov	r2, r3
 80008c8:	4b55      	ldr	r3, [pc, #340]	@ (8000a20 <_Z10appContentv+0x40c>)
 80008ca:	719a      	strb	r2, [r3, #6]

		content[7] 	= uint2hex_A(ptrFloat_Lat[3]);	// Guarda septimos 4 bits de latitud - 4byte
 80008cc:	4b55      	ldr	r3, [pc, #340]	@ (8000a24 <_Z10appContentv+0x410>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	3303      	adds	r3, #3
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	4618      	mov	r0, r3
 80008d6:	f000 fbdb 	bl	8001090 <_Z10uint2hex_Ah>
 80008da:	4603      	mov	r3, r0
 80008dc:	461a      	mov	r2, r3
 80008de:	4b50      	ldr	r3, [pc, #320]	@ (8000a20 <_Z10appContentv+0x40c>)
 80008e0:	71da      	strb	r2, [r3, #7]
		content[8]	= uint2hex_B(ptrFloat_Lat[3]);	// Guarda octavos 4 bits de latitud  - 4byte
 80008e2:	4b50      	ldr	r3, [pc, #320]	@ (8000a24 <_Z10appContentv+0x410>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	3303      	adds	r3, #3
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	4618      	mov	r0, r3
 80008ec:	f000 fc36 	bl	800115c <_Z10uint2hex_Bh>
 80008f0:	4603      	mov	r3, r0
 80008f2:	461a      	mov	r2, r3
 80008f4:	4b4a      	ldr	r3, [pc, #296]	@ (8000a20 <_Z10appContentv+0x40c>)
 80008f6:	721a      	strb	r2, [r3, #8]

		fifoContent.add(content, sizeof(content));	// Añade contenido de latitud a FIFO
 80008f8:	2209      	movs	r2, #9
 80008fa:	4949      	ldr	r1, [pc, #292]	@ (8000a20 <_Z10appContentv+0x40c>)
 80008fc:	484a      	ldr	r0, [pc, #296]	@ (8000a28 <_Z10appContentv+0x414>)
 80008fe:	f000 fcca 	bl	8001296 <_ZN12fifoCommands3addEPhh>
		fifoContent.add(content, sizeof(content));	// Repite contenido para enviar 2 veces
 8000902:	2209      	movs	r2, #9
 8000904:	4946      	ldr	r1, [pc, #280]	@ (8000a20 <_Z10appContentv+0x40c>)
 8000906:	4848      	ldr	r0, [pc, #288]	@ (8000a28 <_Z10appContentv+0x414>)
 8000908:	f000 fcc5 	bl	8001296 <_ZN12fifoCommands3addEPhh>

		content[0]	= '3';							// Indica que longitud va en puerto 3
 800090c:	4b44      	ldr	r3, [pc, #272]	@ (8000a20 <_Z10appContentv+0x40c>)
 800090e:	2233      	movs	r2, #51	@ 0x33
 8000910:	701a      	strb	r2, [r3, #0]

		content[1]	= uint2hex_A(ptrFloat_Lon[3]);	// Guarda primeros 4 bits de longitud - 1byte
 8000912:	4b46      	ldr	r3, [pc, #280]	@ (8000a2c <_Z10appContentv+0x418>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	3303      	adds	r3, #3
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	4618      	mov	r0, r3
 800091c:	f000 fbb8 	bl	8001090 <_Z10uint2hex_Ah>
 8000920:	4603      	mov	r3, r0
 8000922:	461a      	mov	r2, r3
 8000924:	4b3e      	ldr	r3, [pc, #248]	@ (8000a20 <_Z10appContentv+0x40c>)
 8000926:	705a      	strb	r2, [r3, #1]
		content[2]	= uint2hex_B(ptrFloat_Lon[3]);	// Guarda segundos 4 bits de longitud - 1byte
 8000928:	4b40      	ldr	r3, [pc, #256]	@ (8000a2c <_Z10appContentv+0x418>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	3303      	adds	r3, #3
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	4618      	mov	r0, r3
 8000932:	f000 fc13 	bl	800115c <_Z10uint2hex_Bh>
 8000936:	4603      	mov	r3, r0
 8000938:	461a      	mov	r2, r3
 800093a:	4b39      	ldr	r3, [pc, #228]	@ (8000a20 <_Z10appContentv+0x40c>)
 800093c:	709a      	strb	r2, [r3, #2]

		content[3]	= uint2hex_A(ptrFloat_Lon[2]);	// Guarda terceros 4 bits de longitud - 2byte
 800093e:	4b3b      	ldr	r3, [pc, #236]	@ (8000a2c <_Z10appContentv+0x418>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	3302      	adds	r3, #2
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	4618      	mov	r0, r3
 8000948:	f000 fba2 	bl	8001090 <_Z10uint2hex_Ah>
 800094c:	4603      	mov	r3, r0
 800094e:	461a      	mov	r2, r3
 8000950:	4b33      	ldr	r3, [pc, #204]	@ (8000a20 <_Z10appContentv+0x40c>)
 8000952:	70da      	strb	r2, [r3, #3]
		content[4] 	= uint2hex_B(ptrFloat_Lon[2]);	// Guarda cuartos 4 bits de longitud  - 2byte
 8000954:	4b35      	ldr	r3, [pc, #212]	@ (8000a2c <_Z10appContentv+0x418>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	3302      	adds	r3, #2
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	4618      	mov	r0, r3
 800095e:	f000 fbfd 	bl	800115c <_Z10uint2hex_Bh>
 8000962:	4603      	mov	r3, r0
 8000964:	461a      	mov	r2, r3
 8000966:	4b2e      	ldr	r3, [pc, #184]	@ (8000a20 <_Z10appContentv+0x40c>)
 8000968:	711a      	strb	r2, [r3, #4]

		content[5]	= uint2hex_A(ptrFloat_Lon[1]);	// Guarda quintos 4 bits de longitud  - 3byte
 800096a:	4b30      	ldr	r3, [pc, #192]	@ (8000a2c <_Z10appContentv+0x418>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	3301      	adds	r3, #1
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	4618      	mov	r0, r3
 8000974:	f000 fb8c 	bl	8001090 <_Z10uint2hex_Ah>
 8000978:	4603      	mov	r3, r0
 800097a:	461a      	mov	r2, r3
 800097c:	4b28      	ldr	r3, [pc, #160]	@ (8000a20 <_Z10appContentv+0x40c>)
 800097e:	715a      	strb	r2, [r3, #5]
		content[6]  = uint2hex_B(ptrFloat_Lon[1]);	// Guarda sextos 4 bits de longitud   - 3byte
 8000980:	4b2a      	ldr	r3, [pc, #168]	@ (8000a2c <_Z10appContentv+0x418>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	3301      	adds	r3, #1
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	4618      	mov	r0, r3
 800098a:	f000 fbe7 	bl	800115c <_Z10uint2hex_Bh>
 800098e:	4603      	mov	r3, r0
 8000990:	461a      	mov	r2, r3
 8000992:	4b23      	ldr	r3, [pc, #140]	@ (8000a20 <_Z10appContentv+0x40c>)
 8000994:	719a      	strb	r2, [r3, #6]

		content[7] 	= uint2hex_A(ptrFloat_Lon[0]);	// Guarda septimos 4 bits de longitud - 4byte
 8000996:	4b25      	ldr	r3, [pc, #148]	@ (8000a2c <_Z10appContentv+0x418>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	4618      	mov	r0, r3
 800099e:	f000 fb77 	bl	8001090 <_Z10uint2hex_Ah>
 80009a2:	4603      	mov	r3, r0
 80009a4:	461a      	mov	r2, r3
 80009a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a20 <_Z10appContentv+0x40c>)
 80009a8:	71da      	strb	r2, [r3, #7]
		content[8]	= uint2hex_B(ptrFloat_Lon[0]);	// Guarda octavos 4 bits de longitud  - 4byte
 80009aa:	4b20      	ldr	r3, [pc, #128]	@ (8000a2c <_Z10appContentv+0x418>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	4618      	mov	r0, r3
 80009b2:	f000 fbd3 	bl	800115c <_Z10uint2hex_Bh>
 80009b6:	4603      	mov	r3, r0
 80009b8:	461a      	mov	r2, r3
 80009ba:	4b19      	ldr	r3, [pc, #100]	@ (8000a20 <_Z10appContentv+0x40c>)
 80009bc:	721a      	strb	r2, [r3, #8]

		fifoContent.add(content, sizeof(content));	// Añade contenido de longitud de la FIFO
 80009be:	2209      	movs	r2, #9
 80009c0:	4917      	ldr	r1, [pc, #92]	@ (8000a20 <_Z10appContentv+0x40c>)
 80009c2:	4819      	ldr	r0, [pc, #100]	@ (8000a28 <_Z10appContentv+0x414>)
 80009c4:	f000 fc67 	bl	8001296 <_ZN12fifoCommands3addEPhh>
		fifoContent.add(content, sizeof(content));	// Repite contenido para enviar 2 veces
 80009c8:	2209      	movs	r2, #9
 80009ca:	4915      	ldr	r1, [pc, #84]	@ (8000a20 <_Z10appContentv+0x40c>)
 80009cc:	4816      	ldr	r0, [pc, #88]	@ (8000a28 <_Z10appContentv+0x414>)
 80009ce:	f000 fc62 	bl	8001296 <_ZN12fifoCommands3addEPhh>

		qttyMsgGps++;
 80009d2:	4b17      	ldr	r3, [pc, #92]	@ (8000a30 <_Z10appContentv+0x41c>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	3301      	adds	r3, #1
 80009d8:	b2da      	uxtb	r2, r3
 80009da:	4b15      	ldr	r3, [pc, #84]	@ (8000a30 <_Z10appContentv+0x41c>)
 80009dc:	701a      	strb	r2, [r3, #0]
		qttyMsgGps++;
 80009de:	4b14      	ldr	r3, [pc, #80]	@ (8000a30 <_Z10appContentv+0x41c>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	3301      	adds	r3, #1
 80009e4:	b2da      	uxtb	r2, r3
 80009e6:	4b12      	ldr	r3, [pc, #72]	@ (8000a30 <_Z10appContentv+0x41c>)
 80009e8:	701a      	strb	r2, [r3, #0]
		qttyMsgGps++;
 80009ea:	4b11      	ldr	r3, [pc, #68]	@ (8000a30 <_Z10appContentv+0x41c>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	3301      	adds	r3, #1
 80009f0:	b2da      	uxtb	r2, r3
 80009f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a30 <_Z10appContentv+0x41c>)
 80009f4:	701a      	strb	r2, [r3, #0]
		qttyMsgGps++;
 80009f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a30 <_Z10appContentv+0x41c>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	3301      	adds	r3, #1
 80009fc:	b2da      	uxtb	r2, r3
 80009fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000a30 <_Z10appContentv+0x41c>)
 8000a00:	701a      	strb	r2, [r3, #0]

		stateContent	= 5;						// Pasa a S5
 8000a02:	4b0c      	ldr	r3, [pc, #48]	@ (8000a34 <_Z10appContentv+0x420>)
 8000a04:	2205      	movs	r2, #5
 8000a06:	701a      	strb	r2, [r3, #0]
		break;
 8000a08:	e12e      	b.n	8000c68 <_Z10appContentv+0x654>
 8000a0a:	bf00      	nop
 8000a0c:	20001142 	.word	0x20001142
 8000a10:	20000adc 	.word	0x20000adc
 8000a14:	200003e0 	.word	0x200003e0
 8000a18:	20000ae0 	.word	0x20000ae0
 8000a1c:	200003e4 	.word	0x200003e4
 8000a20:	200003c8 	.word	0x200003c8
 8000a24:	20000000 	.word	0x20000000
 8000a28:	2000109c 	.word	0x2000109c
 8000a2c:	20000004 	.word	0x20000004
 8000a30:	200003eb 	.word	0x200003eb
 8000a34:	200003c0 	.word	0x200003c0
	////////////////////////
	// S4 - SAVE SYS DATA //
	////////////////////////

	case 4:
		warnings	= warningHardware[0]	+ warningHardware[1]*2;			// Multiplexa warning 0 y 1
 8000a38:	4b8c      	ldr	r3, [pc, #560]	@ (8000c6c <_Z10appContentv+0x658>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	4b8b      	ldr	r3, [pc, #556]	@ (8000c6c <_Z10appContentv+0x658>)
 8000a40:	785b      	ldrb	r3, [r3, #1]
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	4413      	add	r3, r2
 8000a48:	b2da      	uxtb	r2, r3
 8000a4a:	4b89      	ldr	r3, [pc, #548]	@ (8000c70 <_Z10appContentv+0x65c>)
 8000a4c:	701a      	strb	r2, [r3, #0]
		warnings	+= warningHardware[2]*4	+ warningHardware[3]*8;			// Multiplexa warning 2 y 3
 8000a4e:	4b87      	ldr	r3, [pc, #540]	@ (8000c6c <_Z10appContentv+0x658>)
 8000a50:	789b      	ldrb	r3, [r3, #2]
 8000a52:	461a      	mov	r2, r3
 8000a54:	4b85      	ldr	r3, [pc, #532]	@ (8000c6c <_Z10appContentv+0x658>)
 8000a56:	78db      	ldrb	r3, [r3, #3]
 8000a58:	005b      	lsls	r3, r3, #1
 8000a5a:	4413      	add	r3, r2
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	b2da      	uxtb	r2, r3
 8000a62:	4b83      	ldr	r3, [pc, #524]	@ (8000c70 <_Z10appContentv+0x65c>)
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	4413      	add	r3, r2
 8000a68:	b2da      	uxtb	r2, r3
 8000a6a:	4b81      	ldr	r3, [pc, #516]	@ (8000c70 <_Z10appContentv+0x65c>)
 8000a6c:	701a      	strb	r2, [r3, #0]
		warnings	+= warningHardware[4]*16	+ warningHardware[5]*32;	// Multiplexa warning 4 y 5
 8000a6e:	4b7f      	ldr	r3, [pc, #508]	@ (8000c6c <_Z10appContentv+0x658>)
 8000a70:	791b      	ldrb	r3, [r3, #4]
 8000a72:	461a      	mov	r2, r3
 8000a74:	4b7d      	ldr	r3, [pc, #500]	@ (8000c6c <_Z10appContentv+0x658>)
 8000a76:	795b      	ldrb	r3, [r3, #5]
 8000a78:	005b      	lsls	r3, r3, #1
 8000a7a:	4413      	add	r3, r2
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	011b      	lsls	r3, r3, #4
 8000a80:	b2da      	uxtb	r2, r3
 8000a82:	4b7b      	ldr	r3, [pc, #492]	@ (8000c70 <_Z10appContentv+0x65c>)
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	4413      	add	r3, r2
 8000a88:	b2da      	uxtb	r2, r3
 8000a8a:	4b79      	ldr	r3, [pc, #484]	@ (8000c70 <_Z10appContentv+0x65c>)
 8000a8c:	701a      	strb	r2, [r3, #0]
		warnings	+= warningHardware[6]*64	+ warningHardware[7]*128;	// Multiplexa warning 6 y 7
 8000a8e:	4b77      	ldr	r3, [pc, #476]	@ (8000c6c <_Z10appContentv+0x658>)
 8000a90:	799b      	ldrb	r3, [r3, #6]
 8000a92:	461a      	mov	r2, r3
 8000a94:	4b75      	ldr	r3, [pc, #468]	@ (8000c6c <_Z10appContentv+0x658>)
 8000a96:	79db      	ldrb	r3, [r3, #7]
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	4413      	add	r3, r2
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	019b      	lsls	r3, r3, #6
 8000aa0:	b2da      	uxtb	r2, r3
 8000aa2:	4b73      	ldr	r3, [pc, #460]	@ (8000c70 <_Z10appContentv+0x65c>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	b2da      	uxtb	r2, r3
 8000aaa:	4b71      	ldr	r3, [pc, #452]	@ (8000c70 <_Z10appContentv+0x65c>)
 8000aac:	701a      	strb	r2, [r3, #0]

		errorHw	= errorHardware[0] 		+ errorHardware[1]*2;				// Multiplexa error 0 y 1
 8000aae:	4b71      	ldr	r3, [pc, #452]	@ (8000c74 <_Z10appContentv+0x660>)
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	4b6f      	ldr	r3, [pc, #444]	@ (8000c74 <_Z10appContentv+0x660>)
 8000ab6:	785b      	ldrb	r3, [r3, #1]
 8000ab8:	005b      	lsls	r3, r3, #1
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	4413      	add	r3, r2
 8000abe:	b2da      	uxtb	r2, r3
 8000ac0:	4b6d      	ldr	r3, [pc, #436]	@ (8000c78 <_Z10appContentv+0x664>)
 8000ac2:	701a      	strb	r2, [r3, #0]
		errorHw	+= errorHardware[2]*4 	+ errorHardware[3]*8;				// Multiplexa error 2 y 3
 8000ac4:	4b6b      	ldr	r3, [pc, #428]	@ (8000c74 <_Z10appContentv+0x660>)
 8000ac6:	789b      	ldrb	r3, [r3, #2]
 8000ac8:	461a      	mov	r2, r3
 8000aca:	4b6a      	ldr	r3, [pc, #424]	@ (8000c74 <_Z10appContentv+0x660>)
 8000acc:	78db      	ldrb	r3, [r3, #3]
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	4413      	add	r3, r2
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	009b      	lsls	r3, r3, #2
 8000ad6:	b2da      	uxtb	r2, r3
 8000ad8:	4b67      	ldr	r3, [pc, #412]	@ (8000c78 <_Z10appContentv+0x664>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	4413      	add	r3, r2
 8000ade:	b2da      	uxtb	r2, r3
 8000ae0:	4b65      	ldr	r3, [pc, #404]	@ (8000c78 <_Z10appContentv+0x664>)
 8000ae2:	701a      	strb	r2, [r3, #0]
		errorHw	+= errorHardware[4]*16 	+ errorHardware[5]*32;				// Multiplexa error 4 y 5
 8000ae4:	4b63      	ldr	r3, [pc, #396]	@ (8000c74 <_Z10appContentv+0x660>)
 8000ae6:	791b      	ldrb	r3, [r3, #4]
 8000ae8:	461a      	mov	r2, r3
 8000aea:	4b62      	ldr	r3, [pc, #392]	@ (8000c74 <_Z10appContentv+0x660>)
 8000aec:	795b      	ldrb	r3, [r3, #5]
 8000aee:	005b      	lsls	r3, r3, #1
 8000af0:	4413      	add	r3, r2
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	011b      	lsls	r3, r3, #4
 8000af6:	b2da      	uxtb	r2, r3
 8000af8:	4b5f      	ldr	r3, [pc, #380]	@ (8000c78 <_Z10appContentv+0x664>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	4413      	add	r3, r2
 8000afe:	b2da      	uxtb	r2, r3
 8000b00:	4b5d      	ldr	r3, [pc, #372]	@ (8000c78 <_Z10appContentv+0x664>)
 8000b02:	701a      	strb	r2, [r3, #0]
		errorHw	+= errorHardware[6]*64;										// Multiplexa error 6
 8000b04:	4b5b      	ldr	r3, [pc, #364]	@ (8000c74 <_Z10appContentv+0x660>)
 8000b06:	799b      	ldrb	r3, [r3, #6]
 8000b08:	019b      	lsls	r3, r3, #6
 8000b0a:	b2da      	uxtb	r2, r3
 8000b0c:	4b5a      	ldr	r3, [pc, #360]	@ (8000c78 <_Z10appContentv+0x664>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	4413      	add	r3, r2
 8000b12:	b2da      	uxtb	r2, r3
 8000b14:	4b58      	ldr	r3, [pc, #352]	@ (8000c78 <_Z10appContentv+0x664>)
 8000b16:	701a      	strb	r2, [r3, #0]

		content[0]	= '4';						// Indica que longitud va en puerto 3
 8000b18:	4b58      	ldr	r3, [pc, #352]	@ (8000c7c <_Z10appContentv+0x668>)
 8000b1a:	2234      	movs	r2, #52	@ 0x34
 8000b1c:	701a      	strb	r2, [r3, #0]

		content[1]	= uint2hex_A(warnings);		// Guarda primeros 4 bits de warnings
 8000b1e:	4b54      	ldr	r3, [pc, #336]	@ (8000c70 <_Z10appContentv+0x65c>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	4618      	mov	r0, r3
 8000b24:	f000 fab4 	bl	8001090 <_Z10uint2hex_Ah>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	4b53      	ldr	r3, [pc, #332]	@ (8000c7c <_Z10appContentv+0x668>)
 8000b2e:	705a      	strb	r2, [r3, #1]
		content[2]	= uint2hex_A(warnings);		// Guarda segundos 4 bits de warnings
 8000b30:	4b4f      	ldr	r3, [pc, #316]	@ (8000c70 <_Z10appContentv+0x65c>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	4618      	mov	r0, r3
 8000b36:	f000 faab 	bl	8001090 <_Z10uint2hex_Ah>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	4b4f      	ldr	r3, [pc, #316]	@ (8000c7c <_Z10appContentv+0x668>)
 8000b40:	709a      	strb	r2, [r3, #2]

		content[3]	= uint2hex_A(errorHw);		// Guarda primeros 4 bits de errores
 8000b42:	4b4d      	ldr	r3, [pc, #308]	@ (8000c78 <_Z10appContentv+0x664>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	4618      	mov	r0, r3
 8000b48:	f000 faa2 	bl	8001090 <_Z10uint2hex_Ah>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	461a      	mov	r2, r3
 8000b50:	4b4a      	ldr	r3, [pc, #296]	@ (8000c7c <_Z10appContentv+0x668>)
 8000b52:	70da      	strb	r2, [r3, #3]
		content[4]	= uint2hex_B(errorHw);		// Guarda segundos 4 bits de errores
 8000b54:	4b48      	ldr	r3, [pc, #288]	@ (8000c78 <_Z10appContentv+0x664>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f000 faff 	bl	800115c <_Z10uint2hex_Bh>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	461a      	mov	r2, r3
 8000b62:	4b46      	ldr	r3, [pc, #280]	@ (8000c7c <_Z10appContentv+0x668>)
 8000b64:	711a      	strb	r2, [r3, #4]

		content[5]	= uint2hex_A(batScaled);	// Guarda primeros 4 bits de bateria escalada
 8000b66:	4b46      	ldr	r3, [pc, #280]	@ (8000c80 <_Z10appContentv+0x66c>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f000 fa8f 	bl	8001090 <_Z10uint2hex_Ah>
 8000b72:	4603      	mov	r3, r0
 8000b74:	461a      	mov	r2, r3
 8000b76:	4b41      	ldr	r3, [pc, #260]	@ (8000c7c <_Z10appContentv+0x668>)
 8000b78:	715a      	strb	r2, [r3, #5]
		content[6]	= uint2hex_A(batScaled);	// Guarda segundos 4 bits de bateria escalada
 8000b7a:	4b41      	ldr	r3, [pc, #260]	@ (8000c80 <_Z10appContentv+0x66c>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	4618      	mov	r0, r3
 8000b82:	f000 fa85 	bl	8001090 <_Z10uint2hex_Ah>
 8000b86:	4603      	mov	r3, r0
 8000b88:	461a      	mov	r2, r3
 8000b8a:	4b3c      	ldr	r3, [pc, #240]	@ (8000c7c <_Z10appContentv+0x668>)
 8000b8c:	719a      	strb	r2, [r3, #6]

		content[7]	= uint2hex_A(0);			// Futuro uso
 8000b8e:	2000      	movs	r0, #0
 8000b90:	f000 fa7e 	bl	8001090 <_Z10uint2hex_Ah>
 8000b94:	4603      	mov	r3, r0
 8000b96:	461a      	mov	r2, r3
 8000b98:	4b38      	ldr	r3, [pc, #224]	@ (8000c7c <_Z10appContentv+0x668>)
 8000b9a:	71da      	strb	r2, [r3, #7]
		content[8]	= uint2hex_A(0);			// Futuro iso
 8000b9c:	2000      	movs	r0, #0
 8000b9e:	f000 fa77 	bl	8001090 <_Z10uint2hex_Ah>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	461a      	mov	r2, r3
 8000ba6:	4b35      	ldr	r3, [pc, #212]	@ (8000c7c <_Z10appContentv+0x668>)
 8000ba8:	721a      	strb	r2, [r3, #8]

		fifoContent.add(content, sizeof(content));	// Agrega contenido a la fifo
 8000baa:	2209      	movs	r2, #9
 8000bac:	4933      	ldr	r1, [pc, #204]	@ (8000c7c <_Z10appContentv+0x668>)
 8000bae:	4835      	ldr	r0, [pc, #212]	@ (8000c84 <_Z10appContentv+0x670>)
 8000bb0:	f000 fb71 	bl	8001296 <_ZN12fifoCommands3addEPhh>

		qttyMsgSys++;
 8000bb4:	4b34      	ldr	r3, [pc, #208]	@ (8000c88 <_Z10appContentv+0x674>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	3301      	adds	r3, #1
 8000bba:	b2da      	uxtb	r2, r3
 8000bbc:	4b32      	ldr	r3, [pc, #200]	@ (8000c88 <_Z10appContentv+0x674>)
 8000bbe:	701a      	strb	r2, [r3, #0]

		flagSetSys		= 0;						// Reinicia indicador de datos de sistema
 8000bc0:	4b32      	ldr	r3, [pc, #200]	@ (8000c8c <_Z10appContentv+0x678>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	701a      	strb	r2, [r3, #0]
		stateContent	= 5;						// Pasa a  S5
 8000bc6:	4b32      	ldr	r3, [pc, #200]	@ (8000c90 <_Z10appContentv+0x67c>)
 8000bc8:	2205      	movs	r2, #5
 8000bca:	701a      	strb	r2, [r3, #0]
		break;
 8000bcc:	e04c      	b.n	8000c68 <_Z10appContentv+0x654>
	///////////////////
	// S5 - SET DATA //
	///////////////////

	case 5:
		fifoContent.read(content2, sizeof(content2));	// Lee contenido disponible en FIFO
 8000bce:	2209      	movs	r2, #9
 8000bd0:	4930      	ldr	r1, [pc, #192]	@ (8000c94 <_Z10appContentv+0x680>)
 8000bd2:	482c      	ldr	r0, [pc, #176]	@ (8000c84 <_Z10appContentv+0x670>)
 8000bd4:	f000 fba2 	bl	800131c <_ZN12fifoCommands4readEPhh>

		macTxData_RN2903[13] = content2[0];			// Copia PUERTO
 8000bd8:	4b2e      	ldr	r3, [pc, #184]	@ (8000c94 <_Z10appContentv+0x680>)
 8000bda:	781a      	ldrb	r2, [r3, #0]
 8000bdc:	4b2e      	ldr	r3, [pc, #184]	@ (8000c98 <_Z10appContentv+0x684>)
 8000bde:	735a      	strb	r2, [r3, #13]
		macTxData_RN2903[15] = content2[1];			// 0 Byte
 8000be0:	4b2c      	ldr	r3, [pc, #176]	@ (8000c94 <_Z10appContentv+0x680>)
 8000be2:	785a      	ldrb	r2, [r3, #1]
 8000be4:	4b2c      	ldr	r3, [pc, #176]	@ (8000c98 <_Z10appContentv+0x684>)
 8000be6:	73da      	strb	r2, [r3, #15]
		macTxData_RN2903[16] = content2[2];			// 0 Byte
 8000be8:	4b2a      	ldr	r3, [pc, #168]	@ (8000c94 <_Z10appContentv+0x680>)
 8000bea:	789a      	ldrb	r2, [r3, #2]
 8000bec:	4b2a      	ldr	r3, [pc, #168]	@ (8000c98 <_Z10appContentv+0x684>)
 8000bee:	741a      	strb	r2, [r3, #16]
		macTxData_RN2903[17] = content2[3];			// 1 Byte
 8000bf0:	4b28      	ldr	r3, [pc, #160]	@ (8000c94 <_Z10appContentv+0x680>)
 8000bf2:	78da      	ldrb	r2, [r3, #3]
 8000bf4:	4b28      	ldr	r3, [pc, #160]	@ (8000c98 <_Z10appContentv+0x684>)
 8000bf6:	745a      	strb	r2, [r3, #17]
		macTxData_RN2903[18] = content2[4];			// 1 Byte
 8000bf8:	4b26      	ldr	r3, [pc, #152]	@ (8000c94 <_Z10appContentv+0x680>)
 8000bfa:	791a      	ldrb	r2, [r3, #4]
 8000bfc:	4b26      	ldr	r3, [pc, #152]	@ (8000c98 <_Z10appContentv+0x684>)
 8000bfe:	749a      	strb	r2, [r3, #18]
		macTxData_RN2903[19] = content2[5];			// 2 Byte
 8000c00:	4b24      	ldr	r3, [pc, #144]	@ (8000c94 <_Z10appContentv+0x680>)
 8000c02:	795a      	ldrb	r2, [r3, #5]
 8000c04:	4b24      	ldr	r3, [pc, #144]	@ (8000c98 <_Z10appContentv+0x684>)
 8000c06:	74da      	strb	r2, [r3, #19]
		macTxData_RN2903[20] = content2[6];			// 2 Byte
 8000c08:	4b22      	ldr	r3, [pc, #136]	@ (8000c94 <_Z10appContentv+0x680>)
 8000c0a:	799a      	ldrb	r2, [r3, #6]
 8000c0c:	4b22      	ldr	r3, [pc, #136]	@ (8000c98 <_Z10appContentv+0x684>)
 8000c0e:	751a      	strb	r2, [r3, #20]
		macTxData_RN2903[21] = content2[7];			// 3 Byte
 8000c10:	4b20      	ldr	r3, [pc, #128]	@ (8000c94 <_Z10appContentv+0x680>)
 8000c12:	79da      	ldrb	r2, [r3, #7]
 8000c14:	4b20      	ldr	r3, [pc, #128]	@ (8000c98 <_Z10appContentv+0x684>)
 8000c16:	755a      	strb	r2, [r3, #21]
		macTxData_RN2903[22] = content2[8];			// 3 Byte
 8000c18:	4b1e      	ldr	r3, [pc, #120]	@ (8000c94 <_Z10appContentv+0x680>)
 8000c1a:	7a1a      	ldrb	r2, [r3, #8]
 8000c1c:	4b1e      	ldr	r3, [pc, #120]	@ (8000c98 <_Z10appContentv+0x684>)
 8000c1e:	759a      	strb	r2, [r3, #22]

		savedData		= 1;						// Indica que se guardaron los datos		stateContent	= 6;						// Pasa a S
 8000c20:	4b1e      	ldr	r3, [pc, #120]	@ (8000c9c <_Z10appContentv+0x688>)
 8000c22:	2201      	movs	r2, #1
 8000c24:	701a      	strb	r2, [r3, #0]
		stateContent	= 6;						// Pasa a S6
 8000c26:	4b1a      	ldr	r3, [pc, #104]	@ (8000c90 <_Z10appContentv+0x67c>)
 8000c28:	2206      	movs	r2, #6
 8000c2a:	701a      	strb	r2, [r3, #0]
		break;
 8000c2c:	e01c      	b.n	8000c68 <_Z10appContentv+0x654>
	//////////////////////////
	// S6 - WAIT FOR ENABLE //
	//////////////////////////

	case 6:
		if ( !loraDecision.enable() ){	// Si no está habilitado
 8000c2e:	481c      	ldr	r0, [pc, #112]	@ (8000ca0 <_Z10appContentv+0x68c>)
 8000c30:	f003 f846 	bl	8003cc0 <_ZN12loraDecision6enableEv>
 8000c34:	4603      	mov	r3, r0
 8000c36:	f083 0301 	eor.w	r3, r3, #1
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d003      	beq.n	8000c48 <_Z10appContentv+0x634>
			stateContent	= 0;		// Vuelve a S0
 8000c40:	4b13      	ldr	r3, [pc, #76]	@ (8000c90 <_Z10appContentv+0x67c>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	701a      	strb	r2, [r3, #0]
			stateContent	= 1;		// Vuelve a S1
		}
		else{							// Si no
			stateContent	= 6;		// Espera en S6
		}
		break;
 8000c46:	e00f      	b.n	8000c68 <_Z10appContentv+0x654>
		else if (bussyRN2903){			// Si se habilita
 8000c48:	4b16      	ldr	r3, [pc, #88]	@ (8000ca4 <_Z10appContentv+0x690>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d003      	beq.n	8000c58 <_Z10appContentv+0x644>
			stateContent	= 1;		// Vuelve a S1
 8000c50:	4b0f      	ldr	r3, [pc, #60]	@ (8000c90 <_Z10appContentv+0x67c>)
 8000c52:	2201      	movs	r2, #1
 8000c54:	701a      	strb	r2, [r3, #0]
		break;
 8000c56:	e007      	b.n	8000c68 <_Z10appContentv+0x654>
			stateContent	= 6;		// Espera en S6
 8000c58:	4b0d      	ldr	r3, [pc, #52]	@ (8000c90 <_Z10appContentv+0x67c>)
 8000c5a:	2206      	movs	r2, #6
 8000c5c:	701a      	strb	r2, [r3, #0]
		break;
 8000c5e:	e003      	b.n	8000c68 <_Z10appContentv+0x654>

	default:
		stateContent	= 0;
 8000c60:	4b0b      	ldr	r3, [pc, #44]	@ (8000c90 <_Z10appContentv+0x67c>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	701a      	strb	r2, [r3, #0]
		break;
 8000c66:	bf00      	nop
	}
}
 8000c68:	bf00      	nop
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	200004d0 	.word	0x200004d0
 8000c70:	200003e9 	.word	0x200003e9
 8000c74:	200004d8 	.word	0x200004d8
 8000c78:	200003e8 	.word	0x200003e8
 8000c7c:	200003c8 	.word	0x200003c8
 8000c80:	2000052c 	.word	0x2000052c
 8000c84:	2000109c 	.word	0x2000109c
 8000c88:	200003ec 	.word	0x200003ec
 8000c8c:	20001164 	.word	0x20001164
 8000c90:	200003c0 	.word	0x200003c0
 8000c94:	200003d4 	.word	0x200003d4
 8000c98:	200002f0 	.word	0x200002f0
 8000c9c:	200003c3 	.word	0x200003c3
 8000ca0:	20000b80 	.word	0x20000b80
 8000ca4:	200003c4 	.word	0x200003c4

08000ca8 <_Z7appLorav>:
 * 	chSetRN2903:	Fija configuracion de canales del chip
 * 	loopRN2903:		Fija comandos de transmision en el chip
 *
 */

void appLora(){
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0

	switch ( stateLoraApp ){
 8000cac:	4ba7      	ldr	r3, [pc, #668]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b0a      	cmp	r3, #10
 8000cb2:	f200 81d8 	bhi.w	8001066 <_Z7appLorav+0x3be>
 8000cb6:	a201      	add	r2, pc, #4	@ (adr r2, 8000cbc <_Z7appLorav+0x14>)
 8000cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cbc:	08000ce9 	.word	0x08000ce9
 8000cc0:	08000d0f 	.word	0x08000d0f
 8000cc4:	08000d41 	.word	0x08000d41
 8000cc8:	08000da1 	.word	0x08000da1
 8000ccc:	08000df5 	.word	0x08000df5
 8000cd0:	08000e51 	.word	0x08000e51
 8000cd4:	08000ea3 	.word	0x08000ea3
 8000cd8:	08000ebd 	.word	0x08000ebd
 8000cdc:	08000eef 	.word	0x08000eef
 8000ce0:	08000f91 	.word	0x08000f91
 8000ce4:	08000fed 	.word	0x08000fed
	//////////////////////////
	// S0 - WAIT FOR ENABLE //
	//////////////////////////

	case 0:
		if ( loraDecision.enable() ){						// Si el chip esta habilitado por SW
 8000ce8:	4899      	ldr	r0, [pc, #612]	@ (8000f50 <_Z7appLorav+0x2a8>)
 8000cea:	f002 ffe9 	bl	8003cc0 <_ZN12loraDecision6enableEv>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d008      	beq.n	8000d06 <_Z7appLorav+0x5e>
			loraCheck.setResponsePointer( rxCommand, 14);	//
 8000cf4:	220e      	movs	r2, #14
 8000cf6:	4997      	ldr	r1, [pc, #604]	@ (8000f54 <_Z7appLorav+0x2ac>)
 8000cf8:	4897      	ldr	r0, [pc, #604]	@ (8000f58 <_Z7appLorav+0x2b0>)
 8000cfa:	f002 fdb9 	bl	8003870 <_ZN9loraCheck18setResponsePointerEPPhh>
			stateLoraApp	= 7;							// Pasa a S1
 8000cfe:	4b93      	ldr	r3, [pc, #588]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000d00:	2207      	movs	r2, #7
 8000d02:	701a      	strb	r2, [r3, #0]
		}
		else{												// Si no
			stateLoraApp	= 0;							// Espera en S0
		}
		break;
 8000d04:	e1b3      	b.n	800106e <_Z7appLorav+0x3c6>
			stateLoraApp	= 0;							// Espera en S0
 8000d06:	4b91      	ldr	r3, [pc, #580]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
		break;
 8000d0c:	e1af      	b.n	800106e <_Z7appLorav+0x3c6>
	////////////////////////////
	// S1 - SET SETUP COMMAND //
	////////////////////////////

	case 1:
		loraDecision.reset();
 8000d0e:	4890      	ldr	r0, [pc, #576]	@ (8000f50 <_Z7appLorav+0x2a8>)
 8000d10:	f002 ffb3 	bl	8003c7a <_ZN12loraDecision5resetEv>
		txCommandPointer	= setupRN2903.command();		// Solicita comando
 8000d14:	4891      	ldr	r0, [pc, #580]	@ (8000f5c <_Z7appLorav+0x2b4>)
 8000d16:	f002 fcfe 	bl	8003716 <_ZN10loraRutine7commandEv>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	4a90      	ldr	r2, [pc, #576]	@ (8000f60 <_Z7appLorav+0x2b8>)
 8000d1e:	6013      	str	r3, [r2, #0]
		loraSelect.setCommand( txCommandPointer->command,	// Inserta puntero al comando
 8000d20:	4b8f      	ldr	r3, [pc, #572]	@ (8000f60 <_Z7appLorav+0x2b8>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	6859      	ldr	r1, [r3, #4]
 8000d26:	4b8e      	ldr	r3, [pc, #568]	@ (8000f60 <_Z7appLorav+0x2b8>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	781a      	ldrb	r2, [r3, #0]
 8000d2c:	4b8c      	ldr	r3, [pc, #560]	@ (8000f60 <_Z7appLorav+0x2b8>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	7a1b      	ldrb	r3, [r3, #8]
 8000d32:	488c      	ldr	r0, [pc, #560]	@ (8000f64 <_Z7appLorav+0x2bc>)
 8000d34:	f002 fec6 	bl	8003ac4 <_ZN10loraSelect10setCommandEPhhh>
			txCommandPointer->size,							// Inserta tamañp del comando
			txCommandPointer->responseSize);				// Inserta tamaño de respuesta
		stateLoraApp	= 2;								// Pasa a S2
 8000d38:	4b84      	ldr	r3, [pc, #528]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000d3a:	2202      	movs	r2, #2
 8000d3c:	701a      	strb	r2, [r3, #0]
		break;
 8000d3e:	e196      	b.n	800106e <_Z7appLorav+0x3c6>
	// S2 - WAIT FOR NEXT //
	////////////////////////

	case 2:

		if ( !loraDecision.enable() ){									// Si el chip esta habilitado
 8000d40:	4883      	ldr	r0, [pc, #524]	@ (8000f50 <_Z7appLorav+0x2a8>)
 8000d42:	f002 ffbd 	bl	8003cc0 <_ZN12loraDecision6enableEv>
 8000d46:	4603      	mov	r3, r0
 8000d48:	f083 0301 	eor.w	r3, r3, #1
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d003      	beq.n	8000d5a <_Z7appLorav+0xb2>
			stateLoraApp	= 6;										// Pasa a S6
 8000d52:	4b7e      	ldr	r3, [pc, #504]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000d54:	2206      	movs	r2, #6
 8000d56:	701a      	strb	r2, [r3, #0]
			stateLoraApp	= 1;										// Vuelve a S1
		}
		else{															// Si no
			stateLoraApp	= 2;										// Se queda en S2
		}
		break;
 8000d58:	e189      	b.n	800106e <_Z7appLorav+0x3c6>
		else if ( loraDecision.correct() && setupRN2903.finish() ){		// Si llegó la respuesta correcta y es la ultima
 8000d5a:	487d      	ldr	r0, [pc, #500]	@ (8000f50 <_Z7appLorav+0x2a8>)
 8000d5c:	f002 ffbc 	bl	8003cd8 <_ZN12loraDecision7correctEv>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d007      	beq.n	8000d76 <_Z7appLorav+0xce>
 8000d66:	487d      	ldr	r0, [pc, #500]	@ (8000f5c <_Z7appLorav+0x2b4>)
 8000d68:	f002 fd11 	bl	800378e <_ZN10loraRutine6finishEv>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <_Z7appLorav+0xce>
 8000d72:	2301      	movs	r3, #1
 8000d74:	e000      	b.n	8000d78 <_Z7appLorav+0xd0>
 8000d76:	2300      	movs	r3, #0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d003      	beq.n	8000d84 <_Z7appLorav+0xdc>
			stateLoraApp	= 3;										// Pasa a  S3
 8000d7c:	4b73      	ldr	r3, [pc, #460]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000d7e:	2203      	movs	r2, #3
 8000d80:	701a      	strb	r2, [r3, #0]
		break;
 8000d82:	e174      	b.n	800106e <_Z7appLorav+0x3c6>
		else if ( loraDecision.correct() ){								// Si solo es correctao
 8000d84:	4872      	ldr	r0, [pc, #456]	@ (8000f50 <_Z7appLorav+0x2a8>)
 8000d86:	f002 ffa7 	bl	8003cd8 <_ZN12loraDecision7correctEv>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d003      	beq.n	8000d98 <_Z7appLorav+0xf0>
			stateLoraApp	= 1;										// Vuelve a S1
 8000d90:	4b6e      	ldr	r3, [pc, #440]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	701a      	strb	r2, [r3, #0]
		break;
 8000d96:	e16a      	b.n	800106e <_Z7appLorav+0x3c6>
			stateLoraApp	= 2;										// Se queda en S2
 8000d98:	4b6c      	ldr	r3, [pc, #432]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000d9a:	2202      	movs	r2, #2
 8000d9c:	701a      	strb	r2, [r3, #0]
		break;
 8000d9e:	e166      	b.n	800106e <_Z7appLorav+0x3c6>
	// S3 - GET TX COMMAND //
	/////////////////////////

	case 3:

		if ( savedData ){										//
 8000da0:	4b71      	ldr	r3, [pc, #452]	@ (8000f68 <_Z7appLorav+0x2c0>)
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d021      	beq.n	8000dec <_Z7appLorav+0x144>
			qttyMessagesInputs2++;
 8000da8:	4b70      	ldr	r3, [pc, #448]	@ (8000f6c <_Z7appLorav+0x2c4>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	3301      	adds	r3, #1
 8000dae:	b2da      	uxtb	r2, r3
 8000db0:	4b6e      	ldr	r3, [pc, #440]	@ (8000f6c <_Z7appLorav+0x2c4>)
 8000db2:	701a      	strb	r2, [r3, #0]
			loraDecision.reset();								//
 8000db4:	4866      	ldr	r0, [pc, #408]	@ (8000f50 <_Z7appLorav+0x2a8>)
 8000db6:	f002 ff60 	bl	8003c7a <_ZN12loraDecision5resetEv>
			loopRN2903.reset();									//
 8000dba:	486d      	ldr	r0, [pc, #436]	@ (8000f70 <_Z7appLorav+0x2c8>)
 8000dbc:	f002 fcd5 	bl	800376a <_ZN10loraRutine5resetEv>
			txCommandPointer	= loopRN2903.command();			// Solicita comando
 8000dc0:	486b      	ldr	r0, [pc, #428]	@ (8000f70 <_Z7appLorav+0x2c8>)
 8000dc2:	f002 fca8 	bl	8003716 <_ZN10loraRutine7commandEv>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	4a65      	ldr	r2, [pc, #404]	@ (8000f60 <_Z7appLorav+0x2b8>)
 8000dca:	6013      	str	r3, [r2, #0]

			loraSelect.setCommand( txCommandPointer->command,	// Inserta puntero al comando
 8000dcc:	4b64      	ldr	r3, [pc, #400]	@ (8000f60 <_Z7appLorav+0x2b8>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	6859      	ldr	r1, [r3, #4]
 8000dd2:	4b63      	ldr	r3, [pc, #396]	@ (8000f60 <_Z7appLorav+0x2b8>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	781a      	ldrb	r2, [r3, #0]
 8000dd8:	4b61      	ldr	r3, [pc, #388]	@ (8000f60 <_Z7appLorav+0x2b8>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	7a1b      	ldrb	r3, [r3, #8]
 8000dde:	4861      	ldr	r0, [pc, #388]	@ (8000f64 <_Z7appLorav+0x2bc>)
 8000de0:	f002 fe70 	bl	8003ac4 <_ZN10loraSelect10setCommandEPhhh>
				txCommandPointer->size,							// Inserta tamañp del comando
				txCommandPointer->responseSize);				// Inserta tamaño de respuesta
			stateLoraApp	= 4;								// Pasa a S4
 8000de4:	4b59      	ldr	r3, [pc, #356]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000de6:	2204      	movs	r2, #4
 8000de8:	701a      	strb	r2, [r3, #0]
		}
		else{													// Si no
			stateLoraApp	= 3;								// Espera en S3
		}
		break;
 8000dea:	e140      	b.n	800106e <_Z7appLorav+0x3c6>
			stateLoraApp	= 3;								// Espera en S3
 8000dec:	4b57      	ldr	r3, [pc, #348]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000dee:	2203      	movs	r2, #3
 8000df0:	701a      	strb	r2, [r3, #0]
		break;
 8000df2:	e13c      	b.n	800106e <_Z7appLorav+0x3c6>
	////////////////////////////
	// S4 - WAIT FOR RESPONSE //
	////////////////////////////

	case 4:
		if ( !loraDecision.enable() ){			// Si el chip esta habilitado
 8000df4:	4856      	ldr	r0, [pc, #344]	@ (8000f50 <_Z7appLorav+0x2a8>)
 8000df6:	f002 ff63 	bl	8003cc0 <_ZN12loraDecision6enableEv>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	f083 0301 	eor.w	r3, r3, #1
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d003      	beq.n	8000e0e <_Z7appLorav+0x166>
			stateLoraApp	= 6;				// Pasa a S6
 8000e06:	4b51      	ldr	r3, [pc, #324]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000e08:	2206      	movs	r2, #6
 8000e0a:	701a      	strb	r2, [r3, #0]
			stateLoraApp	= 1;
		}
		else{									// Si no
			stateLoraApp	= 4;				// Se queda en S4
		}
		break;
 8000e0c:	e12f      	b.n	800106e <_Z7appLorav+0x3c6>
		else if ( loraDecision.correct() ){		// Si es correcto
 8000e0e:	4850      	ldr	r0, [pc, #320]	@ (8000f50 <_Z7appLorav+0x2a8>)
 8000e10:	f002 ff62 	bl	8003cd8 <_ZN12loraDecision7correctEv>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d003      	beq.n	8000e22 <_Z7appLorav+0x17a>
			stateLoraApp	= 5;				// Vuelve a S5
 8000e1a:	4b4c      	ldr	r3, [pc, #304]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000e1c:	2205      	movs	r2, #5
 8000e1e:	701a      	strb	r2, [r3, #0]
		break;
 8000e20:	e125      	b.n	800106e <_Z7appLorav+0x3c6>
		else if ( loraDecision.burn()){
 8000e22:	484b      	ldr	r0, [pc, #300]	@ (8000f50 <_Z7appLorav+0x2a8>)
 8000e24:	f002 ff64 	bl	8003cf0 <_ZN12loraDecision4burnEv>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d00c      	beq.n	8000e48 <_Z7appLorav+0x1a0>
			setupRN2903.reset();	// Reinicia rutina
 8000e2e:	484b      	ldr	r0, [pc, #300]	@ (8000f5c <_Z7appLorav+0x2b4>)
 8000e30:	f002 fc9b 	bl	800376a <_ZN10loraRutine5resetEv>
			chSetRN2903.reset();	// Reinicia rutina
 8000e34:	484f      	ldr	r0, [pc, #316]	@ (8000f74 <_Z7appLorav+0x2cc>)
 8000e36:	f002 fc98 	bl	800376a <_ZN10loraRutine5resetEv>
			loopRN2903.reset();		// Reinicia rutina
 8000e3a:	484d      	ldr	r0, [pc, #308]	@ (8000f70 <_Z7appLorav+0x2c8>)
 8000e3c:	f002 fc95 	bl	800376a <_ZN10loraRutine5resetEv>
			stateLoraApp	= 1;
 8000e40:	4b42      	ldr	r3, [pc, #264]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000e42:	2201      	movs	r2, #1
 8000e44:	701a      	strb	r2, [r3, #0]
		break;
 8000e46:	e112      	b.n	800106e <_Z7appLorav+0x3c6>
			stateLoraApp	= 4;				// Se queda en S4
 8000e48:	4b40      	ldr	r3, [pc, #256]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000e4a:	2204      	movs	r2, #4
 8000e4c:	701a      	strb	r2, [r3, #0]
		break;
 8000e4e:	e10e      	b.n	800106e <_Z7appLorav+0x3c6>
	////////////////////////////////
	// S5 - WAIT FOR NEXT MESSAGE //
	////////////////////////////////

	case 5:
		savedData = 0;								// Indica que se envia
 8000e50:	4b45      	ldr	r3, [pc, #276]	@ (8000f68 <_Z7appLorav+0x2c0>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	701a      	strb	r2, [r3, #0]
		countLoraApp++;								// Suma 1 al contador
 8000e56:	4b48      	ldr	r3, [pc, #288]	@ (8000f78 <_Z7appLorav+0x2d0>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	4a46      	ldr	r2, [pc, #280]	@ (8000f78 <_Z7appLorav+0x2d0>)
 8000e5e:	6013      	str	r3, [r2, #0]

		if ( !loraDecision.enable() ){				// Si el chip esta habilitado
 8000e60:	483b      	ldr	r0, [pc, #236]	@ (8000f50 <_Z7appLorav+0x2a8>)
 8000e62:	f002 ff2d 	bl	8003cc0 <_ZN12loraDecision6enableEv>
 8000e66:	4603      	mov	r3, r0
 8000e68:	f083 0301 	eor.w	r3, r3, #1
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d003      	beq.n	8000e7a <_Z7appLorav+0x1d2>
			stateLoraApp	= 6;					// Pasa a S6
 8000e72:	4b36      	ldr	r3, [pc, #216]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000e74:	2206      	movs	r2, #6
 8000e76:	701a      	strb	r2, [r3, #0]
		}
		else{										// Si no
			stateLoraApp	= 5;					// Espera
		}

		break;
 8000e78:	e0f9      	b.n	800106e <_Z7appLorav+0x3c6>
		else if ( countLoraApp >= limitLoraApp ){	// Si pasa el limite
 8000e7a:	4b3f      	ldr	r3, [pc, #252]	@ (8000f78 <_Z7appLorav+0x2d0>)
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	4b3f      	ldr	r3, [pc, #252]	@ (8000f7c <_Z7appLorav+0x2d4>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	429a      	cmp	r2, r3
 8000e84:	db09      	blt.n	8000e9a <_Z7appLorav+0x1f2>
			bussyRN2903		= 1;					// Habilita
 8000e86:	4b3e      	ldr	r3, [pc, #248]	@ (8000f80 <_Z7appLorav+0x2d8>)
 8000e88:	2201      	movs	r2, #1
 8000e8a:	701a      	strb	r2, [r3, #0]
			countLoraApp	= 0;					// Reinicia contador
 8000e8c:	4b3a      	ldr	r3, [pc, #232]	@ (8000f78 <_Z7appLorav+0x2d0>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
			stateLoraApp	= 3;					// Pasa a S3
 8000e92:	4b2e      	ldr	r3, [pc, #184]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000e94:	2203      	movs	r2, #3
 8000e96:	701a      	strb	r2, [r3, #0]
		break;
 8000e98:	e0e9      	b.n	800106e <_Z7appLorav+0x3c6>
			stateLoraApp	= 5;					// Espera
 8000e9a:	4b2c      	ldr	r3, [pc, #176]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000e9c:	2205      	movs	r2, #5
 8000e9e:	701a      	strb	r2, [r3, #0]
		break;
 8000ea0:	e0e5      	b.n	800106e <_Z7appLorav+0x3c6>
	////////////////////////
	// S6 - RESET RUTINES //
	////////////////////////

	case 6:
		setupRN2903.reset();	// Reinicia rutina
 8000ea2:	482e      	ldr	r0, [pc, #184]	@ (8000f5c <_Z7appLorav+0x2b4>)
 8000ea4:	f002 fc61 	bl	800376a <_ZN10loraRutine5resetEv>
		chSetRN2903.reset();	// Reinicia rutina
 8000ea8:	4832      	ldr	r0, [pc, #200]	@ (8000f74 <_Z7appLorav+0x2cc>)
 8000eaa:	f002 fc5e 	bl	800376a <_ZN10loraRutine5resetEv>
		loopRN2903.reset();		// Reinicia rutina
 8000eae:	4830      	ldr	r0, [pc, #192]	@ (8000f70 <_Z7appLorav+0x2c8>)
 8000eb0:	f002 fc5b 	bl	800376a <_ZN10loraRutine5resetEv>

		stateLoraApp	= 0;	// Vuelve a S0
 8000eb4:	4b25      	ldr	r3, [pc, #148]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	701a      	strb	r2, [r3, #0]
		break;
 8000eba:	e0d8      	b.n	800106e <_Z7appLorav+0x3c6>
	/////////////////////////
	// S7 - SET CH COMMAND //
	/////////////////////////

	case 7:
		loraDecision.reset();								// Reinicia decisiones
 8000ebc:	4824      	ldr	r0, [pc, #144]	@ (8000f50 <_Z7appLorav+0x2a8>)
 8000ebe:	f002 fedc 	bl	8003c7a <_ZN12loraDecision5resetEv>
		txCommandPointer	= chSetRN2903.command();		// Solicita comando
 8000ec2:	482c      	ldr	r0, [pc, #176]	@ (8000f74 <_Z7appLorav+0x2cc>)
 8000ec4:	f002 fc27 	bl	8003716 <_ZN10loraRutine7commandEv>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	4a25      	ldr	r2, [pc, #148]	@ (8000f60 <_Z7appLorav+0x2b8>)
 8000ecc:	6013      	str	r3, [r2, #0]
		loraSelect.setCommand( txCommandPointer->command,	// Inserta puntero al comando
 8000ece:	4b24      	ldr	r3, [pc, #144]	@ (8000f60 <_Z7appLorav+0x2b8>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	6859      	ldr	r1, [r3, #4]
 8000ed4:	4b22      	ldr	r3, [pc, #136]	@ (8000f60 <_Z7appLorav+0x2b8>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	781a      	ldrb	r2, [r3, #0]
 8000eda:	4b21      	ldr	r3, [pc, #132]	@ (8000f60 <_Z7appLorav+0x2b8>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	7a1b      	ldrb	r3, [r3, #8]
 8000ee0:	4820      	ldr	r0, [pc, #128]	@ (8000f64 <_Z7appLorav+0x2bc>)
 8000ee2:	f002 fdef 	bl	8003ac4 <_ZN10loraSelect10setCommandEPhhh>
				txCommandPointer->size,						// Inserta tamañp del comando
				txCommandPointer->responseSize );			// Inserta tamaño de respuesta
		stateLoraApp	= 8;								// Pasa a S2
 8000ee6:	4b19      	ldr	r3, [pc, #100]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000ee8:	2208      	movs	r2, #8
 8000eea:	701a      	strb	r2, [r3, #0]
		break;
 8000eec:	e0bf      	b.n	800106e <_Z7appLorav+0x3c6>
	/////////////////////////
	// S8 - CHECK RESPONSE //
	/////////////////////////

	case 8:
		if ( !loraDecision.enable() ){									// Si el chip esta habilitado
 8000eee:	4818      	ldr	r0, [pc, #96]	@ (8000f50 <_Z7appLorav+0x2a8>)
 8000ef0:	f002 fee6 	bl	8003cc0 <_ZN12loraDecision6enableEv>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	f083 0301 	eor.w	r3, r3, #1
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d003      	beq.n	8000f08 <_Z7appLorav+0x260>
			stateLoraApp	= 6;										// Pasa a S6
 8000f00:	4b12      	ldr	r3, [pc, #72]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000f02:	2206      	movs	r2, #6
 8000f04:	701a      	strb	r2, [r3, #0]
			stateLoraApp	= 7;										// Vuelve a S7
		}
		else{															// Si no
			stateLoraApp	= 8;										// Se queda en S8
		}
		break;
 8000f06:	e0b2      	b.n	800106e <_Z7appLorav+0x3c6>
		else if ( loraDecision.correct() && chSetRN2903.finish() ){		// Si llegó la respuesta correcta y es la ultima
 8000f08:	4811      	ldr	r0, [pc, #68]	@ (8000f50 <_Z7appLorav+0x2a8>)
 8000f0a:	f002 fee5 	bl	8003cd8 <_ZN12loraDecision7correctEv>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d007      	beq.n	8000f24 <_Z7appLorav+0x27c>
 8000f14:	4817      	ldr	r0, [pc, #92]	@ (8000f74 <_Z7appLorav+0x2cc>)
 8000f16:	f002 fc3a 	bl	800378e <_ZN10loraRutine6finishEv>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <_Z7appLorav+0x27c>
 8000f20:	2301      	movs	r3, #1
 8000f22:	e000      	b.n	8000f26 <_Z7appLorav+0x27e>
 8000f24:	2300      	movs	r3, #0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d006      	beq.n	8000f38 <_Z7appLorav+0x290>
			countChSet		= 10;										// Inicia contador en 10
 8000f2a:	4b16      	ldr	r3, [pc, #88]	@ (8000f84 <_Z7appLorav+0x2dc>)
 8000f2c:	220a      	movs	r2, #10
 8000f2e:	701a      	strb	r2, [r3, #0]
			stateLoraApp	= 9;										// Pasa a  S9
 8000f30:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000f32:	2209      	movs	r2, #9
 8000f34:	701a      	strb	r2, [r3, #0]
		break;
 8000f36:	e09a      	b.n	800106e <_Z7appLorav+0x3c6>
		else if ( loraDecision.correct() ){								// Si solo es correctao
 8000f38:	4805      	ldr	r0, [pc, #20]	@ (8000f50 <_Z7appLorav+0x2a8>)
 8000f3a:	f002 fecd 	bl	8003cd8 <_ZN12loraDecision7correctEv>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d021      	beq.n	8000f88 <_Z7appLorav+0x2e0>
			stateLoraApp	= 7;										// Vuelve a S7
 8000f44:	4b01      	ldr	r3, [pc, #4]	@ (8000f4c <_Z7appLorav+0x2a4>)
 8000f46:	2207      	movs	r2, #7
 8000f48:	701a      	strb	r2, [r3, #0]
		break;
 8000f4a:	e090      	b.n	800106e <_Z7appLorav+0x3c6>
 8000f4c:	20000008 	.word	0x20000008
 8000f50:	20000b80 	.word	0x20000b80
 8000f54:	20000170 	.word	0x20000170
 8000f58:	20000b6c 	.word	0x20000b6c
 8000f5c:	20000b90 	.word	0x20000b90
 8000f60:	200003f0 	.word	0x200003f0
 8000f64:	20000b88 	.word	0x20000b88
 8000f68:	200003c3 	.word	0x200003c3
 8000f6c:	2000050a 	.word	0x2000050a
 8000f70:	20000eb8 	.word	0x20000eb8
 8000f74:	20000d24 	.word	0x20000d24
 8000f78:	200003f4 	.word	0x200003f4
 8000f7c:	200003f8 	.word	0x200003f8
 8000f80:	200003c4 	.word	0x200003c4
 8000f84:	200003fc 	.word	0x200003fc
			stateLoraApp	= 8;										// Se queda en S8
 8000f88:	4b3a      	ldr	r3, [pc, #232]	@ (8001074 <_Z7appLorav+0x3cc>)
 8000f8a:	2208      	movs	r2, #8
 8000f8c:	701a      	strb	r2, [r3, #0]
		break;
 8000f8e:	e06e      	b.n	800106e <_Z7appLorav+0x3c6>
	///////////////////////////
	// S9 - GET LAST COMMAND //
	///////////////////////////

	case 9:
		loraDecision.reset();										// Reinicia decisiones
 8000f90:	4839      	ldr	r0, [pc, #228]	@ (8001078 <_Z7appLorav+0x3d0>)
 8000f92:	f002 fe72 	bl	8003c7a <_ZN12loraDecision5resetEv>
		macSetCh10_RN2903[18]	= uint8_t(countChSet/10) + '0';		// Inserta decena del contador
 8000f96:	4b39      	ldr	r3, [pc, #228]	@ (800107c <_Z7appLorav+0x3d4>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	4a39      	ldr	r2, [pc, #228]	@ (8001080 <_Z7appLorav+0x3d8>)
 8000f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa0:	08db      	lsrs	r3, r3, #3
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	3330      	adds	r3, #48	@ 0x30
 8000fa6:	b2da      	uxtb	r2, r3
 8000fa8:	4b36      	ldr	r3, [pc, #216]	@ (8001084 <_Z7appLorav+0x3dc>)
 8000faa:	749a      	strb	r2, [r3, #18]
		macSetCh10_RN2903[19]	= countChSet%10 + '0';				// Inserta unidad de contador
 8000fac:	4b33      	ldr	r3, [pc, #204]	@ (800107c <_Z7appLorav+0x3d4>)
 8000fae:	781a      	ldrb	r2, [r3, #0]
 8000fb0:	4b33      	ldr	r3, [pc, #204]	@ (8001080 <_Z7appLorav+0x3d8>)
 8000fb2:	fba3 1302 	umull	r1, r3, r3, r2
 8000fb6:	08d9      	lsrs	r1, r3, #3
 8000fb8:	460b      	mov	r3, r1
 8000fba:	009b      	lsls	r3, r3, #2
 8000fbc:	440b      	add	r3, r1
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	3330      	adds	r3, #48	@ 0x30
 8000fc6:	b2da      	uxtb	r2, r3
 8000fc8:	4b2e      	ldr	r3, [pc, #184]	@ (8001084 <_Z7appLorav+0x3dc>)
 8000fca:	74da      	strb	r2, [r3, #19]
		loraSelect.setCommand( txCommandPointer->command,			// Fija comando en la salida
 8000fcc:	4b2e      	ldr	r3, [pc, #184]	@ (8001088 <_Z7appLorav+0x3e0>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	6859      	ldr	r1, [r3, #4]
 8000fd2:	4b2d      	ldr	r3, [pc, #180]	@ (8001088 <_Z7appLorav+0x3e0>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	781a      	ldrb	r2, [r3, #0]
 8000fd8:	4b2b      	ldr	r3, [pc, #172]	@ (8001088 <_Z7appLorav+0x3e0>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	7a1b      	ldrb	r3, [r3, #8]
 8000fde:	482b      	ldr	r0, [pc, #172]	@ (800108c <_Z7appLorav+0x3e4>)
 8000fe0:	f002 fd70 	bl	8003ac4 <_ZN10loraSelect10setCommandEPhhh>
				txCommandPointer->size,								// Inserta tamañp del comando
				txCommandPointer->responseSize);					// Inserta tamaño de respuesta
		stateLoraApp	= 10;										// Pasa a S10
 8000fe4:	4b23      	ldr	r3, [pc, #140]	@ (8001074 <_Z7appLorav+0x3cc>)
 8000fe6:	220a      	movs	r2, #10
 8000fe8:	701a      	strb	r2, [r3, #0]
		break;
 8000fea:	e040      	b.n	800106e <_Z7appLorav+0x3c6>
	//////////////////////////
	// S10 - CHECK RESPONSE //
	//////////////////////////

	case 10:
		if ( !loraDecision.enable() ){									// Si el chip esta habilitado
 8000fec:	4822      	ldr	r0, [pc, #136]	@ (8001078 <_Z7appLorav+0x3d0>)
 8000fee:	f002 fe67 	bl	8003cc0 <_ZN12loraDecision6enableEv>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	f083 0301 	eor.w	r3, r3, #1
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d003      	beq.n	8001006 <_Z7appLorav+0x35e>
			stateLoraApp	= 6;										// Pasa a S6
 8000ffe:	4b1d      	ldr	r3, [pc, #116]	@ (8001074 <_Z7appLorav+0x3cc>)
 8001000:	2206      	movs	r2, #6
 8001002:	701a      	strb	r2, [r3, #0]
			stateLoraApp	= 9;										// Vuelve a S9
		}
		else{															// Si no
			stateLoraApp	= 10;										// Se queda en S10
		}
		break;
 8001004:	e033      	b.n	800106e <_Z7appLorav+0x3c6>
		else if ( loraDecision.correct() && countChSet == 71 ){			// Si llegó la respuesta correcta y es la ultima
 8001006:	481c      	ldr	r0, [pc, #112]	@ (8001078 <_Z7appLorav+0x3d0>)
 8001008:	f002 fe66 	bl	8003cd8 <_ZN12loraDecision7correctEv>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d005      	beq.n	800101e <_Z7appLorav+0x376>
 8001012:	4b1a      	ldr	r3, [pc, #104]	@ (800107c <_Z7appLorav+0x3d4>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2b47      	cmp	r3, #71	@ 0x47
 8001018:	d101      	bne.n	800101e <_Z7appLorav+0x376>
 800101a:	2301      	movs	r3, #1
 800101c:	e000      	b.n	8001020 <_Z7appLorav+0x378>
 800101e:	2300      	movs	r3, #0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d00c      	beq.n	800103e <_Z7appLorav+0x396>
			macSetCh10_RN2903[18]	= '1';								// Fija comando en valor original '1'
 8001024:	4b17      	ldr	r3, [pc, #92]	@ (8001084 <_Z7appLorav+0x3dc>)
 8001026:	2231      	movs	r2, #49	@ 0x31
 8001028:	749a      	strb	r2, [r3, #18]
			macSetCh10_RN2903[19]	= '0';								// Fija comando en valor original '0'
 800102a:	4b16      	ldr	r3, [pc, #88]	@ (8001084 <_Z7appLorav+0x3dc>)
 800102c:	2230      	movs	r2, #48	@ 0x30
 800102e:	74da      	strb	r2, [r3, #19]
			countChSet		= 10;										// Reinicia contador en 10
 8001030:	4b12      	ldr	r3, [pc, #72]	@ (800107c <_Z7appLorav+0x3d4>)
 8001032:	220a      	movs	r2, #10
 8001034:	701a      	strb	r2, [r3, #0]
			stateLoraApp	= 1;										// Pasa a  S3
 8001036:	4b0f      	ldr	r3, [pc, #60]	@ (8001074 <_Z7appLorav+0x3cc>)
 8001038:	2201      	movs	r2, #1
 800103a:	701a      	strb	r2, [r3, #0]
		break;
 800103c:	e017      	b.n	800106e <_Z7appLorav+0x3c6>
		else if ( loraDecision.correct() ){								// Si solo es correctao
 800103e:	480e      	ldr	r0, [pc, #56]	@ (8001078 <_Z7appLorav+0x3d0>)
 8001040:	f002 fe4a 	bl	8003cd8 <_ZN12loraDecision7correctEv>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d009      	beq.n	800105e <_Z7appLorav+0x3b6>
			countChSet++;												// Suma 1 al contador
 800104a:	4b0c      	ldr	r3, [pc, #48]	@ (800107c <_Z7appLorav+0x3d4>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	3301      	adds	r3, #1
 8001050:	b2da      	uxtb	r2, r3
 8001052:	4b0a      	ldr	r3, [pc, #40]	@ (800107c <_Z7appLorav+0x3d4>)
 8001054:	701a      	strb	r2, [r3, #0]
			stateLoraApp	= 9;										// Vuelve a S9
 8001056:	4b07      	ldr	r3, [pc, #28]	@ (8001074 <_Z7appLorav+0x3cc>)
 8001058:	2209      	movs	r2, #9
 800105a:	701a      	strb	r2, [r3, #0]
		break;
 800105c:	e007      	b.n	800106e <_Z7appLorav+0x3c6>
			stateLoraApp	= 10;										// Se queda en S10
 800105e:	4b05      	ldr	r3, [pc, #20]	@ (8001074 <_Z7appLorav+0x3cc>)
 8001060:	220a      	movs	r2, #10
 8001062:	701a      	strb	r2, [r3, #0]
		break;
 8001064:	e003      	b.n	800106e <_Z7appLorav+0x3c6>

	default:
		stateLoraApp	= 0;
 8001066:	4b03      	ldr	r3, [pc, #12]	@ (8001074 <_Z7appLorav+0x3cc>)
 8001068:	2200      	movs	r2, #0
 800106a:	701a      	strb	r2, [r3, #0]
		break;
 800106c:	bf00      	nop
	}
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	20000008 	.word	0x20000008
 8001078:	20000b80 	.word	0x20000b80
 800107c:	200003fc 	.word	0x200003fc
 8001080:	cccccccd 	.word	0xcccccccd
 8001084:	20000378 	.word	0x20000378
 8001088:	200003f0 	.word	0x200003f0
 800108c:	20000b88 	.word	0x20000b88

08001090 <_Z10uint2hex_Ah>:

uint8_t uint2hex_A( uint8_t number ){
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	71fb      	strb	r3, [r7, #7]
	uint8_t value = (number >> 4 & 0x0F);
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	091b      	lsrs	r3, r3, #4
 800109e:	73fb      	strb	r3, [r7, #15]

	switch ( value ){
 80010a0:	7bfb      	ldrb	r3, [r7, #15]
 80010a2:	2b0f      	cmp	r3, #15
 80010a4:	d852      	bhi.n	800114c <_Z10uint2hex_Ah+0xbc>
 80010a6:	a201      	add	r2, pc, #4	@ (adr r2, 80010ac <_Z10uint2hex_Ah+0x1c>)
 80010a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ac:	080010ed 	.word	0x080010ed
 80010b0:	080010f3 	.word	0x080010f3
 80010b4:	080010f9 	.word	0x080010f9
 80010b8:	080010ff 	.word	0x080010ff
 80010bc:	08001105 	.word	0x08001105
 80010c0:	0800110b 	.word	0x0800110b
 80010c4:	08001111 	.word	0x08001111
 80010c8:	08001117 	.word	0x08001117
 80010cc:	0800111d 	.word	0x0800111d
 80010d0:	08001123 	.word	0x08001123
 80010d4:	08001129 	.word	0x08001129
 80010d8:	0800112f 	.word	0x0800112f
 80010dc:	08001135 	.word	0x08001135
 80010e0:	0800113b 	.word	0x0800113b
 80010e4:	08001141 	.word	0x08001141
 80010e8:	08001147 	.word	0x08001147
	case 0:
		value = '0';
 80010ec:	2330      	movs	r3, #48	@ 0x30
 80010ee:	73fb      	strb	r3, [r7, #15]
		break;
 80010f0:	e02c      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 1:
		value = '1';
 80010f2:	2331      	movs	r3, #49	@ 0x31
 80010f4:	73fb      	strb	r3, [r7, #15]
		break;
 80010f6:	e029      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 2:
		value = '2';
 80010f8:	2332      	movs	r3, #50	@ 0x32
 80010fa:	73fb      	strb	r3, [r7, #15]
		break;
 80010fc:	e026      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 3:
		value = '3';
 80010fe:	2333      	movs	r3, #51	@ 0x33
 8001100:	73fb      	strb	r3, [r7, #15]
		break;
 8001102:	e023      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 4:
		value = '4';
 8001104:	2334      	movs	r3, #52	@ 0x34
 8001106:	73fb      	strb	r3, [r7, #15]
		break;
 8001108:	e020      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 5:
		value = '5';
 800110a:	2335      	movs	r3, #53	@ 0x35
 800110c:	73fb      	strb	r3, [r7, #15]
		break;
 800110e:	e01d      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 6:
		value = '6';
 8001110:	2336      	movs	r3, #54	@ 0x36
 8001112:	73fb      	strb	r3, [r7, #15]
		break;
 8001114:	e01a      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 7:
		value = '7';
 8001116:	2337      	movs	r3, #55	@ 0x37
 8001118:	73fb      	strb	r3, [r7, #15]
		break;
 800111a:	e017      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 8:
		value = '8';
 800111c:	2338      	movs	r3, #56	@ 0x38
 800111e:	73fb      	strb	r3, [r7, #15]
		break;
 8001120:	e014      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 9:
		value = '9';
 8001122:	2339      	movs	r3, #57	@ 0x39
 8001124:	73fb      	strb	r3, [r7, #15]
		break;
 8001126:	e011      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 10:
		value = 'A';
 8001128:	2341      	movs	r3, #65	@ 0x41
 800112a:	73fb      	strb	r3, [r7, #15]
		break;
 800112c:	e00e      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 11:
		value = 'B';
 800112e:	2342      	movs	r3, #66	@ 0x42
 8001130:	73fb      	strb	r3, [r7, #15]
		break;
 8001132:	e00b      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 12:
		value = 'C';
 8001134:	2343      	movs	r3, #67	@ 0x43
 8001136:	73fb      	strb	r3, [r7, #15]
		break;
 8001138:	e008      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 13:
		value = 'D';
 800113a:	2344      	movs	r3, #68	@ 0x44
 800113c:	73fb      	strb	r3, [r7, #15]
		break;
 800113e:	e005      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 14:
		value = 'E';
 8001140:	2345      	movs	r3, #69	@ 0x45
 8001142:	73fb      	strb	r3, [r7, #15]
		break;
 8001144:	e002      	b.n	800114c <_Z10uint2hex_Ah+0xbc>

	case 15:
		value = 'F';
 8001146:	2346      	movs	r3, #70	@ 0x46
 8001148:	73fb      	strb	r3, [r7, #15]
		break;
 800114a:	bf00      	nop
	}
	return  value;
 800114c:	7bfb      	ldrb	r3, [r7, #15]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop

0800115c <_Z10uint2hex_Bh>:

uint8_t uint2hex_B( uint8_t number ){
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	71fb      	strb	r3, [r7, #7]
	uint8_t value = (number & 0x0F);
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	f003 030f 	and.w	r3, r3, #15
 800116c:	73fb      	strb	r3, [r7, #15]

	switch ( value ){
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b0f      	cmp	r3, #15
 8001172:	d853      	bhi.n	800121c <_Z10uint2hex_Bh+0xc0>
 8001174:	a201      	add	r2, pc, #4	@ (adr r2, 800117c <_Z10uint2hex_Bh+0x20>)
 8001176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800117a:	bf00      	nop
 800117c:	080011bd 	.word	0x080011bd
 8001180:	080011c3 	.word	0x080011c3
 8001184:	080011c9 	.word	0x080011c9
 8001188:	080011cf 	.word	0x080011cf
 800118c:	080011d5 	.word	0x080011d5
 8001190:	080011db 	.word	0x080011db
 8001194:	080011e1 	.word	0x080011e1
 8001198:	080011e7 	.word	0x080011e7
 800119c:	080011ed 	.word	0x080011ed
 80011a0:	080011f3 	.word	0x080011f3
 80011a4:	080011f9 	.word	0x080011f9
 80011a8:	080011ff 	.word	0x080011ff
 80011ac:	08001205 	.word	0x08001205
 80011b0:	0800120b 	.word	0x0800120b
 80011b4:	08001211 	.word	0x08001211
 80011b8:	08001217 	.word	0x08001217
	case 0:
		value = '0';
 80011bc:	2330      	movs	r3, #48	@ 0x30
 80011be:	73fb      	strb	r3, [r7, #15]
		break;
 80011c0:	e02c      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 1:
		value = '1';
 80011c2:	2331      	movs	r3, #49	@ 0x31
 80011c4:	73fb      	strb	r3, [r7, #15]
		break;
 80011c6:	e029      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 2:
		value = '2';
 80011c8:	2332      	movs	r3, #50	@ 0x32
 80011ca:	73fb      	strb	r3, [r7, #15]
		break;
 80011cc:	e026      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 3:
		value = '3';
 80011ce:	2333      	movs	r3, #51	@ 0x33
 80011d0:	73fb      	strb	r3, [r7, #15]
		break;
 80011d2:	e023      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 4:
		value = '4';
 80011d4:	2334      	movs	r3, #52	@ 0x34
 80011d6:	73fb      	strb	r3, [r7, #15]
		break;
 80011d8:	e020      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 5:
		value = '5';
 80011da:	2335      	movs	r3, #53	@ 0x35
 80011dc:	73fb      	strb	r3, [r7, #15]
		break;
 80011de:	e01d      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 6:
		value = '6';
 80011e0:	2336      	movs	r3, #54	@ 0x36
 80011e2:	73fb      	strb	r3, [r7, #15]
		break;
 80011e4:	e01a      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 7:
		value = '7';
 80011e6:	2337      	movs	r3, #55	@ 0x37
 80011e8:	73fb      	strb	r3, [r7, #15]
		break;
 80011ea:	e017      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 8:
		value = '8';
 80011ec:	2338      	movs	r3, #56	@ 0x38
 80011ee:	73fb      	strb	r3, [r7, #15]
		break;
 80011f0:	e014      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 9:
		value = '9';
 80011f2:	2339      	movs	r3, #57	@ 0x39
 80011f4:	73fb      	strb	r3, [r7, #15]
		break;
 80011f6:	e011      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 10:
		value = 'A';
 80011f8:	2341      	movs	r3, #65	@ 0x41
 80011fa:	73fb      	strb	r3, [r7, #15]
		break;
 80011fc:	e00e      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 11:
		value = 'B';
 80011fe:	2342      	movs	r3, #66	@ 0x42
 8001200:	73fb      	strb	r3, [r7, #15]
		break;
 8001202:	e00b      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 12:
		value = 'C';
 8001204:	2343      	movs	r3, #67	@ 0x43
 8001206:	73fb      	strb	r3, [r7, #15]
		break;
 8001208:	e008      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 13:
		value = 'D';
 800120a:	2344      	movs	r3, #68	@ 0x44
 800120c:	73fb      	strb	r3, [r7, #15]
		break;
 800120e:	e005      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 14:
		value = 'E';
 8001210:	2345      	movs	r3, #69	@ 0x45
 8001212:	73fb      	strb	r3, [r7, #15]
		break;
 8001214:	e002      	b.n	800121c <_Z10uint2hex_Bh+0xc0>

	case 15:
		value = 'F';
 8001216:	2346      	movs	r3, #70	@ 0x46
 8001218:	73fb      	strb	r3, [r7, #15]
		break;
 800121a:	bf00      	nop
	}
	return  value;
 800121c:	7bfb      	ldrb	r3, [r7, #15]
}
 800121e:	4618      	mov	r0, r3
 8001220:	3714      	adds	r7, #20
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop

0800122c <_Z41__static_initialization_and_destruction_0ii>:
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
 8001234:	6039      	str	r1, [r7, #0]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2b01      	cmp	r3, #1
 800123a:	d10d      	bne.n	8001258 <_Z41__static_initialization_and_destruction_0ii+0x2c>
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001242:	4293      	cmp	r3, r2
 8001244:	d108      	bne.n	8001258 <_Z41__static_initialization_and_destruction_0ii+0x2c>
int limitLoraApp = 5000/superloop;
 8001246:	4b07      	ldr	r3, [pc, #28]	@ (8001264 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	461a      	mov	r2, r3
 800124c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001250:	fb93 f3f2 	sdiv	r3, r3, r2
 8001254:	4a04      	ldr	r2, [pc, #16]	@ (8001268 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8001256:	6013      	str	r3, [r2, #0]
}
 8001258:	bf00      	nop
 800125a:	370c      	adds	r7, #12
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	20000395 	.word	0x20000395
 8001268:	200003f8 	.word	0x200003f8

0800126c <_GLOBAL__sub_I_stateContent>:
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
 8001270:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001274:	2001      	movs	r0, #1
 8001276:	f7ff ffd9 	bl	800122c <_Z41__static_initialization_and_destruction_0ii>
 800127a:	bd80      	pop	{r7, pc}

0800127c <_ZN12fifoCommands9availableEv>:

///////////////
// AVAILABLE //
///////////////

bool fifoCommands::available(){		// Indica si hay elementos en Fifo
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
	return this->bussy;				// Retorna flag
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
}
 800128a:	4618      	mov	r0, r3
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <_ZN12fifoCommands3addEPhh>:

/////////////////
// ADD COMMAND //
/////////////////

void fifoCommands::add( uint8_t *command, uint8_t size ){
 8001296:	b480      	push	{r7}
 8001298:	b087      	sub	sp, #28
 800129a:	af00      	add	r7, sp, #0
 800129c:	60f8      	str	r0, [r7, #12]
 800129e:	60b9      	str	r1, [r7, #8]
 80012a0:	4613      	mov	r3, r2
 80012a2:	71fb      	strb	r3, [r7, #7]
	uint8_t i;															// Crea variable

	if ( this->index < 10 ){											// Si el indice es menor a 10
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80012aa:	2b09      	cmp	r3, #9
 80012ac:	d828      	bhi.n	8001300 <_ZN12fifoCommands3addEPhh+0x6a>
		for( i = 0; i < size ; i++){									// Recorre el largo del comando
 80012ae:	2300      	movs	r3, #0
 80012b0:	75fb      	strb	r3, [r7, #23]
 80012b2:	e010      	b.n	80012d6 <_ZN12fifoCommands3addEPhh+0x40>
			*(this->rxCommand[this->index] + i)  = *(command + i);		// Copia valores del comando
 80012b4:	7dfb      	ldrb	r3, [r7, #23]
 80012b6:	68ba      	ldr	r2, [r7, #8]
 80012b8:	441a      	add	r2, r3
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80012c0:	68f9      	ldr	r1, [r7, #12]
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	440b      	add	r3, r1
 80012c6:	6859      	ldr	r1, [r3, #4]
 80012c8:	7dfb      	ldrb	r3, [r7, #23]
 80012ca:	440b      	add	r3, r1
 80012cc:	7812      	ldrb	r2, [r2, #0]
 80012ce:	701a      	strb	r2, [r3, #0]
		for( i = 0; i < size ; i++){									// Recorre el largo del comando
 80012d0:	7dfb      	ldrb	r3, [r7, #23]
 80012d2:	3301      	adds	r3, #1
 80012d4:	75fb      	strb	r3, [r7, #23]
 80012d6:	7dfa      	ldrb	r2, [r7, #23]
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d3ea      	bcc.n	80012b4 <_ZN12fifoCommands3addEPhh+0x1e>
		}
		this->index++;													// Suma 1 al indice
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80012e4:	3301      	adds	r3, #1
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		this->full 	= 0;												// Indica que no está full
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	2200      	movs	r2, #0
 80012f2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		this->bussy	= 1;												// Indica que hay elementos
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	2201      	movs	r2, #1
 80012fa:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	}
	else{																// Si no
		this->bussy	= 1;												// Indica que hay elementos
		this->full 	= 1;												// Indica que esta full
	}
}
 80012fe:	e007      	b.n	8001310 <_ZN12fifoCommands3addEPhh+0x7a>
		this->bussy	= 1;												// Indica que hay elementos
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	2201      	movs	r2, #1
 8001304:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		this->full 	= 1;												// Indica que esta full
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	2201      	movs	r2, #1
 800130c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8001310:	bf00      	nop
 8001312:	371c      	adds	r7, #28
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <_ZN12fifoCommands4readEPhh>:
//////////////////

/*
 * El output de esta operacion es la variable *buffer que a su vez es una entrada
 */
void fifoCommands::read( uint8_t *buffer, uint8_t size ){
 800131c:	b480      	push	{r7}
 800131e:	b087      	sub	sp, #28
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	60b9      	str	r1, [r7, #8]
 8001326:	4613      	mov	r3, r2
 8001328:	71fb      	strb	r3, [r7, #7]
	uint8_t i;																// Crea variable
	uint8_t j;																// Crea variable

	if ( this->index > 0 ){													// Si el indice es mayo a 0
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001330:	2b00      	cmp	r3, #0
 8001332:	d040      	beq.n	80013b6 <_ZN12fifoCommands4readEPhh+0x9a>
		for (i = 0; i < size; i++){											// Recorre largo del comando
 8001334:	2300      	movs	r3, #0
 8001336:	75fb      	strb	r3, [r7, #23]
 8001338:	e00b      	b.n	8001352 <_ZN12fifoCommands4readEPhh+0x36>
			buffer[i]	= this->rxCommand_0[i];								// Copia comando en buffer
 800133a:	7dfa      	ldrb	r2, [r7, #23]
 800133c:	7dfb      	ldrb	r3, [r7, #23]
 800133e:	68b9      	ldr	r1, [r7, #8]
 8001340:	440b      	add	r3, r1
 8001342:	68f9      	ldr	r1, [r7, #12]
 8001344:	440a      	add	r2, r1
 8001346:	f892 202f 	ldrb.w	r2, [r2, #47]	@ 0x2f
 800134a:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < size; i++){											// Recorre largo del comando
 800134c:	7dfb      	ldrb	r3, [r7, #23]
 800134e:	3301      	adds	r3, #1
 8001350:	75fb      	strb	r3, [r7, #23]
 8001352:	7dfa      	ldrb	r2, [r7, #23]
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	429a      	cmp	r2, r3
 8001358:	d3ef      	bcc.n	800133a <_ZN12fifoCommands4readEPhh+0x1e>
		}

		for (i = 0; i < this->index; i++){									// Recorre Fifo ocupada
 800135a:	2300      	movs	r3, #0
 800135c:	75fb      	strb	r3, [r7, #23]
 800135e:	e01c      	b.n	800139a <_ZN12fifoCommands4readEPhh+0x7e>
			for (j = 0; j < 10; j++){										// Recorre elementos de comando
 8001360:	2300      	movs	r3, #0
 8001362:	75bb      	strb	r3, [r7, #22]
 8001364:	e013      	b.n	800138e <_ZN12fifoCommands4readEPhh+0x72>
				*(this->rxCommand[i] + j) = *(this->rxCommand[i + 1] + j);	// Realiza un shift de los comandos en fifo
 8001366:	7dfb      	ldrb	r3, [r7, #23]
 8001368:	3301      	adds	r3, #1
 800136a:	68fa      	ldr	r2, [r7, #12]
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	4413      	add	r3, r2
 8001370:	685a      	ldr	r2, [r3, #4]
 8001372:	7dbb      	ldrb	r3, [r7, #22]
 8001374:	441a      	add	r2, r3
 8001376:	7dfb      	ldrb	r3, [r7, #23]
 8001378:	68f9      	ldr	r1, [r7, #12]
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	440b      	add	r3, r1
 800137e:	6859      	ldr	r1, [r3, #4]
 8001380:	7dbb      	ldrb	r3, [r7, #22]
 8001382:	440b      	add	r3, r1
 8001384:	7812      	ldrb	r2, [r2, #0]
 8001386:	701a      	strb	r2, [r3, #0]
			for (j = 0; j < 10; j++){										// Recorre elementos de comando
 8001388:	7dbb      	ldrb	r3, [r7, #22]
 800138a:	3301      	adds	r3, #1
 800138c:	75bb      	strb	r3, [r7, #22]
 800138e:	7dbb      	ldrb	r3, [r7, #22]
 8001390:	2b09      	cmp	r3, #9
 8001392:	d9e8      	bls.n	8001366 <_ZN12fifoCommands4readEPhh+0x4a>
		for (i = 0; i < this->index; i++){									// Recorre Fifo ocupada
 8001394:	7dfb      	ldrb	r3, [r7, #23]
 8001396:	3301      	adds	r3, #1
 8001398:	75fb      	strb	r3, [r7, #23]
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80013a0:	7dfa      	ldrb	r2, [r7, #23]
 80013a2:	429a      	cmp	r2, r3
 80013a4:	d3dc      	bcc.n	8001360 <_ZN12fifoCommands4readEPhh+0x44>
			}
		}
		this->index--;														// Resta 1 en largo de fifo ocupada
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80013ac:	3b01      	subs	r3, #1
 80013ae:	b2da      	uxtb	r2, r3
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	}

	if ( this->index == 0){													// Si el largo es 0
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d103      	bne.n	80013c8 <_ZN12fifoCommands4readEPhh+0xac>
		this->bussy	= 0;													// Indica que no está ocupada
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	}
}
 80013c8:	bf00      	nop
 80013ca:	371c      	adds	r7, #28
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <_ZN8fifoUartC1Ev>:


/********************/

fifoUart::fifoUart(){
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
	this->finalElement = this->elements;	// Cuando se construye la fifo
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f103 020c 	add.w	r2, r3, #12
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	601a      	str	r2, [r3, #0]
											// El puntero de ultimo elemento
											// Apunta al primer elemento de la cadena
}
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4618      	mov	r0, r3
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <_ZN8fifoUart13insertElementEh>:

////////////////////
// INSERT ELEMENT //
////////////////////

bool fifoUart::insertElement( uint8_t element ){
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	460b      	mov	r3, r1
 80013fe:	70fb      	strb	r3, [r7, #3]

	if (!(this->bussyFifo)){							// Si no está lleno
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	795b      	ldrb	r3, [r3, #5]
 8001404:	f083 0301 	eor.w	r3, r3, #1
 8001408:	b2db      	uxtb	r3, r3
 800140a:	2b00      	cmp	r3, #0
 800140c:	d00d      	beq.n	800142a <_ZN8fifoUart13insertElementEh+0x36>
		*this->finalElement	= element;					// Inserta elemento
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	78fa      	ldrb	r2, [r7, #3]
 8001414:	701a      	strb	r2, [r3, #0]
		this->finalElement = this->finalElement + 1;	// Suma 1 al puntero
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	1c5a      	adds	r2, r3, #1
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	601a      	str	r2, [r3, #0]
		this->large++;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	1c5a      	adds	r2, r3, #1
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	609a      	str	r2, [r3, #8]
	}

	if ( this->finalElement == &this->elements[50] ){	// Si el puntero es el último del array
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	333e      	adds	r3, #62	@ 0x3e
 8001432:	429a      	cmp	r2, r3
 8001434:	d103      	bne.n	800143e <_ZN8fifoUart13insertElementEh+0x4a>
		this->bussyFifo	= 1;							// Indica que se lleno el buffer
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2201      	movs	r2, #1
 800143a:	715a      	strb	r2, [r3, #5]
 800143c:	e002      	b.n	8001444 <_ZN8fifoUart13insertElementEh+0x50>
	}
	else{												// Si no
		this->bussyFifo	= 0;							// Indica que no se ha llenado
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2200      	movs	r2, #0
 8001442:	715a      	strb	r2, [r3, #5]
	}

	return !(this->bussyFifo);							// 1: Se insertó correctamente
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	795b      	ldrb	r3, [r3, #5]
 8001448:	f083 0301 	eor.w	r3, r3, #1
 800144c:	b2db      	uxtb	r3, r3
														// 0: No se inserto por Fifo llena
}
 800144e:	4618      	mov	r0, r3
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr

0800145a <_ZN8fifoUart11readElementEv>:

//////////////////
// READ ELEMENT //
//////////////////

uint8_t fifoUart::readElement(){
 800145a:	b480      	push	{r7}
 800145c:	b085      	sub	sp, #20
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]

	uint8_t elementy	= this->elements[0];							// Copia primer valor en fifo
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	7b1b      	ldrb	r3, [r3, #12]
 8001466:	72fb      	strb	r3, [r7, #11]

	for (uint8_t *j = this->elements; j < this->finalElement; j++){		// Recorre los elementos de fifo
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	330c      	adds	r3, #12
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	e006      	b.n	800147e <_ZN8fifoUart11readElementEv+0x24>
		*j	= *(j+1);													// Copia el elemento siguiente
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	785a      	ldrb	r2, [r3, #1]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	701a      	strb	r2, [r3, #0]
	for (uint8_t *j = this->elements; j < this->finalElement; j++){		// Recorre los elementos de fifo
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	3301      	adds	r3, #1
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	68fa      	ldr	r2, [r7, #12]
 8001484:	429a      	cmp	r2, r3
 8001486:	d3f3      	bcc.n	8001470 <_ZN8fifoUart11readElementEv+0x16>
	}

	*this->finalElement = 0;											// Rellena el último valor con 0
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2200      	movs	r2, #0
 800148e:	701a      	strb	r2, [r3, #0]

	if (this->finalElement != this->elements){							// Si el último elemento no es el primero
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	330c      	adds	r3, #12
 8001498:	429a      	cmp	r2, r3
 800149a:	d00d      	beq.n	80014b8 <_ZN8fifoUart11readElementEv+0x5e>
		this->finalElement	= this->finalElement - 1;					//  Resta una posición al elemento final
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	1e5a      	subs	r2, r3, #1
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	601a      	str	r2, [r3, #0]
		this->emptyFifo	= 0;											// Indica que fifo no esta vacia
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	711a      	strb	r2, [r3, #4]
		this->large--;													// Quita 1 al largo
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	1e5a      	subs	r2, r3, #1
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	e002      	b.n	80014be <_ZN8fifoUart11readElementEv+0x64>
	}
	else{																// Si no
		this->emptyFifo	= 1;											// Indica que fifo esta vacia
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2201      	movs	r2, #1
 80014bc:	711a      	strb	r2, [r3, #4]
	}

	return elementy;													// Retorna elementos a leer
 80014be:	7afb      	ldrb	r3, [r7, #11]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3714      	adds	r7, #20
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr

080014cc <_ZN8fifoUart9availableEv>:

///////////////
// AVAILABLE //
///////////////

bool fifoUart::available(){
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
	if (this->finalElement == &this->elements[0]){		// Si el puntero está apuntando
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	330c      	adds	r3, #12
 80014dc:	429a      	cmp	r2, r3
 80014de:	d103      	bne.n	80014e8 <_ZN8fifoUart9availableEv+0x1c>
														// al primer elemento de la fifo
		this->emptyFifo	= 1;							// Indica que la fifo esta vacia
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2201      	movs	r2, #1
 80014e4:	711a      	strb	r2, [r3, #4]
 80014e6:	e002      	b.n	80014ee <_ZN8fifoUart9availableEv+0x22>
	}
	else{												// Sino
		this->emptyFifo	= 0;							// Indica que la fifo contiene elementos
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2200      	movs	r2, #0
 80014ec:	711a      	strb	r2, [r3, #4]
	}
	return !(this->emptyFifo);							// 1: Elementos disponibles
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	791b      	ldrb	r3, [r3, #4]
 80014f2:	f083 0301 	eor.w	r3, r3, #1
 80014f6:	b2db      	uxtb	r3, r3
}														// 0: Sin elementos
 80014f8:	4618      	mov	r0, r3
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <_ZN8gpsInputC1Ev>:

///////////////////////////
// CONSTRUCTOR GPS INPUT //
///////////////////////////

gpsInput::gpsInput(){
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
};
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	4618      	mov	r0, r3
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
	...

0800151c <_ZN8gpsInput11insertValueEh>:

//////////////////
// INSERT VALUE //
//////////////////

void gpsInput::insertValue(uint8_t symbol){
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	460b      	mov	r3, r1
 8001526:	70fb      	strb	r3, [r7, #3]

	uint8_t *state	= &this->stateInsert;	// El estado apunta al registro del objeto
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	3356      	adds	r3, #86	@ 0x56
 800152c:	60fb      	str	r3, [r7, #12]

	this->lapsCounter++;			// Aumenta una vuelta
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	68db      	ldr	r3, [r3, #12]
 8001532:	1c5a      	adds	r2, r3, #1
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	60da      	str	r2, [r3, #12]

	switch ( *state ){
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b3c      	cmp	r3, #60	@ 0x3c
 800153e:	f200 829e 	bhi.w	8001a7e <_ZN8gpsInput11insertValueEh+0x562>
 8001542:	a201      	add	r2, pc, #4	@ (adr r2, 8001548 <_ZN8gpsInput11insertValueEh+0x2c>)
 8001544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001548:	0800163d 	.word	0x0800163d
 800154c:	08001667 	.word	0x08001667
 8001550:	0800167d 	.word	0x0800167d
 8001554:	08001693 	.word	0x08001693
 8001558:	080016c5 	.word	0x080016c5
 800155c:	080016db 	.word	0x080016db
 8001560:	080016f1 	.word	0x080016f1
 8001564:	0800172b 	.word	0x0800172b
 8001568:	08001789 	.word	0x08001789
 800156c:	080017a9 	.word	0x080017a9
 8001570:	08001803 	.word	0x08001803
 8001574:	0800181f 	.word	0x0800181f
 8001578:	08001879 	.word	0x08001879
 800157c:	08001895 	.word	0x08001895
 8001580:	080018ef 	.word	0x080018ef
 8001584:	08001949 	.word	0x08001949
 8001588:	08001a7f 	.word	0x08001a7f
 800158c:	08001a7f 	.word	0x08001a7f
 8001590:	08001a7f 	.word	0x08001a7f
 8001594:	08001a7f 	.word	0x08001a7f
 8001598:	08001a7f 	.word	0x08001a7f
 800159c:	08001a7f 	.word	0x08001a7f
 80015a0:	08001a7f 	.word	0x08001a7f
 80015a4:	08001a7f 	.word	0x08001a7f
 80015a8:	08001a7f 	.word	0x08001a7f
 80015ac:	08001a7f 	.word	0x08001a7f
 80015b0:	08001a7f 	.word	0x08001a7f
 80015b4:	08001a7f 	.word	0x08001a7f
 80015b8:	08001a7f 	.word	0x08001a7f
 80015bc:	08001a7f 	.word	0x08001a7f
 80015c0:	08001a7f 	.word	0x08001a7f
 80015c4:	08001a7f 	.word	0x08001a7f
 80015c8:	08001a7f 	.word	0x08001a7f
 80015cc:	08001a7f 	.word	0x08001a7f
 80015d0:	08001a7f 	.word	0x08001a7f
 80015d4:	08001a7f 	.word	0x08001a7f
 80015d8:	08001a7f 	.word	0x08001a7f
 80015dc:	08001a7f 	.word	0x08001a7f
 80015e0:	08001a7f 	.word	0x08001a7f
 80015e4:	08001a7f 	.word	0x08001a7f
 80015e8:	08001a7f 	.word	0x08001a7f
 80015ec:	08001a7f 	.word	0x08001a7f
 80015f0:	08001a7f 	.word	0x08001a7f
 80015f4:	08001a7f 	.word	0x08001a7f
 80015f8:	08001a7f 	.word	0x08001a7f
 80015fc:	08001a7f 	.word	0x08001a7f
 8001600:	08001a7f 	.word	0x08001a7f
 8001604:	08001a7f 	.word	0x08001a7f
 8001608:	08001a7f 	.word	0x08001a7f
 800160c:	08001a7f 	.word	0x08001a7f
 8001610:	08001981 	.word	0x08001981
 8001614:	08001997 	.word	0x08001997
 8001618:	080019ad 	.word	0x080019ad
 800161c:	080019bd 	.word	0x080019bd
 8001620:	080019ef 	.word	0x080019ef
 8001624:	08001a13 	.word	0x08001a13
 8001628:	08001a23 	.word	0x08001a23
 800162c:	08001a33 	.word	0x08001a33
 8001630:	08001a49 	.word	0x08001a49
 8001634:	08001a59 	.word	0x08001a59
 8001638:	08001a6f 	.word	0x08001a6f

		///////////////////////
		// S0 - FIRST SYMBOL //
		///////////////////////
		case 0:
			this->flagNew	= 0;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2200      	movs	r2, #0
 8001640:	749a      	strb	r2, [r3, #18]

			if ( symbol == '$' ){	// Si el simbolo es $
 8001642:	78fb      	ldrb	r3, [r7, #3]
 8001644:	2b24      	cmp	r3, #36	@ 0x24
 8001646:	d103      	bne.n	8001650 <_ZN8gpsInput11insertValueEh+0x134>
				*state	=	1;		// Pasa a S1
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2201      	movs	r2, #1
 800164c:	701a      	strb	r2, [r3, #0]
				*state	= 2;
			}
			else{					// Si no
				*state	= 	0;		// Se queda en S0
			}
		break;
 800164e:	e21a      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
			else if( symbol == 'G' ){
 8001650:	78fb      	ldrb	r3, [r7, #3]
 8001652:	2b47      	cmp	r3, #71	@ 0x47
 8001654:	d103      	bne.n	800165e <_ZN8gpsInput11insertValueEh+0x142>
				*state	= 2;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	2202      	movs	r2, #2
 800165a:	701a      	strb	r2, [r3, #0]
		break;
 800165c:	e213      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 	0;		// Se queda en S0
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	2200      	movs	r2, #0
 8001662:	701a      	strb	r2, [r3, #0]
		break;
 8001664:	e20f      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		// S1 - SECOND SYMBOL //
		////////////////////////

		case 1:

			if ( symbol ==  'G' ){		// Si el simbolo es G
 8001666:	78fb      	ldrb	r3, [r7, #3]
 8001668:	2b47      	cmp	r3, #71	@ 0x47
 800166a:	d103      	bne.n	8001674 <_ZN8gpsInput11insertValueEh+0x158>
				*state	= 2;			// Pasa a S2
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2202      	movs	r2, #2
 8001670:	701a      	strb	r2, [r3, #0]
			}
			else{						// Si no
				*state	= 0;			// Vuelve a S0
			}
			break;
 8001672:	e208      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;			// Vuelve a S0
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	2200      	movs	r2, #0
 8001678:	701a      	strb	r2, [r3, #0]
			break;
 800167a:	e204      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		// S2 - THIRD SYMBOL //
		///////////////////////

		case 2:

			if ( symbol	== 'P'){		// Si el simbolo es P
 800167c:	78fb      	ldrb	r3, [r7, #3]
 800167e:	2b50      	cmp	r3, #80	@ 0x50
 8001680:	d103      	bne.n	800168a <_ZN8gpsInput11insertValueEh+0x16e>
				*state	= 3;			// Pasa a S3
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	2203      	movs	r2, #3
 8001686:	701a      	strb	r2, [r3, #0]
			}
			else{						// Si no
				*state	= 0;			// Vuelve a s0
			}
			break;
 8001688:	e1fd      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;			// Vuelve a s0
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	2200      	movs	r2, #0
 800168e:	701a      	strb	r2, [r3, #0]
			break;
 8001690:	e1f9      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////////
		// S3 - FOURTH SYMBOL //
		////////////////////////

		case 3:
			if ( symbol == 'R'){		// Si el simbolo es R
 8001692:	78fb      	ldrb	r3, [r7, #3]
 8001694:	2b52      	cmp	r3, #82	@ 0x52
 8001696:	d103      	bne.n	80016a0 <_ZN8gpsInput11insertValueEh+0x184>
				*state	= 4;			// Pasa a S4
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2204      	movs	r2, #4
 800169c:	701a      	strb	r2, [r3, #0]
				*state = 53;			// Pasa a S53 - DETECTA GPGSV
			}
			else{						// Si no
				*state	= 0;			// Vuelve a S0
			}
			break;
 800169e:	e1f2      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
			else if ( symbol == 'V'){	// Si el simbolo es T
 80016a0:	78fb      	ldrb	r3, [r7, #3]
 80016a2:	2b56      	cmp	r3, #86	@ 0x56
 80016a4:	d103      	bne.n	80016ae <_ZN8gpsInput11insertValueEh+0x192>
				*state	= 50;			// Pasa a S50 - DETECTA SI ES MODO GPTVG
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	2232      	movs	r2, #50	@ 0x32
 80016aa:	701a      	strb	r2, [r3, #0]
			break;
 80016ac:	e1eb      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
			else if ( symbol == 'G'){	// Si simboolo es G
 80016ae:	78fb      	ldrb	r3, [r7, #3]
 80016b0:	2b47      	cmp	r3, #71	@ 0x47
 80016b2:	d103      	bne.n	80016bc <_ZN8gpsInput11insertValueEh+0x1a0>
				*state = 53;			// Pasa a S53 - DETECTA GPGSV
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	2235      	movs	r2, #53	@ 0x35
 80016b8:	701a      	strb	r2, [r3, #0]
			break;
 80016ba:	e1e4      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;			// Vuelve a S0
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	2200      	movs	r2, #0
 80016c0:	701a      	strb	r2, [r3, #0]
			break;
 80016c2:	e1e0      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		// S4 - FIFTH SYMBOL //
		///////////////////////

		case 4:

			if ( symbol == 'M'){	// Si el simbolo es M
 80016c4:	78fb      	ldrb	r3, [r7, #3]
 80016c6:	2b4d      	cmp	r3, #77	@ 0x4d
 80016c8:	d103      	bne.n	80016d2 <_ZN8gpsInput11insertValueEh+0x1b6>
				*state	= 5;		// Pasa a S5
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	2205      	movs	r2, #5
 80016ce:	701a      	strb	r2, [r3, #0]
			}
			else{					// Si no
				*state	= 0;		// Vieñve a S0
			}
			break;
 80016d0:	e1d9      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;		// Vieñve a S0
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2200      	movs	r2, #0
 80016d6:	701a      	strb	r2, [r3, #0]
			break;
 80016d8:	e1d5      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		// S5 - SIXTH SYMBOL //
		///////////////////////

		case 5:

			if ( symbol == 'C'){	// Si el simbolo es M
 80016da:	78fb      	ldrb	r3, [r7, #3]
 80016dc:	2b43      	cmp	r3, #67	@ 0x43
 80016de:	d103      	bne.n	80016e8 <_ZN8gpsInput11insertValueEh+0x1cc>
				*state	= 6;		// Pasa a S6
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	2206      	movs	r2, #6
 80016e4:	701a      	strb	r2, [r3, #0]
			}
			else{					// Si no
				*state	= 0;		// Vieñve a S0
			}
			break;
 80016e6:	e1ce      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;		// Vieñve a S0
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2200      	movs	r2, #0
 80016ec:	701a      	strb	r2, [r3, #0]
			break;
 80016ee:	e1ca      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		///////////////////////
		// S6 - GPRMC PACKET //
		///////////////////////

		case 6:
			this->lapsBetween	= this->lapsCounter;	//Guarda valor de contador
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	68da      	ldr	r2, [r3, #12]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	609a      	str	r2, [r3, #8]
			this->lapsCounter	= 0;					// Reinicia contador
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	60da      	str	r2, [r3, #12]
			this->flagNew		= 1;					// Indica que llego mensaje
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2201      	movs	r2, #1
 8001702:	749a      	strb	r2, [r3, #18]

			this->setMode(1);							// Inserta el valor de mensaje tipo GPRMC
 8001704:	2101      	movs	r1, #1
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f000 f9c2 	bl	8001a90 <_ZN8gpsInput7setModeEh>
			this->countGprmc	= 0;					// Reinicia el contador que guarda elementos
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2200      	movs	r2, #0
 8001710:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

			if ( symbol == ','){						// Si el simbolo es , y confirma el formato del paquete
 8001714:	78fb      	ldrb	r3, [r7, #3]
 8001716:	2b2c      	cmp	r3, #44	@ 0x2c
 8001718:	d103      	bne.n	8001722 <_ZN8gpsInput11insertValueEh+0x206>
				*state	= 7;							// Pasa a S7
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	2207      	movs	r2, #7
 800171e:	701a      	strb	r2, [r3, #0]
			}
			else{										// Si no
				*state	= 0;							// Vieñve a S0
			}
			break;
 8001720:	e1b1      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;							// Vieñve a S0
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2200      	movs	r2, #0
 8001726:	701a      	strb	r2, [r3, #0]
			break;
 8001728:	e1ad      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////
		// S7 - SAVE TIME //
		////////////////////

		case 7:
			this->flagNew		= 0;				// Indica que llego mensaje
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2200      	movs	r2, #0
 800172e:	749a      	strb	r2, [r3, #18]

			if ( symbol == ',' ){					// Si el simbolo es ,
 8001730:	78fb      	ldrb	r3, [r7, #3]
 8001732:	2b2c      	cmp	r3, #44	@ 0x2c
 8001734:	d107      	bne.n	8001746 <_ZN8gpsInput11insertValueEh+0x22a>
				this->countGprmc	= 0;			// Reinicia contador
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2200      	movs	r2, #0
 800173a:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 8;						// Pasa a S8
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2208      	movs	r2, #8
 8001742:	701a      	strb	r2, [r3, #0]
				this->time[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
				this->countGprmc++;						// Suma uno al indice
				*state	= 7;							// Se queda en S7
			}

			break;
 8001744:	e19f      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
			else if ( this->countGprmc >= 10 ){
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800174c:	2b09      	cmp	r3, #9
 800174e:	d907      	bls.n	8001760 <_ZN8gpsInput11insertValueEh+0x244>
				this->countGprmc	= 0;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2200      	movs	r2, #0
 8001754:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 0;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	2200      	movs	r2, #0
 800175c:	701a      	strb	r2, [r3, #0]
			break;
 800175e:	e192      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				this->time[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001766:	461a      	mov	r2, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	4413      	add	r3, r2
 800176c:	78fa      	ldrb	r2, [r7, #3]
 800176e:	751a      	strb	r2, [r3, #20]
				this->countGprmc++;						// Suma uno al indice
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001776:	3301      	adds	r3, #1
 8001778:	b2da      	uxtb	r2, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 7;							// Se queda en S7
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	2207      	movs	r2, #7
 8001784:	701a      	strb	r2, [r3, #0]
			break;
 8001786:	e17e      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
			 *
			 * 	,A,
			 *
			 * 	Fija VALID hasta que encuentre ,
			 */
			if( symbol == ',' ){			// Si es ,
 8001788:	78fb      	ldrb	r3, [r7, #3]
 800178a:	2b2c      	cmp	r3, #44	@ 0x2c
 800178c:	d103      	bne.n	8001796 <_ZN8gpsInput11insertValueEh+0x27a>
				*state	= 9;				// Pasa a S9
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2209      	movs	r2, #9
 8001792:	701a      	strb	r2, [r3, #0]
			}
			else{							// Si no
				this->setValid(symbol);		// Fija simbolo de valido
				*state	= 8;				// Se queda en S8
			}
			break;
 8001794:	e177      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				this->setValid(symbol);		// Fija simbolo de valido
 8001796:	78fb      	ldrb	r3, [r7, #3]
 8001798:	4619      	mov	r1, r3
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f000 fa28 	bl	8001bf0 <_ZN8gpsInput8setValidEc>
				*state	= 8;				// Se queda en S8
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	2208      	movs	r2, #8
 80017a4:	701a      	strb	r2, [r3, #0]
			break;
 80017a6:	e16e      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////////
		// S9 - SAVE LONGITUD //
		////////////////////////

		case 9:
			if ( symbol == ',' ){							// Si es ,
 80017a8:	78fb      	ldrb	r3, [r7, #3]
 80017aa:	2b2c      	cmp	r3, #44	@ 0x2c
 80017ac:	d107      	bne.n	80017be <_ZN8gpsInput11insertValueEh+0x2a2>
				this->countGprmc	= 0;					// Reinicia contador
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2200      	movs	r2, #0
 80017b2:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state 	= 10;								// Pasa a S10
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	220a      	movs	r2, #10
 80017ba:	701a      	strb	r2, [r3, #0]
			else{											// Si no
				this->latitud[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
				this->countGprmc++;							// Suma uno al indice
				*state	= 9;								// Se queda en S9
			}
			break;
 80017bc:	e163      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
			else if ( this->countGprmc >= 10 ){
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80017c4:	2b09      	cmp	r3, #9
 80017c6:	d907      	bls.n	80017d8 <_ZN8gpsInput11insertValueEh+0x2bc>
				this->countGprmc	= 0;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2200      	movs	r2, #0
 80017cc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 0;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
			break;
 80017d6:	e156      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				this->latitud[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80017de:	461a      	mov	r2, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	4413      	add	r3, r2
 80017e4:	78fa      	ldrb	r2, [r7, #3]
 80017e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
				this->countGprmc++;							// Suma uno al indice
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80017f0:	3301      	adds	r3, #1
 80017f2:	b2da      	uxtb	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 9;								// Se queda en S9
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	2209      	movs	r2, #9
 80017fe:	701a      	strb	r2, [r3, #0]
			break;
 8001800:	e141      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		///////////////////////////////////
		// S10 - SAVE LONGITUD DIRECTION //
		///////////////////////////////////

		case 10:
			if ( symbol == ',' ){			// Si es ,
 8001802:	78fb      	ldrb	r3, [r7, #3]
 8001804:	2b2c      	cmp	r3, #44	@ 0x2c
 8001806:	d103      	bne.n	8001810 <_ZN8gpsInput11insertValueEh+0x2f4>
				*state	= 11;				// Pasa a S11
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	220b      	movs	r2, #11
 800180c:	701a      	strb	r2, [r3, #0]
			}
			else{							// Si no
				this->latDirect	= symbol;	// Guarda el simbolo
				*state	= 10;				// Pasa a S10
			}
			break;
 800180e:	e13a      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				this->latDirect	= symbol;	// Guarda el simbolo
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	78fa      	ldrb	r2, [r7, #3]
 8001814:	77da      	strb	r2, [r3, #31]
				*state	= 10;				// Pasa a S10
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	220a      	movs	r2, #10
 800181a:	701a      	strb	r2, [r3, #0]
			break;
 800181c:	e133      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////////
		// S11 - SAVE LATITUD //
		////////////////////////

		case 11:
			if ( symbol == ',' ){							// Si el simbolo es ,
 800181e:	78fb      	ldrb	r3, [r7, #3]
 8001820:	2b2c      	cmp	r3, #44	@ 0x2c
 8001822:	d107      	bne.n	8001834 <_ZN8gpsInput11insertValueEh+0x318>
				this->countGprmc	= 0;					// Reinicia contador
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2200      	movs	r2, #0
 8001828:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 12;								// Pasa a S12
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	220c      	movs	r2, #12
 8001830:	701a      	strb	r2, [r3, #0]
			else{											// Si no
				this->longitud[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
				this->countGprmc++;							// Suma uno al indice
				*state	= 11;								// Queda en S11
			}
			break;
 8001832:	e128      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
			else if ( this->countGprmc >= 10 ){
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800183a:	2b09      	cmp	r3, #9
 800183c:	d907      	bls.n	800184e <_ZN8gpsInput11insertValueEh+0x332>
				this->countGprmc	= 0;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2200      	movs	r2, #0
 8001842:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 0;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	2200      	movs	r2, #0
 800184a:	701a      	strb	r2, [r3, #0]
			break;
 800184c:	e11b      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				this->longitud[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001854:	461a      	mov	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4413      	add	r3, r2
 800185a:	78fa      	ldrb	r2, [r7, #3]
 800185c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
				this->countGprmc++;							// Suma uno al indice
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001866:	3301      	adds	r3, #1
 8001868:	b2da      	uxtb	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 11;								// Queda en S11
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	220b      	movs	r2, #11
 8001874:	701a      	strb	r2, [r3, #0]
			break;
 8001876:	e106      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		//////////////////////////////////
		// S12 - SAVE DIRECTION LATITUD //
		//////////////////////////////////

		case 12:
			if ( symbol == ',' ){
 8001878:	78fb      	ldrb	r3, [r7, #3]
 800187a:	2b2c      	cmp	r3, #44	@ 0x2c
 800187c:	d103      	bne.n	8001886 <_ZN8gpsInput11insertValueEh+0x36a>
				*state = 13;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	220d      	movs	r2, #13
 8001882:	701a      	strb	r2, [r3, #0]

			else{
				this->longDirect	= symbol;
				*state = 12;
			}
			break;
 8001884:	e0ff      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				this->longDirect	= symbol;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	78fa      	ldrb	r2, [r7, #3]
 800188a:	779a      	strb	r2, [r3, #30]
				*state = 12;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	220c      	movs	r2, #12
 8001890:	701a      	strb	r2, [r3, #0]
			break;
 8001892:	e0f8      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////
		// S13 - VELOCITY //
		////////////////////

		case 13:
			if ( symbol == ',' ){							//
 8001894:	78fb      	ldrb	r3, [r7, #3]
 8001896:	2b2c      	cmp	r3, #44	@ 0x2c
 8001898:	d107      	bne.n	80018aa <_ZN8gpsInput11insertValueEh+0x38e>
				this->countGprmc	= 0;					// Reinicia contador
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2200      	movs	r2, #0
 800189e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 14;								//
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	220e      	movs	r2, #14
 80018a6:	701a      	strb	r2, [r3, #0]
			else{											//
				this->velocity[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
				this->countGprmc++;							// Suma uno al indice
				*state 	= 13;								//
			}
			break;
 80018a8:	e0ed      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
			else if ( this->countGprmc >= 10 ){
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80018b0:	2b09      	cmp	r3, #9
 80018b2:	d907      	bls.n	80018c4 <_ZN8gpsInput11insertValueEh+0x3a8>
				this->countGprmc	= 0;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2200      	movs	r2, #0
 80018b8:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 0;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2200      	movs	r2, #0
 80018c0:	701a      	strb	r2, [r3, #0]
			break;
 80018c2:	e0e0      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				this->velocity[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80018ca:	461a      	mov	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	4413      	add	r3, r2
 80018d0:	78fa      	ldrb	r2, [r7, #3]
 80018d2:	f883 2020 	strb.w	r2, [r3, #32]
				this->countGprmc++;							// Suma uno al indice
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80018dc:	3301      	adds	r3, #1
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state 	= 13;								//
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	220d      	movs	r2, #13
 80018ea:	701a      	strb	r2, [r3, #0]
			break;
 80018ec:	e0cb      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		/////////////////
		// S14 - ANGLE //
		/////////////////

		case 14:
			if ( symbol == ',' ){							//
 80018ee:	78fb      	ldrb	r3, [r7, #3]
 80018f0:	2b2c      	cmp	r3, #44	@ 0x2c
 80018f2:	d107      	bne.n	8001904 <_ZN8gpsInput11insertValueEh+0x3e8>
				this->countGprmc	= 0;					// Reinicia contador
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2200      	movs	r2, #0
 80018f8:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 15;								//
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	220f      	movs	r2, #15
 8001900:	701a      	strb	r2, [r3, #0]
			else{											//
				this->angle[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
				this->countGprmc++;							// Suma uno al indice
				*state	= 14;								//
			}
			break;
 8001902:	e0c0      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
			else if ( this->countGprmc >= 10 ){
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800190a:	2b09      	cmp	r3, #9
 800190c:	d907      	bls.n	800191e <_ZN8gpsInput11insertValueEh+0x402>
				this->countGprmc	= 0;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 0;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	2200      	movs	r2, #0
 800191a:	701a      	strb	r2, [r3, #0]
			break;
 800191c:	e0b3      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				this->angle[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001924:	461a      	mov	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4413      	add	r3, r2
 800192a:	78fa      	ldrb	r2, [r7, #3]
 800192c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				this->countGprmc++;							// Suma uno al indice
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001936:	3301      	adds	r3, #1
 8001938:	b2da      	uxtb	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 14;								//
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	220e      	movs	r2, #14
 8001944:	701a      	strb	r2, [r3, #0]
			break;
 8001946:	e09e      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////
		// S15 - DATE //
		////////////////

		case 15:
			if ( symbol == ','){						// Si es una ,
 8001948:	78fb      	ldrb	r3, [r7, #3]
 800194a:	2b2c      	cmp	r3, #44	@ 0x2c
 800194c:	d103      	bne.n	8001956 <_ZN8gpsInput11insertValueEh+0x43a>
				*state	= 0;							// Cierra la maquina
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2200      	movs	r2, #0
 8001952:	701a      	strb	r2, [r3, #0]
			else{										// Si no
				this->date[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
				this->countGprmc++;						// Suma uno al indice
				*state	= 15;
			}
			break;
 8001954:	e097      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				this->date[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800195c:	461a      	mov	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4413      	add	r3, r2
 8001962:	78fa      	ldrb	r2, [r7, #3]
 8001964:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
				this->countGprmc++;						// Suma uno al indice
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800196e:	3301      	adds	r3, #1
 8001970:	b2da      	uxtb	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 15;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	220f      	movs	r2, #15
 800197c:	701a      	strb	r2, [r3, #0]
			break;
 800197e:	e082      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////
		// S50 - DETECT V //
		////////////////////

		case 50:
			if (symbol == 'T'){	// Si detecta V
 8001980:	78fb      	ldrb	r3, [r7, #3]
 8001982:	2b54      	cmp	r3, #84	@ 0x54
 8001984:	d103      	bne.n	800198e <_ZN8gpsInput11insertValueEh+0x472>
				*state	= 51;	// Pasa a S51
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2233      	movs	r2, #51	@ 0x33
 800198a:	701a      	strb	r2, [r3, #0]
			}
			else{				// Si no
				*state	= 0;	// Vuelve a S0
			}
			break;
 800198c:	e07b      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;	// Vuelve a S0
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	2200      	movs	r2, #0
 8001992:	701a      	strb	r2, [r3, #0]
			break;
 8001994:	e077      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		/////////////////////
		// S51	- DETECT G //
		/////////////////////

		case 51:
			if (symbol == 'G'){	// Si detecta G
 8001996:	78fb      	ldrb	r3, [r7, #3]
 8001998:	2b47      	cmp	r3, #71	@ 0x47
 800199a:	d103      	bne.n	80019a4 <_ZN8gpsInput11insertValueEh+0x488>
				*state	= 52;	// Pasa a S51
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2234      	movs	r2, #52	@ 0x34
 80019a0:	701a      	strb	r2, [r3, #0]
			}
			else{				// Si no
				*state	= 0;	// Vuelve a S0
				break;
			}
			break;
 80019a2:	e070      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;	// Vuelve a S0
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2200      	movs	r2, #0
 80019a8:	701a      	strb	r2, [r3, #0]
				break;
 80019aa:	e06c      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		/////////////////////////////////
		// S52 - DETECT A GPTVG PACKET //
		/////////////////////////////////

		case 52:
			this->setMode(2);
 80019ac:	2102      	movs	r1, #2
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f000 f86e 	bl	8001a90 <_ZN8gpsInput7setModeEh>
			*state	= 0;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	2200      	movs	r2, #0
 80019b8:	701a      	strb	r2, [r3, #0]
			break;
 80019ba:	e064      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		// S53 - DETECT A S //
		//////////////////////

		case 53:

			if (symbol == 'G'){
 80019bc:	78fb      	ldrb	r3, [r7, #3]
 80019be:	2b47      	cmp	r3, #71	@ 0x47
 80019c0:	d103      	bne.n	80019ca <_ZN8gpsInput11insertValueEh+0x4ae>
				*state = 54;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2236      	movs	r2, #54	@ 0x36
 80019c6:	701a      	strb	r2, [r3, #0]
				*state	= 59;
			}
			else{
				*state = 0;
			}
			break;
 80019c8:	e05d      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
			else if (symbol == 'L'){
 80019ca:	78fb      	ldrb	r3, [r7, #3]
 80019cc:	2b4c      	cmp	r3, #76	@ 0x4c
 80019ce:	d103      	bne.n	80019d8 <_ZN8gpsInput11insertValueEh+0x4bc>
				*state	= 57;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2239      	movs	r2, #57	@ 0x39
 80019d4:	701a      	strb	r2, [r3, #0]
			break;
 80019d6:	e056      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
			else if (symbol == 'S'){
 80019d8:	78fb      	ldrb	r3, [r7, #3]
 80019da:	2b53      	cmp	r3, #83	@ 0x53
 80019dc:	d103      	bne.n	80019e6 <_ZN8gpsInput11insertValueEh+0x4ca>
				*state	= 59;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	223b      	movs	r2, #59	@ 0x3b
 80019e2:	701a      	strb	r2, [r3, #0]
			break;
 80019e4:	e04f      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				*state = 0;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	2200      	movs	r2, #0
 80019ea:	701a      	strb	r2, [r3, #0]
			break;
 80019ec:	e04b      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		//////////////////////
		// S54 - DETECT A V //
		//////////////////////

		case 54:
			if (symbol == 'A'){
 80019ee:	78fb      	ldrb	r3, [r7, #3]
 80019f0:	2b41      	cmp	r3, #65	@ 0x41
 80019f2:	d103      	bne.n	80019fc <_ZN8gpsInput11insertValueEh+0x4e0>
				*state	= 55;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	2237      	movs	r2, #55	@ 0x37
 80019f8:	701a      	strb	r2, [r3, #0]
				*state = 56;
			}
			else{
				*state	= 0;
			}
			break;
 80019fa:	e044      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
			else if (symbol == 'V'){
 80019fc:	78fb      	ldrb	r3, [r7, #3]
 80019fe:	2b56      	cmp	r3, #86	@ 0x56
 8001a00:	d103      	bne.n	8001a0a <_ZN8gpsInput11insertValueEh+0x4ee>
				*state = 56;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	2238      	movs	r2, #56	@ 0x38
 8001a06:	701a      	strb	r2, [r3, #0]
			break;
 8001a08:	e03d      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	701a      	strb	r2, [r3, #0]
			break;
 8001a10:	e039      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////////
		// S55 - DETECT GPGSA //
		////////////////////////

		case 55:
			this->setMode(32);
 8001a12:	2120      	movs	r1, #32
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f000 f83b 	bl	8001a90 <_ZN8gpsInput7setModeEh>
			*state	= 0;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	701a      	strb	r2, [r3, #0]
			break;
 8001a20:	e031      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////////
		// S56 - DETECT GPGSV //
		////////////////////////

		case 56:
			this->setMode(4);
 8001a22:	2104      	movs	r1, #4
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f000 f833 	bl	8001a90 <_ZN8gpsInput7setModeEh>
			*state	= 0;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	701a      	strb	r2, [r3, #0]
			break;
 8001a30:	e029      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////
		// S57 - DETECT L //
		////////////////////

		case 57:
			if (symbol == 'L'){
 8001a32:	78fb      	ldrb	r3, [r7, #3]
 8001a34:	2b4c      	cmp	r3, #76	@ 0x4c
 8001a36:	d103      	bne.n	8001a40 <_ZN8gpsInput11insertValueEh+0x524>
				*state	= 58;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	223a      	movs	r2, #58	@ 0x3a
 8001a3c:	701a      	strb	r2, [r3, #0]
			}
			else{
				*state	= 0;
			}
			break;
 8001a3e:	e022      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2200      	movs	r2, #0
 8001a44:	701a      	strb	r2, [r3, #0]
			break;
 8001a46:	e01e      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////////
		// S58 - DETECT GPGLL //
		////////////////////////

		case 58:
			this->setMode(8);
 8001a48:	2108      	movs	r1, #8
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f000 f820 	bl	8001a90 <_ZN8gpsInput7setModeEh>
			*state	= 0;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2200      	movs	r2, #0
 8001a54:	701a      	strb	r2, [r3, #0]
			break;
 8001a56:	e016      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////
		// S59 - DETECT A //
		////////////////////

		case 59:
			if (symbol == 'V'){
 8001a58:	78fb      	ldrb	r3, [r7, #3]
 8001a5a:	2b56      	cmp	r3, #86	@ 0x56
 8001a5c:	d103      	bne.n	8001a66 <_ZN8gpsInput11insertValueEh+0x54a>
				*state	= 60;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	223c      	movs	r2, #60	@ 0x3c
 8001a62:	701a      	strb	r2, [r3, #0]
			}
			else{
				*state	= 0;
			}
			break;
 8001a64:	e00f      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	701a      	strb	r2, [r3, #0]
			break;
 8001a6c:	e00b      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////////
		// S60 - DETECT GPGGA //
		////////////////////////

		case 60:
			this->setMode(16);
 8001a6e:	2110      	movs	r1, #16
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f000 f80d 	bl	8001a90 <_ZN8gpsInput7setModeEh>
			*state = 0;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
			break;
 8001a7c:	e003      	b.n	8001a86 <_ZN8gpsInput11insertValueEh+0x56a>
		/////////////
		// DEFAULT //
		/////////////

		default:
			*state	= 0;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	2200      	movs	r2, #0
 8001a82:	701a      	strb	r2, [r3, #0]
			break;
 8001a84:	bf00      	nop
	}
}
 8001a86:	bf00      	nop
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop

08001a90 <_ZN8gpsInput7setModeEh>:

//////////////
// SET MODE //
//////////////

void gpsInput::setMode(uint8_t mode){
 8001a90:	b480      	push	{r7}
 8001a92:	b087      	sub	sp, #28
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	460b      	mov	r3, r1
 8001a9a:	70fb      	strb	r3, [r7, #3]
	this->limitMsgModes	= 15;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	220f      	movs	r2, #15
 8001aa0:	74da      	strb	r2, [r3, #19]
	uint8_t output	= 0;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	75fb      	strb	r3, [r7, #23]
	uint8_t pot2[6]	= {1, 2, 4, 8, 16, 32};
 8001aa6:	4a51      	ldr	r2, [pc, #324]	@ (8001bec <_ZN8gpsInput7setModeEh+0x15c>)
 8001aa8:	f107 0308 	add.w	r3, r7, #8
 8001aac:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ab0:	6018      	str	r0, [r3, #0]
 8001ab2:	3304      	adds	r3, #4
 8001ab4:	8019      	strh	r1, [r3, #0]

	switch (mode){
 8001ab6:	78fb      	ldrb	r3, [r7, #3]
 8001ab8:	3b01      	subs	r3, #1
 8001aba:	2b1f      	cmp	r3, #31
 8001abc:	d866      	bhi.n	8001b8c <_ZN8gpsInput7setModeEh+0xfc>
 8001abe:	a201      	add	r2, pc, #4	@ (adr r2, 8001ac4 <_ZN8gpsInput7setModeEh+0x34>)
 8001ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac4:	08001b45 	.word	0x08001b45
 8001ac8:	08001b51 	.word	0x08001b51
 8001acc:	08001b8d 	.word	0x08001b8d
 8001ad0:	08001b5d 	.word	0x08001b5d
 8001ad4:	08001b8d 	.word	0x08001b8d
 8001ad8:	08001b8d 	.word	0x08001b8d
 8001adc:	08001b8d 	.word	0x08001b8d
 8001ae0:	08001b69 	.word	0x08001b69
 8001ae4:	08001b8d 	.word	0x08001b8d
 8001ae8:	08001b8d 	.word	0x08001b8d
 8001aec:	08001b8d 	.word	0x08001b8d
 8001af0:	08001b8d 	.word	0x08001b8d
 8001af4:	08001b8d 	.word	0x08001b8d
 8001af8:	08001b8d 	.word	0x08001b8d
 8001afc:	08001b8d 	.word	0x08001b8d
 8001b00:	08001b75 	.word	0x08001b75
 8001b04:	08001b8d 	.word	0x08001b8d
 8001b08:	08001b8d 	.word	0x08001b8d
 8001b0c:	08001b8d 	.word	0x08001b8d
 8001b10:	08001b8d 	.word	0x08001b8d
 8001b14:	08001b8d 	.word	0x08001b8d
 8001b18:	08001b8d 	.word	0x08001b8d
 8001b1c:	08001b8d 	.word	0x08001b8d
 8001b20:	08001b8d 	.word	0x08001b8d
 8001b24:	08001b8d 	.word	0x08001b8d
 8001b28:	08001b8d 	.word	0x08001b8d
 8001b2c:	08001b8d 	.word	0x08001b8d
 8001b30:	08001b8d 	.word	0x08001b8d
 8001b34:	08001b8d 	.word	0x08001b8d
 8001b38:	08001b8d 	.word	0x08001b8d
 8001b3c:	08001b8d 	.word	0x08001b8d
 8001b40:	08001b81 	.word	0x08001b81

	///////////
	// GPRMC //
	///////////
	case 1:
		this->countModes[0]	= this->limitMsgModes;	// Asigna valor maximo
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	7cda      	ldrb	r2, [r3, #19]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		break;
 8001b4e:	e01e      	b.n	8001b8e <_ZN8gpsInput7setModeEh+0xfe>

	///////////
	// GPTVG //
	///////////
	case 2:
		this->countModes[1]	= this->limitMsgModes;	// Asigna valor maximo
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	7cda      	ldrb	r2, [r3, #19]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
		break;
 8001b5a:	e018      	b.n	8001b8e <_ZN8gpsInput7setModeEh+0xfe>
	///////////
	// GPGGV //
	///////////

	case 4:
		this->countModes[2]	= this->limitMsgModes;	// Asigna valor maximo
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	7cda      	ldrb	r2, [r3, #19]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
		break;
 8001b66:	e012      	b.n	8001b8e <_ZN8gpsInput7setModeEh+0xfe>

	///////////
	// GPGLL //
	///////////
	case 8:
		this->countModes[3]	= this->limitMsgModes;	// Asigna valor maximo
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	7cda      	ldrb	r2, [r3, #19]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
		break;
 8001b72:	e00c      	b.n	8001b8e <_ZN8gpsInput7setModeEh+0xfe>

	///////////
	// GPGSV //
	///////////
	case 16:
		this->countModes[4]	= this->limitMsgModes;	// Asigna valor maximo
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	7cda      	ldrb	r2, [r3, #19]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		break;
 8001b7e:	e006      	b.n	8001b8e <_ZN8gpsInput7setModeEh+0xfe>

	///////////
	// GPGGA //
	///////////
	case 32:
		this->countModes[5]	= this->limitMsgModes;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	7cda      	ldrb	r2, [r3, #19]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
		break;
 8001b8a:	e000      	b.n	8001b8e <_ZN8gpsInput7setModeEh+0xfe>

	default:
		break;
 8001b8c:	bf00      	nop
	}

	for (int i = 0; i<6; i++){			// Recorre array de count
 8001b8e:	2300      	movs	r3, #0
 8001b90:	613b      	str	r3, [r7, #16]
 8001b92:	e01e      	b.n	8001bd2 <_ZN8gpsInput7setModeEh+0x142>
		if (this->countModes[i] > 0){	// Si el contador >0
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	4413      	add	r3, r2
 8001b9a:	333c      	adds	r3, #60	@ 0x3c
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d014      	beq.n	8001bcc <_ZN8gpsInput7setModeEh+0x13c>
			this->countModes[i]--;		// Resta 1
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	333c      	adds	r3, #60	@ 0x3c
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	3b01      	subs	r3, #1
 8001bae:	b2d9      	uxtb	r1, r3
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	333c      	adds	r3, #60	@ 0x3c
 8001bb8:	460a      	mov	r2, r1
 8001bba:	701a      	strb	r2, [r3, #0]
			output = output + pot2[i];		// Suma un exponente de 2
 8001bbc:	f107 0208 	add.w	r2, r7, #8
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	781a      	ldrb	r2, [r3, #0]
 8001bc6:	7dfb      	ldrb	r3, [r7, #23]
 8001bc8:	4413      	add	r3, r2
 8001bca:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i<6; i++){			// Recorre array de count
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	613b      	str	r3, [r7, #16]
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	2b05      	cmp	r3, #5
 8001bd6:	dddd      	ble.n	8001b94 <_ZN8gpsInput7setModeEh+0x104>
		}								// Genera numero unico
		else{							// Si no
			//this->countModes[i]	= 0;	// Asigna 0
		}
	}
	this->mode	= output;	// Asigna modo
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	7dfa      	ldrb	r2, [r7, #23]
 8001bdc:	711a      	strb	r2, [r3, #4]
}
 8001bde:	bf00      	nop
 8001be0:	371c      	adds	r7, #28
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	0800d7d8 	.word	0x0800d7d8

08001bf0 <_ZN8gpsInput8setValidEc>:

///////////////
// SET VALID //
///////////////

void gpsInput::setValid(char valid){
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	70fb      	strb	r3, [r7, #3]
	this->flagValid	= valid;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	78fa      	ldrb	r2, [r7, #3]
 8001c00:	741a      	strb	r2, [r3, #16]
}
 8001c02:	bf00      	nop
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <_ZN8gpsInput8getValidEv>:

///////////////////////
// GET VALID MESSAGE //
///////////////////////

bool gpsInput::getValid(){
 8001c0e:	b480      	push	{r7}
 8001c10:	b085      	sub	sp, #20
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
	bool flag	= 0;
 8001c16:	2300      	movs	r3, #0
 8001c18:	73fb      	strb	r3, [r7, #15]

	if (this->flagValid == 'A'){
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	7c1b      	ldrb	r3, [r3, #16]
 8001c1e:	2b41      	cmp	r3, #65	@ 0x41
 8001c20:	d102      	bne.n	8001c28 <_ZN8gpsInput8getValidEv+0x1a>
		flag = 1;
 8001c22:	2301      	movs	r3, #1
 8001c24:	73fb      	strb	r3, [r7, #15]
 8001c26:	e001      	b.n	8001c2c <_ZN8gpsInput8getValidEv+0x1e>
	}
	else{
		flag = 0;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	73fb      	strb	r3, [r7, #15]
	}

	return flag;
 8001c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3714      	adds	r7, #20
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr

08001c3a <_ZN8gpsInput13getNewMessageEv>:

//////////////////////////
// GET NEW MESSAGE FLAG //
//////////////////////////

bool gpsInput::getNewMessage(){
 8001c3a:	b480      	push	{r7}
 8001c3c:	b083      	sub	sp, #12
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
	return	this->flagNew;	// Guarda el valor de flagNew
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	7c9b      	ldrb	r3, [r3, #18]

}
 8001c46:	4618      	mov	r0, r3
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr

08001c52 <_Z7hwInputv>:
							*	7: FUTURO USO
							*/

/***** INPUT *****/

void hwInput(){
 8001c52:	b580      	push	{r7, lr}
 8001c54:	af00      	add	r7, sp, #0
	hwBoton();
 8001c56:	f000 fa55 	bl	8002104 <_Z7hwBotonv>
	hwSht31();
 8001c5a:	f000 f8fb 	bl	8001e54 <_Z7hwSht31v>
	hwAds1115();
 8001c5e:	f000 f829 	bl	8001cb4 <_Z9hwAds1115v>
	hwAnalog();
 8001c62:	f000 fad7 	bl	8002214 <_Z8hwAnalogv>
	hwEEPROM();
 8001c66:	f000 fb35 	bl	80022d4 <_Z8hwEEPROMv>
	hwGpsIn();
 8001c6a:	f000 faad 	bl	80021c8 <_Z7hwGpsInv>
	hwLoraIn();
 8001c6e:	f000 f803 	bl	8001c78 <_Z8hwLoraInv>
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <_Z8hwLoraInv>:
 * Traspaso de de loraBus a loraInput
 *
 * loraInput detecta respuesta dentro de bytes entrantes
 */

void hwLoraIn(){
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
	if ( loraIn.available() ){					// Si hay elementos disponibles en FIFO desde DMA
 8001c7c:	480a      	ldr	r0, [pc, #40]	@ (8001ca8 <_Z8hwLoraInv+0x30>)
 8001c7e:	f7ff fc25 	bl	80014cc <_ZN8fifoUart9availableEv>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d00c      	beq.n	8001ca2 <_Z8hwLoraInv+0x2a>
		loraBus	= loraIn.readElement();			// Guarda el valor
 8001c88:	4807      	ldr	r0, [pc, #28]	@ (8001ca8 <_Z8hwLoraInv+0x30>)
 8001c8a:	f7ff fbe6 	bl	800145a <_ZN8fifoUart11readElementEv>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	461a      	mov	r2, r3
 8001c92:	4b06      	ldr	r3, [pc, #24]	@ (8001cac <_Z8hwLoraInv+0x34>)
 8001c94:	701a      	strb	r2, [r3, #0]
		loraInput.insertElement( loraBus );		// Inserta en Lora Input
 8001c96:	4b05      	ldr	r3, [pc, #20]	@ (8001cac <_Z8hwLoraInv+0x34>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4804      	ldr	r0, [pc, #16]	@ (8001cb0 <_Z8hwLoraInv+0x38>)
 8001c9e:	f001 feb3 	bl	8003a08 <_ZN9loraInput13insertElementEh>
	}
}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000aec 	.word	0x20000aec
 8001cac:	200004cc 	.word	0x200004cc
 8001cb0:	20000b2c 	.word	0x20000b2c

08001cb4 <_Z9hwAds1115v>:
 *	INPUT	:	I2C
 *	OUTPUT	:	alphaA, alphaB
 *				warningHardware[2]
 */

void hwAds1115(){
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0

	switch ( stateAdc ){
 8001cb8:	4b57      	ldr	r3, [pc, #348]	@ (8001e18 <_Z9hwAds1115v+0x164>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b05      	cmp	r3, #5
 8001cbe:	f200 80a8 	bhi.w	8001e12 <_Z9hwAds1115v+0x15e>
 8001cc2:	a201      	add	r2, pc, #4	@ (adr r2, 8001cc8 <_Z9hwAds1115v+0x14>)
 8001cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cc8:	08001ce1 	.word	0x08001ce1
 8001ccc:	08001d15 	.word	0x08001d15
 8001cd0:	08001d4b 	.word	0x08001d4b
 8001cd4:	08001d7d 	.word	0x08001d7d
 8001cd8:	08001da3 	.word	0x08001da3
 8001cdc:	08001df7 	.word	0x08001df7
	////////////////////////////
	// S0 - WAIT FOR SAMPLING //
	////////////////////////////
	case 0:

		countAdc++;									// Suma 1 al contador
 8001ce0:	4b4e      	ldr	r3, [pc, #312]	@ (8001e1c <_Z9hwAds1115v+0x168>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	4a4d      	ldr	r2, [pc, #308]	@ (8001e1c <_Z9hwAds1115v+0x168>)
 8001ce8:	6013      	str	r3, [r2, #0]

		if ( countAdc >= sampleAdc && enableI2C ){	// Si pasa limite de medición y el I2C esta habilitado
 8001cea:	4b4c      	ldr	r3, [pc, #304]	@ (8001e1c <_Z9hwAds1115v+0x168>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	4b4c      	ldr	r3, [pc, #304]	@ (8001e20 <_Z9hwAds1115v+0x16c>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	db0a      	blt.n	8001d0c <_Z9hwAds1115v+0x58>
 8001cf6:	4b4b      	ldr	r3, [pc, #300]	@ (8001e24 <_Z9hwAds1115v+0x170>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d006      	beq.n	8001d0c <_Z9hwAds1115v+0x58>
			enableI2C	= 0;						// Deshabilita I2C
 8001cfe:	4b49      	ldr	r3, [pc, #292]	@ (8001e24 <_Z9hwAds1115v+0x170>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	701a      	strb	r2, [r3, #0]
			stateAdc	= 1;						// Pasa a S1
 8001d04:	4b44      	ldr	r3, [pc, #272]	@ (8001e18 <_Z9hwAds1115v+0x164>)
 8001d06:	2201      	movs	r2, #1
 8001d08:	701a      	strb	r2, [r3, #0]
		}
		else{										// Si no
			stateAdc	= 0;						// Espera en S0
		}
		break;
 8001d0a:	e083      	b.n	8001e14 <_Z9hwAds1115v+0x160>
			stateAdc	= 0;						// Espera en S0
 8001d0c:	4b42      	ldr	r3, [pc, #264]	@ (8001e18 <_Z9hwAds1115v+0x164>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	701a      	strb	r2, [r3, #0]
		break;
 8001d12:	e07f      	b.n	8001e14 <_Z9hwAds1115v+0x160>
	////////////////////////////
	// S1 - TRANSMIT COMMANDS //
	////////////////////////////

	case 1:
		countAdc	= 0;																// Reinicia contador
 8001d14:	4b41      	ldr	r3, [pc, #260]	@ (8001e1c <_Z9hwAds1115v+0x168>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]

		if ( selectChannelAds ){														// Si esta seleccionado channel 0
 8001d1a:	4b43      	ldr	r3, [pc, #268]	@ (8001e28 <_Z9hwAds1115v+0x174>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d006      	beq.n	8001d30 <_Z9hwAds1115v+0x7c>
			HAL_I2C_Master_Transmit_DMA(&hi2c1, ADS1115_ADDRESS<<1, AdsCommand_0, 3);	// Transmite comando
 8001d22:	2303      	movs	r3, #3
 8001d24:	4a41      	ldr	r2, [pc, #260]	@ (8001e2c <_Z9hwAds1115v+0x178>)
 8001d26:	2190      	movs	r1, #144	@ 0x90
 8001d28:	4841      	ldr	r0, [pc, #260]	@ (8001e30 <_Z9hwAds1115v+0x17c>)
 8001d2a:	f006 f813 	bl	8007d54 <HAL_I2C_Master_Transmit_DMA>
 8001d2e:	e005      	b.n	8001d3c <_Z9hwAds1115v+0x88>
		}
		else{																			// Si esta seleccionado channel 1
			HAL_I2C_Master_Transmit_DMA(&hi2c1, ADS1115_ADDRESS<<1, AdsCommand_2, 3);	// Transmite comando
 8001d30:	2303      	movs	r3, #3
 8001d32:	4a40      	ldr	r2, [pc, #256]	@ (8001e34 <_Z9hwAds1115v+0x180>)
 8001d34:	2190      	movs	r1, #144	@ 0x90
 8001d36:	483e      	ldr	r0, [pc, #248]	@ (8001e30 <_Z9hwAds1115v+0x17c>)
 8001d38:	f006 f80c 	bl	8007d54 <HAL_I2C_Master_Transmit_DMA>
		}

		flagI2C_DMA	= 0;																// Reinicia flag DMA
 8001d3c:	4b3e      	ldr	r3, [pc, #248]	@ (8001e38 <_Z9hwAds1115v+0x184>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	701a      	strb	r2, [r3, #0]
		stateAdc	= 2;																// Pasa a S2
 8001d42:	4b35      	ldr	r3, [pc, #212]	@ (8001e18 <_Z9hwAds1115v+0x164>)
 8001d44:	2202      	movs	r2, #2
 8001d46:	701a      	strb	r2, [r3, #0]

		break;
 8001d48:	e064      	b.n	8001e14 <_Z9hwAds1115v+0x160>
	/////////////////////////
	// S2 - CHECK TRANSMIT //
	/////////////////////////

	case 2:
		HAL_I2C_Master_Transmit_DMA(&hi2c1, ADS1115_ADDRESS<<1, AdsCommand_1, 1);	// Transmite comando
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	4a3b      	ldr	r2, [pc, #236]	@ (8001e3c <_Z9hwAds1115v+0x188>)
 8001d4e:	2190      	movs	r1, #144	@ 0x90
 8001d50:	4837      	ldr	r0, [pc, #220]	@ (8001e30 <_Z9hwAds1115v+0x17c>)
 8001d52:	f005 ffff 	bl	8007d54 <HAL_I2C_Master_Transmit_DMA>
		errorHardware[5]	= !flagI2C_DMA;											// Registra si no hay ADS
 8001d56:	4b38      	ldr	r3, [pc, #224]	@ (8001e38 <_Z9hwAds1115v+0x184>)
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	f083 0301 	eor.w	r3, r3, #1
 8001d5e:	b2da      	uxtb	r2, r3
 8001d60:	4b37      	ldr	r3, [pc, #220]	@ (8001e40 <_Z9hwAds1115v+0x18c>)
 8001d62:	715a      	strb	r2, [r3, #5]

		if ( flagI2C_DMA ){					// Si HAY ADC
 8001d64:	4b34      	ldr	r3, [pc, #208]	@ (8001e38 <_Z9hwAds1115v+0x184>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d003      	beq.n	8001d74 <_Z9hwAds1115v+0xc0>
			stateAdc	= 3;				// Pasa a S3
 8001d6c:	4b2a      	ldr	r3, [pc, #168]	@ (8001e18 <_Z9hwAds1115v+0x164>)
 8001d6e:	2203      	movs	r2, #3
 8001d70:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateAdc	= 5;				// Pasa  s5
		}
		break;
 8001d72:	e04f      	b.n	8001e14 <_Z9hwAds1115v+0x160>
			stateAdc	= 5;				// Pasa  s5
 8001d74:	4b28      	ldr	r3, [pc, #160]	@ (8001e18 <_Z9hwAds1115v+0x164>)
 8001d76:	2205      	movs	r2, #5
 8001d78:	701a      	strb	r2, [r3, #0]
		break;
 8001d7a:	e04b      	b.n	8001e14 <_Z9hwAds1115v+0x160>
	////////////////////////////
	// S3 - WAIT FOR RESPONSE //
	////////////////////////////

	case 3:
		countAdc++;							// Suma 1 al contador
 8001d7c:	4b27      	ldr	r3, [pc, #156]	@ (8001e1c <_Z9hwAds1115v+0x168>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	3301      	adds	r3, #1
 8001d82:	4a26      	ldr	r2, [pc, #152]	@ (8001e1c <_Z9hwAds1115v+0x168>)
 8001d84:	6013      	str	r3, [r2, #0]

		if ( countAdc >= limitAds_i2c ){	// Si pasa el limite de espera de respuesta
 8001d86:	4b25      	ldr	r3, [pc, #148]	@ (8001e1c <_Z9hwAds1115v+0x168>)
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	4b2e      	ldr	r3, [pc, #184]	@ (8001e44 <_Z9hwAds1115v+0x190>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	db03      	blt.n	8001d9a <_Z9hwAds1115v+0xe6>
			stateAdc	= 4;				// Pasa a S4
 8001d92:	4b21      	ldr	r3, [pc, #132]	@ (8001e18 <_Z9hwAds1115v+0x164>)
 8001d94:	2204      	movs	r2, #4
 8001d96:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateAdc	= 3;				// Pasa a S3
		}
		break;
 8001d98:	e03c      	b.n	8001e14 <_Z9hwAds1115v+0x160>
			stateAdc	= 3;				// Pasa a S3
 8001d9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001e18 <_Z9hwAds1115v+0x164>)
 8001d9c:	2203      	movs	r2, #3
 8001d9e:	701a      	strb	r2, [r3, #0]
		break;
 8001da0:	e038      	b.n	8001e14 <_Z9hwAds1115v+0x160>
	//////////////////////
	// S4 - RECEIVE I2C //
	//////////////////////

	case 4:
		countAdc	= 0;																// Reinicia contador
 8001da2:	4b1e      	ldr	r3, [pc, #120]	@ (8001e1c <_Z9hwAds1115v+0x168>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
		HAL_I2C_Master_Receive_DMA(&hi2c1, ADS1115_ADDRESS<<1, buffer_ADS_I2C_IN, 2);	// Solicita datos del buffer
 8001da8:	2302      	movs	r3, #2
 8001daa:	4a27      	ldr	r2, [pc, #156]	@ (8001e48 <_Z9hwAds1115v+0x194>)
 8001dac:	2190      	movs	r1, #144	@ 0x90
 8001dae:	4820      	ldr	r0, [pc, #128]	@ (8001e30 <_Z9hwAds1115v+0x17c>)
 8001db0:	f006 f8e4 	bl	8007f7c <HAL_I2C_Master_Receive_DMA>
		if ( selectChannelAds ){														// Si esta seleccionado channel 0
 8001db4:	4b1c      	ldr	r3, [pc, #112]	@ (8001e28 <_Z9hwAds1115v+0x174>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d00c      	beq.n	8001dd6 <_Z9hwAds1115v+0x122>
			alphaA = ( buffer_ADS_I2C_IN[0] << 8 | buffer_ADS_I2C_IN[1] );				// Guarda en Alpha0
 8001dbc:	4b22      	ldr	r3, [pc, #136]	@ (8001e48 <_Z9hwAds1115v+0x194>)
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	021b      	lsls	r3, r3, #8
 8001dc2:	b21a      	sxth	r2, r3
 8001dc4:	4b20      	ldr	r3, [pc, #128]	@ (8001e48 <_Z9hwAds1115v+0x194>)
 8001dc6:	785b      	ldrb	r3, [r3, #1]
 8001dc8:	b21b      	sxth	r3, r3
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	b21b      	sxth	r3, r3
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	4b1e      	ldr	r3, [pc, #120]	@ (8001e4c <_Z9hwAds1115v+0x198>)
 8001dd2:	801a      	strh	r2, [r3, #0]
 8001dd4:	e00b      	b.n	8001dee <_Z9hwAds1115v+0x13a>
		}
		else{																			// Si esta seleccionado channel 1
			alphaB = ( buffer_ADS_I2C_IN[0] << 8 | buffer_ADS_I2C_IN[1] );				// Guarda en Alpha1
 8001dd6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e48 <_Z9hwAds1115v+0x194>)
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	021b      	lsls	r3, r3, #8
 8001ddc:	b21a      	sxth	r2, r3
 8001dde:	4b1a      	ldr	r3, [pc, #104]	@ (8001e48 <_Z9hwAds1115v+0x194>)
 8001de0:	785b      	ldrb	r3, [r3, #1]
 8001de2:	b21b      	sxth	r3, r3
 8001de4:	4313      	orrs	r3, r2
 8001de6:	b21b      	sxth	r3, r3
 8001de8:	b29a      	uxth	r2, r3
 8001dea:	4b19      	ldr	r3, [pc, #100]	@ (8001e50 <_Z9hwAds1115v+0x19c>)
 8001dec:	801a      	strh	r2, [r3, #0]
		}
		stateAdc	= 5;																// Pasa a S5
 8001dee:	4b0a      	ldr	r3, [pc, #40]	@ (8001e18 <_Z9hwAds1115v+0x164>)
 8001df0:	2205      	movs	r2, #5
 8001df2:	701a      	strb	r2, [r3, #0]
		break;
 8001df4:	e00e      	b.n	8001e14 <_Z9hwAds1115v+0x160>
	/////////////////////
	// S5 - CLOSE LOOP //
	/////////////////////

	case 5:
		selectChannelAds	= !selectChannelAds;	// Cambia canal
 8001df6:	4b0c      	ldr	r3, [pc, #48]	@ (8001e28 <_Z9hwAds1115v+0x174>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	f083 0301 	eor.w	r3, r3, #1
 8001dfe:	b2da      	uxtb	r2, r3
 8001e00:	4b09      	ldr	r3, [pc, #36]	@ (8001e28 <_Z9hwAds1115v+0x174>)
 8001e02:	701a      	strb	r2, [r3, #0]
		enableI2C	= 1;							// Habilita uso de I2C
 8001e04:	4b07      	ldr	r3, [pc, #28]	@ (8001e24 <_Z9hwAds1115v+0x170>)
 8001e06:	2201      	movs	r2, #1
 8001e08:	701a      	strb	r2, [r3, #0]
		stateAdc	= 0;							// Vuelve a S0
 8001e0a:	4b03      	ldr	r3, [pc, #12]	@ (8001e18 <_Z9hwAds1115v+0x164>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	701a      	strb	r2, [r3, #0]
		break;
 8001e10:	e000      	b.n	8001e14 <_Z9hwAds1115v+0x160>

	default:
		break;
 8001e12:	bf00      	nop
	}
}
 8001e14:	bf00      	nop
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	20000428 	.word	0x20000428
 8001e1c:	2000042c 	.word	0x2000042c
 8001e20:	20000430 	.word	0x20000430
 8001e24:	2000000f 	.word	0x2000000f
 8001e28:	20000442 	.word	0x20000442
 8001e2c:	20000010 	.word	0x20000010
 8001e30:	200006cc 	.word	0x200006cc
 8001e34:	20000014 	.word	0x20000014
 8001e38:	2000109b 	.word	0x2000109b
 8001e3c:	20000438 	.word	0x20000438
 8001e40:	200004d8 	.word	0x200004d8
 8001e44:	20000434 	.word	0x20000434
 8001e48:	2000043c 	.word	0x2000043c
 8001e4c:	2000043e 	.word	0x2000043e
 8001e50:	20000440 	.word	0x20000440

08001e54 <_Z7hwSht31v>:
 *	OUTPUT	: 	tempIntern, tempExtern
 *				humIntern, humExtern
 *				warningHardware[0], warningHardware[1]
 */

void hwSht31(){
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0

	switch ( stateSht31 ){
 8001e58:	4b98      	ldr	r3, [pc, #608]	@ (80020bc <_Z7hwSht31v+0x268>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	2b06      	cmp	r3, #6
 8001e5e:	f200 8126 	bhi.w	80020ae <_Z7hwSht31v+0x25a>
 8001e62:	a201      	add	r2, pc, #4	@ (adr r2, 8001e68 <_Z7hwSht31v+0x14>)
 8001e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e68:	08001e85 	.word	0x08001e85
 8001e6c:	08001eb9 	.word	0x08001eb9
 8001e70:	08001ef7 	.word	0x08001ef7
 8001e74:	08001f3b 	.word	0x08001f3b
 8001e78:	08001f61 	.word	0x08001f61
 8001e7c:	08001f81 	.word	0x08001f81
 8001e80:	0800207d 	.word	0x0800207d
	///////////////////////////
	// S0 - WAIT FOR MEASURE //
	///////////////////////////

	case 0:
		countSht31++;							// Suma 1 al contador
 8001e84:	4b8e      	ldr	r3, [pc, #568]	@ (80020c0 <_Z7hwSht31v+0x26c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	4a8d      	ldr	r2, [pc, #564]	@ (80020c0 <_Z7hwSht31v+0x26c>)
 8001e8c:	6013      	str	r3, [r2, #0]

		if ( countSht31 >= limitSht31_measure && enableI2C ){// Si el contador pasa limite
 8001e8e:	4b8c      	ldr	r3, [pc, #560]	@ (80020c0 <_Z7hwSht31v+0x26c>)
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	4b8c      	ldr	r3, [pc, #560]	@ (80020c4 <_Z7hwSht31v+0x270>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	db0a      	blt.n	8001eb0 <_Z7hwSht31v+0x5c>
 8001e9a:	4b8b      	ldr	r3, [pc, #556]	@ (80020c8 <_Z7hwSht31v+0x274>)
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d006      	beq.n	8001eb0 <_Z7hwSht31v+0x5c>
			enableI2C	= 0;					// Deshabilita uso de I2C
 8001ea2:	4b89      	ldr	r3, [pc, #548]	@ (80020c8 <_Z7hwSht31v+0x274>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	701a      	strb	r2, [r3, #0]
			stateSht31	= 1;					// Pasa a S1
 8001ea8:	4b84      	ldr	r3, [pc, #528]	@ (80020bc <_Z7hwSht31v+0x268>)
 8001eaa:	2201      	movs	r2, #1
 8001eac:	701a      	strb	r2, [r3, #0]
		}
		else{									// Si no
			stateSht31	= 0;					// Espera
		}
		break;
 8001eae:	e102      	b.n	80020b6 <_Z7hwSht31v+0x262>
			stateSht31	= 0;					// Espera
 8001eb0:	4b82      	ldr	r3, [pc, #520]	@ (80020bc <_Z7hwSht31v+0x268>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	701a      	strb	r2, [r3, #0]
		break;
 8001eb6:	e0fe      	b.n	80020b6 <_Z7hwSht31v+0x262>
	///////////////////////////
	// S1 - TRANSMIT COMMAND //
	///////////////////////////

	case 1:
		countSht31	= 0;				// Reinicia contador
 8001eb8:	4b81      	ldr	r3, [pc, #516]	@ (80020c0 <_Z7hwSht31v+0x26c>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]
										// Transmite comando por I2C al SHT31 correspondiente
										// Solicita respuesta del proceso

		buffer_SHT31_I2C_OUT[0]	= command_Sht31 >> 8;				// Copia primer byte del comando
 8001ebe:	4b83      	ldr	r3, [pc, #524]	@ (80020cc <_Z7hwSht31v+0x278>)
 8001ec0:	881b      	ldrh	r3, [r3, #0]
 8001ec2:	0a1b      	lsrs	r3, r3, #8
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	b2da      	uxtb	r2, r3
 8001ec8:	4b81      	ldr	r3, [pc, #516]	@ (80020d0 <_Z7hwSht31v+0x27c>)
 8001eca:	701a      	strb	r2, [r3, #0]
		buffer_SHT31_I2C_OUT[1]	= uint8_t ( command_Sht31 & 0xFF );	// Copia segundo byte del comando
 8001ecc:	4b7f      	ldr	r3, [pc, #508]	@ (80020cc <_Z7hwSht31v+0x278>)
 8001ece:	881b      	ldrh	r3, [r3, #0]
 8001ed0:	b2da      	uxtb	r2, r3
 8001ed2:	4b7f      	ldr	r3, [pc, #508]	@ (80020d0 <_Z7hwSht31v+0x27c>)
 8001ed4:	705a      	strb	r2, [r3, #1]

		flagI2C_DMA	= 0;											// Reinicia flag de envio de datos
 8001ed6:	4b7f      	ldr	r3, [pc, #508]	@ (80020d4 <_Z7hwSht31v+0x280>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	701a      	strb	r2, [r3, #0]
														 			// Transmite comando
		HAL_I2C_Master_Transmit_DMA(&hi2c1, addressSht31<<1, buffer_SHT31_I2C_OUT, 2);
 8001edc:	4b7e      	ldr	r3, [pc, #504]	@ (80020d8 <_Z7hwSht31v+0x284>)
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	005b      	lsls	r3, r3, #1
 8001ee2:	b299      	uxth	r1, r3
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	4a7a      	ldr	r2, [pc, #488]	@ (80020d0 <_Z7hwSht31v+0x27c>)
 8001ee8:	487c      	ldr	r0, [pc, #496]	@ (80020dc <_Z7hwSht31v+0x288>)
 8001eea:	f005 ff33 	bl	8007d54 <HAL_I2C_Master_Transmit_DMA>

		stateSht31	= 2;											// Pasa a S2
 8001eee:	4b73      	ldr	r3, [pc, #460]	@ (80020bc <_Z7hwSht31v+0x268>)
 8001ef0:	2202      	movs	r2, #2
 8001ef2:	701a      	strb	r2, [r3, #0]
		break;
 8001ef4:	e0df      	b.n	80020b6 <_Z7hwSht31v+0x262>
										// PERO CON FALTA DE INFORMACIÓN PARA EL SENSOR
										// flagI2C_DMA -> 0: No hay sensor | 1: Hay sensor
										// flagI2C_DMA se actualiza en HAL_I2C_MasterTxCpltCallback
										// HAL_I2C_MasterTxCpltCallback se activa cuando el DMA transmitió correctamente

		if ( !selectSht31 ){					// Si esta seleccionado SHT31 interno
 8001ef6:	4b7a      	ldr	r3, [pc, #488]	@ (80020e0 <_Z7hwSht31v+0x28c>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	f083 0301 	eor.w	r3, r3, #1
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d007      	beq.n	8001f14 <_Z7hwSht31v+0xc0>
			errorHardware[0]	= !flagI2C_DMA;	// Marca estado del sensor
 8001f04:	4b73      	ldr	r3, [pc, #460]	@ (80020d4 <_Z7hwSht31v+0x280>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	f083 0301 	eor.w	r3, r3, #1
 8001f0c:	b2da      	uxtb	r2, r3
 8001f0e:	4b75      	ldr	r3, [pc, #468]	@ (80020e4 <_Z7hwSht31v+0x290>)
 8001f10:	701a      	strb	r2, [r3, #0]
 8001f12:	e006      	b.n	8001f22 <_Z7hwSht31v+0xce>
		}
		else{									// Si esta seleccionado SHT31 externo
			errorHardware[1]	= !flagI2C_DMA;	// Marca estado del sensor
 8001f14:	4b6f      	ldr	r3, [pc, #444]	@ (80020d4 <_Z7hwSht31v+0x280>)
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	f083 0301 	eor.w	r3, r3, #1
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	4b71      	ldr	r3, [pc, #452]	@ (80020e4 <_Z7hwSht31v+0x290>)
 8001f20:	705a      	strb	r2, [r3, #1]
		}

		if ( flagI2C_DMA ){						// Si hay sensor
 8001f22:	4b6c      	ldr	r3, [pc, #432]	@ (80020d4 <_Z7hwSht31v+0x280>)
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d003      	beq.n	8001f32 <_Z7hwSht31v+0xde>
			stateSht31	= 3;					// Pasa a S3 para recibir datos
 8001f2a:	4b64      	ldr	r3, [pc, #400]	@ (80020bc <_Z7hwSht31v+0x268>)
 8001f2c:	2203      	movs	r2, #3
 8001f2e:	701a      	strb	r2, [r3, #0]
		}
		else{									// Si no hay sensor
			stateSht31	= 6;					// Pasa a S6 - cambio de sensor
		}
		break;
 8001f30:	e0c1      	b.n	80020b6 <_Z7hwSht31v+0x262>
			stateSht31	= 6;					// Pasa a S6 - cambio de sensor
 8001f32:	4b62      	ldr	r3, [pc, #392]	@ (80020bc <_Z7hwSht31v+0x268>)
 8001f34:	2206      	movs	r2, #6
 8001f36:	701a      	strb	r2, [r3, #0]
		break;
 8001f38:	e0bd      	b.n	80020b6 <_Z7hwSht31v+0x262>
	///////////////////////////
	// S3 - ESPERA RESPUESTA //
	///////////////////////////

	case 3:
		countSht31++;							// Suma 1 al contador
 8001f3a:	4b61      	ldr	r3, [pc, #388]	@ (80020c0 <_Z7hwSht31v+0x26c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	3301      	adds	r3, #1
 8001f40:	4a5f      	ldr	r2, [pc, #380]	@ (80020c0 <_Z7hwSht31v+0x26c>)
 8001f42:	6013      	str	r3, [r2, #0]

		if ( countSht31 >= limitSht31_i2c ){	// Si pasa el limite de respuesta
 8001f44:	4b5e      	ldr	r3, [pc, #376]	@ (80020c0 <_Z7hwSht31v+0x26c>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	4b67      	ldr	r3, [pc, #412]	@ (80020e8 <_Z7hwSht31v+0x294>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	db03      	blt.n	8001f58 <_Z7hwSht31v+0x104>
			stateSht31	= 4;					// Pasa a S4
 8001f50:	4b5a      	ldr	r3, [pc, #360]	@ (80020bc <_Z7hwSht31v+0x268>)
 8001f52:	2204      	movs	r2, #4
 8001f54:	701a      	strb	r2, [r3, #0]
		}
		else{									// Sino
			stateSht31	= 3;					// Espera en S3
		}
		break;
 8001f56:	e0ae      	b.n	80020b6 <_Z7hwSht31v+0x262>
			stateSht31	= 3;					// Espera en S3
 8001f58:	4b58      	ldr	r3, [pc, #352]	@ (80020bc <_Z7hwSht31v+0x268>)
 8001f5a:	2203      	movs	r2, #3
 8001f5c:	701a      	strb	r2, [r3, #0]
		break;
 8001f5e:	e0aa      	b.n	80020b6 <_Z7hwSht31v+0x262>

	///////////////////////
	// S4 - RECIBE DATOS //
	///////////////////////
	case 4:
		countSht31	= 0;	// Reinicia contador
 8001f60:	4b57      	ldr	r3, [pc, #348]	@ (80020c0 <_Z7hwSht31v+0x26c>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
							// RECIBE LOS DATOS DEL BUS I2C
		HAL_I2C_Master_Receive_DMA(&hi2c1, addressSht31<<1, buffer_SHT31_I2C_IN, 6);
 8001f66:	4b5c      	ldr	r3, [pc, #368]	@ (80020d8 <_Z7hwSht31v+0x284>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	b299      	uxth	r1, r3
 8001f6e:	2306      	movs	r3, #6
 8001f70:	4a5e      	ldr	r2, [pc, #376]	@ (80020ec <_Z7hwSht31v+0x298>)
 8001f72:	485a      	ldr	r0, [pc, #360]	@ (80020dc <_Z7hwSht31v+0x288>)
 8001f74:	f006 f802 	bl	8007f7c <HAL_I2C_Master_Receive_DMA>
		stateSht31	= 5;	// Pasa a S5 para
 8001f78:	4b50      	ldr	r3, [pc, #320]	@ (80020bc <_Z7hwSht31v+0x268>)
 8001f7a:	2205      	movs	r2, #5
 8001f7c:	701a      	strb	r2, [r3, #0]
		break;
 8001f7e:	e09a      	b.n	80020b6 <_Z7hwSht31v+0x262>
	// S5 - ESCALA DE VARIABLES //
	//////////////////////////////

	case 5:

		if ( !selectSht31 ){														// Si esta seleccionado SHT INTERNO
 8001f80:	4b57      	ldr	r3, [pc, #348]	@ (80020e0 <_Z7hwSht31v+0x28c>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	f083 0301 	eor.w	r3, r3, #1
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d039      	beq.n	8002002 <_Z7hwSht31v+0x1ae>
			tempIntern	= (buffer_SHT31_I2C_IN[0] << 8) + buffer_SHT31_I2C_IN[1];	// Une valores del bus para temperatura
 8001f8e:	4b57      	ldr	r3, [pc, #348]	@ (80020ec <_Z7hwSht31v+0x298>)
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	021b      	lsls	r3, r3, #8
 8001f94:	b29b      	uxth	r3, r3
 8001f96:	4a55      	ldr	r2, [pc, #340]	@ (80020ec <_Z7hwSht31v+0x298>)
 8001f98:	7852      	ldrb	r2, [r2, #1]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	b29a      	uxth	r2, r3
 8001f9e:	4b54      	ldr	r3, [pc, #336]	@ (80020f0 <_Z7hwSht31v+0x29c>)
 8001fa0:	801a      	strh	r2, [r3, #0]
			tempIntern	= 1750*tempIntern/65535 - 450;								// Escala sugerida
 8001fa2:	4b53      	ldr	r3, [pc, #332]	@ (80020f0 <_Z7hwSht31v+0x29c>)
 8001fa4:	881b      	ldrh	r3, [r3, #0]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	f240 63d6 	movw	r3, #1750	@ 0x6d6
 8001fac:	fb02 f303 	mul.w	r3, r2, r3
 8001fb0:	4a50      	ldr	r2, [pc, #320]	@ (80020f4 <_Z7hwSht31v+0x2a0>)
 8001fb2:	fb82 1203 	smull	r1, r2, r2, r3
 8001fb6:	441a      	add	r2, r3
 8001fb8:	13d2      	asrs	r2, r2, #15
 8001fba:	17db      	asrs	r3, r3, #31
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	f5a3 73e1 	sub.w	r3, r3, #450	@ 0x1c2
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	4b4a      	ldr	r3, [pc, #296]	@ (80020f0 <_Z7hwSht31v+0x29c>)
 8001fc8:	801a      	strh	r2, [r3, #0]

			humIntern	= (buffer_SHT31_I2C_IN[3] << 8) + buffer_SHT31_I2C_IN[4];	// Une los valores del bus para humedad
 8001fca:	4b48      	ldr	r3, [pc, #288]	@ (80020ec <_Z7hwSht31v+0x298>)
 8001fcc:	78db      	ldrb	r3, [r3, #3]
 8001fce:	021b      	lsls	r3, r3, #8
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	4a46      	ldr	r2, [pc, #280]	@ (80020ec <_Z7hwSht31v+0x298>)
 8001fd4:	7912      	ldrb	r2, [r2, #4]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	b29a      	uxth	r2, r3
 8001fda:	4b47      	ldr	r3, [pc, #284]	@ (80020f8 <_Z7hwSht31v+0x2a4>)
 8001fdc:	801a      	strh	r2, [r3, #0]
			humIntern	= 1000*humIntern/65535;										// Escala sugerida
 8001fde:	4b46      	ldr	r3, [pc, #280]	@ (80020f8 <_Z7hwSht31v+0x2a4>)
 8001fe0:	881b      	ldrh	r3, [r3, #0]
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fe8:	fb02 f303 	mul.w	r3, r2, r3
 8001fec:	4a41      	ldr	r2, [pc, #260]	@ (80020f4 <_Z7hwSht31v+0x2a0>)
 8001fee:	fb82 1203 	smull	r1, r2, r2, r3
 8001ff2:	441a      	add	r2, r3
 8001ff4:	13d2      	asrs	r2, r2, #15
 8001ff6:	17db      	asrs	r3, r3, #31
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	b29a      	uxth	r2, r3
 8001ffc:	4b3e      	ldr	r3, [pc, #248]	@ (80020f8 <_Z7hwSht31v+0x2a4>)
 8001ffe:	801a      	strh	r2, [r3, #0]
 8002000:	e038      	b.n	8002074 <_Z7hwSht31v+0x220>
		}
		else{																		// Si esta seleccionado SHT EXTERNO
			tempExtern	= (buffer_SHT31_I2C_IN[0] << 8) + buffer_SHT31_I2C_IN[1];	// Une valores del bus paa temperatura externa
 8002002:	4b3a      	ldr	r3, [pc, #232]	@ (80020ec <_Z7hwSht31v+0x298>)
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	021b      	lsls	r3, r3, #8
 8002008:	b29b      	uxth	r3, r3
 800200a:	4a38      	ldr	r2, [pc, #224]	@ (80020ec <_Z7hwSht31v+0x298>)
 800200c:	7852      	ldrb	r2, [r2, #1]
 800200e:	4413      	add	r3, r2
 8002010:	b29a      	uxth	r2, r3
 8002012:	4b3a      	ldr	r3, [pc, #232]	@ (80020fc <_Z7hwSht31v+0x2a8>)
 8002014:	801a      	strh	r2, [r3, #0]
			tempExtern	= 1750*tempExtern/65535 - 450;								// Escala sugerida
 8002016:	4b39      	ldr	r3, [pc, #228]	@ (80020fc <_Z7hwSht31v+0x2a8>)
 8002018:	881b      	ldrh	r3, [r3, #0]
 800201a:	461a      	mov	r2, r3
 800201c:	f240 63d6 	movw	r3, #1750	@ 0x6d6
 8002020:	fb02 f303 	mul.w	r3, r2, r3
 8002024:	4a33      	ldr	r2, [pc, #204]	@ (80020f4 <_Z7hwSht31v+0x2a0>)
 8002026:	fb82 1203 	smull	r1, r2, r2, r3
 800202a:	441a      	add	r2, r3
 800202c:	13d2      	asrs	r2, r2, #15
 800202e:	17db      	asrs	r3, r3, #31
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	b29b      	uxth	r3, r3
 8002034:	f5a3 73e1 	sub.w	r3, r3, #450	@ 0x1c2
 8002038:	b29a      	uxth	r2, r3
 800203a:	4b30      	ldr	r3, [pc, #192]	@ (80020fc <_Z7hwSht31v+0x2a8>)
 800203c:	801a      	strh	r2, [r3, #0]

			humExtern	= (buffer_SHT31_I2C_IN[3] << 8) + buffer_SHT31_I2C_IN[4];	// Une valores del bus para humedad
 800203e:	4b2b      	ldr	r3, [pc, #172]	@ (80020ec <_Z7hwSht31v+0x298>)
 8002040:	78db      	ldrb	r3, [r3, #3]
 8002042:	021b      	lsls	r3, r3, #8
 8002044:	b29b      	uxth	r3, r3
 8002046:	4a29      	ldr	r2, [pc, #164]	@ (80020ec <_Z7hwSht31v+0x298>)
 8002048:	7912      	ldrb	r2, [r2, #4]
 800204a:	4413      	add	r3, r2
 800204c:	b29a      	uxth	r2, r3
 800204e:	4b2c      	ldr	r3, [pc, #176]	@ (8002100 <_Z7hwSht31v+0x2ac>)
 8002050:	801a      	strh	r2, [r3, #0]
			humExtern	= 1000*humExtern/65535;										// Escala sugerida
 8002052:	4b2b      	ldr	r3, [pc, #172]	@ (8002100 <_Z7hwSht31v+0x2ac>)
 8002054:	881b      	ldrh	r3, [r3, #0]
 8002056:	461a      	mov	r2, r3
 8002058:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800205c:	fb02 f303 	mul.w	r3, r2, r3
 8002060:	4a24      	ldr	r2, [pc, #144]	@ (80020f4 <_Z7hwSht31v+0x2a0>)
 8002062:	fb82 1203 	smull	r1, r2, r2, r3
 8002066:	441a      	add	r2, r3
 8002068:	13d2      	asrs	r2, r2, #15
 800206a:	17db      	asrs	r3, r3, #31
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	b29a      	uxth	r2, r3
 8002070:	4b23      	ldr	r3, [pc, #140]	@ (8002100 <_Z7hwSht31v+0x2ac>)
 8002072:	801a      	strh	r2, [r3, #0]
		}
		stateSht31	= 6;
 8002074:	4b11      	ldr	r3, [pc, #68]	@ (80020bc <_Z7hwSht31v+0x268>)
 8002076:	2206      	movs	r2, #6
 8002078:	701a      	strb	r2, [r3, #0]
		break;
 800207a:	e01c      	b.n	80020b6 <_Z7hwSht31v+0x262>

	///////////////////////////
	// S6 - CAMBIO DE SENSOR //
	///////////////////////////
	case 6:
		enableI2C	= 1;
 800207c:	4b12      	ldr	r3, [pc, #72]	@ (80020c8 <_Z7hwSht31v+0x274>)
 800207e:	2201      	movs	r2, #1
 8002080:	701a      	strb	r2, [r3, #0]
		selectSht31	= !selectSht31;				//	Cambia sht31 seleccionado
 8002082:	4b17      	ldr	r3, [pc, #92]	@ (80020e0 <_Z7hwSht31v+0x28c>)
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	f083 0301 	eor.w	r3, r3, #1
 800208a:	b2da      	uxtb	r2, r3
 800208c:	4b14      	ldr	r3, [pc, #80]	@ (80020e0 <_Z7hwSht31v+0x28c>)
 800208e:	701a      	strb	r2, [r3, #0]

		if ( selectSht31 ){						// Si selecciona SHT31 Externo
 8002090:	4b13      	ldr	r3, [pc, #76]	@ (80020e0 <_Z7hwSht31v+0x28c>)
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d003      	beq.n	80020a0 <_Z7hwSht31v+0x24c>
			addressSht31	= SHT31_ADDRESS_A;	// Dija address 0x4
 8002098:	4b0f      	ldr	r3, [pc, #60]	@ (80020d8 <_Z7hwSht31v+0x284>)
 800209a:	2244      	movs	r2, #68	@ 0x44
 800209c:	701a      	strb	r2, [r3, #0]
 800209e:	e002      	b.n	80020a6 <_Z7hwSht31v+0x252>
		}
		else{									// Si selecciona SHT31 Interno
			addressSht31	= SHT31_ADDRESS_B;	// Fija address 0x45
 80020a0:	4b0d      	ldr	r3, [pc, #52]	@ (80020d8 <_Z7hwSht31v+0x284>)
 80020a2:	2245      	movs	r2, #69	@ 0x45
 80020a4:	701a      	strb	r2, [r3, #0]
		}

		stateSht31	= 0;						// Cierra el ciclo
 80020a6:	4b05      	ldr	r3, [pc, #20]	@ (80020bc <_Z7hwSht31v+0x268>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	701a      	strb	r2, [r3, #0]
		break;
 80020ac:	e003      	b.n	80020b6 <_Z7hwSht31v+0x262>

	default:
		stateSht31	= 0;
 80020ae:	4b03      	ldr	r3, [pc, #12]	@ (80020bc <_Z7hwSht31v+0x268>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	701a      	strb	r2, [r3, #0]
		break;
 80020b4:	bf00      	nop
	}
}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20000409 	.word	0x20000409
 80020c0:	2000040c 	.word	0x2000040c
 80020c4:	20000410 	.word	0x20000410
 80020c8:	2000000f 	.word	0x2000000f
 80020cc:	2000000a 	.word	0x2000000a
 80020d0:	2000000c 	.word	0x2000000c
 80020d4:	2000109b 	.word	0x2000109b
 80020d8:	2000000e 	.word	0x2000000e
 80020dc:	200006cc 	.word	0x200006cc
 80020e0:	2000041e 	.word	0x2000041e
 80020e4:	200004d8 	.word	0x200004d8
 80020e8:	20000414 	.word	0x20000414
 80020ec:	20000418 	.word	0x20000418
 80020f0:	20000420 	.word	0x20000420
 80020f4:	80008001 	.word	0x80008001
 80020f8:	20000422 	.word	0x20000422
 80020fc:	20000424 	.word	0x20000424
 8002100:	20000426 	.word	0x20000426

08002104 <_Z7hwBotonv>:
 *	INPUT 	: GPIO_A, PIN_3
 *	OUTPUT	: flagBoton
 *
 */

void hwBoton(){
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
	///////////
	// BOTON //
	///////////

	boton	= ! HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);	// Invierte la entrada
 8002108:	2108      	movs	r1, #8
 800210a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800210e:	f005 fd55 	bl	8007bbc <HAL_GPIO_ReadPin>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	bf0c      	ite	eq
 8002118:	2301      	moveq	r3, #1
 800211a:	2300      	movne	r3, #0
 800211c:	b2da      	uxtb	r2, r3
 800211e:	4b25      	ldr	r3, [pc, #148]	@ (80021b4 <_Z7hwBotonv+0xb0>)
 8002120:	701a      	strb	r2, [r3, #0]

	switch (stateBoton){
 8002122:	4b25      	ldr	r3, [pc, #148]	@ (80021b8 <_Z7hwBotonv+0xb4>)
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	2b02      	cmp	r3, #2
 8002128:	d03a      	beq.n	80021a0 <_Z7hwBotonv+0x9c>
 800212a:	2b02      	cmp	r3, #2
 800212c:	dc3f      	bgt.n	80021ae <_Z7hwBotonv+0xaa>
 800212e:	2b00      	cmp	r3, #0
 8002130:	d002      	beq.n	8002138 <_Z7hwBotonv+0x34>
 8002132:	2b01      	cmp	r3, #1
 8002134:	d012      	beq.n	800215c <_Z7hwBotonv+0x58>
		flagBoton	= 1;		// Indica que se presiono el boton
		stateBoton	= 0;		// Vuelve a S0
		break;

	default:
		break;
 8002136:	e03a      	b.n	80021ae <_Z7hwBotonv+0xaa>
		countBoton	= 0;		//	Reinicia contador
 8002138:	4b20      	ldr	r3, [pc, #128]	@ (80021bc <_Z7hwBotonv+0xb8>)
 800213a:	2200      	movs	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
		flagBoton	= 0;		//	Reinicia flag de boton apretado
 800213e:	4b20      	ldr	r3, [pc, #128]	@ (80021c0 <_Z7hwBotonv+0xbc>)
 8002140:	2200      	movs	r2, #0
 8002142:	701a      	strb	r2, [r3, #0]
		if ( boton ){			//	Si se presiona el boton
 8002144:	4b1b      	ldr	r3, [pc, #108]	@ (80021b4 <_Z7hwBotonv+0xb0>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d003      	beq.n	8002154 <_Z7hwBotonv+0x50>
			stateBoton	= 1;	//	Pasa a S1
 800214c:	4b1a      	ldr	r3, [pc, #104]	@ (80021b8 <_Z7hwBotonv+0xb4>)
 800214e:	2201      	movs	r2, #1
 8002150:	701a      	strb	r2, [r3, #0]
		break;
 8002152:	e02d      	b.n	80021b0 <_Z7hwBotonv+0xac>
			stateBoton	= 0;	// Se queda en S0
 8002154:	4b18      	ldr	r3, [pc, #96]	@ (80021b8 <_Z7hwBotonv+0xb4>)
 8002156:	2200      	movs	r2, #0
 8002158:	701a      	strb	r2, [r3, #0]
		break;
 800215a:	e029      	b.n	80021b0 <_Z7hwBotonv+0xac>
		countBoton++;								// Suma 1 al contador
 800215c:	4b17      	ldr	r3, [pc, #92]	@ (80021bc <_Z7hwBotonv+0xb8>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	3301      	adds	r3, #1
 8002162:	4a16      	ldr	r2, [pc, #88]	@ (80021bc <_Z7hwBotonv+0xb8>)
 8002164:	6013      	str	r3, [r2, #0]
		if ( boton && countBoton >= limitBoton ){	// Si el boton esta presionado y llega al limite del contador
 8002166:	4b13      	ldr	r3, [pc, #76]	@ (80021b4 <_Z7hwBotonv+0xb0>)
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d009      	beq.n	8002182 <_Z7hwBotonv+0x7e>
 800216e:	4b13      	ldr	r3, [pc, #76]	@ (80021bc <_Z7hwBotonv+0xb8>)
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	4b14      	ldr	r3, [pc, #80]	@ (80021c4 <_Z7hwBotonv+0xc0>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	429a      	cmp	r2, r3
 8002178:	db03      	blt.n	8002182 <_Z7hwBotonv+0x7e>
			stateBoton	= 2;						// Pasa a S2
 800217a:	4b0f      	ldr	r3, [pc, #60]	@ (80021b8 <_Z7hwBotonv+0xb4>)
 800217c:	2202      	movs	r2, #2
 800217e:	701a      	strb	r2, [r3, #0]
		break;
 8002180:	e016      	b.n	80021b0 <_Z7hwBotonv+0xac>
		else if ( !boton ){							// Si el boton no estaba apretado
 8002182:	4b0c      	ldr	r3, [pc, #48]	@ (80021b4 <_Z7hwBotonv+0xb0>)
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	f083 0301 	eor.w	r3, r3, #1
 800218a:	b2db      	uxtb	r3, r3
 800218c:	2b00      	cmp	r3, #0
 800218e:	d003      	beq.n	8002198 <_Z7hwBotonv+0x94>
			stateBoton	= 0;						// Vuelve a S0
 8002190:	4b09      	ldr	r3, [pc, #36]	@ (80021b8 <_Z7hwBotonv+0xb4>)
 8002192:	2200      	movs	r2, #0
 8002194:	701a      	strb	r2, [r3, #0]
		break;
 8002196:	e00b      	b.n	80021b0 <_Z7hwBotonv+0xac>
			stateBoton	= 1;						// Se queda en S1
 8002198:	4b07      	ldr	r3, [pc, #28]	@ (80021b8 <_Z7hwBotonv+0xb4>)
 800219a:	2201      	movs	r2, #1
 800219c:	701a      	strb	r2, [r3, #0]
		break;
 800219e:	e007      	b.n	80021b0 <_Z7hwBotonv+0xac>
		flagBoton	= 1;		// Indica que se presiono el boton
 80021a0:	4b07      	ldr	r3, [pc, #28]	@ (80021c0 <_Z7hwBotonv+0xbc>)
 80021a2:	2201      	movs	r2, #1
 80021a4:	701a      	strb	r2, [r3, #0]
		stateBoton	= 0;		// Vuelve a S0
 80021a6:	4b04      	ldr	r3, [pc, #16]	@ (80021b8 <_Z7hwBotonv+0xb4>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	701a      	strb	r2, [r3, #0]
		break;
 80021ac:	e000      	b.n	80021b0 <_Z7hwBotonv+0xac>
		break;
 80021ae:	bf00      	nop
	}
}
 80021b0:	bf00      	nop
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	200003fd 	.word	0x200003fd
 80021b8:	20000408 	.word	0x20000408
 80021bc:	20000400 	.word	0x20000400
 80021c0:	20000a3c 	.word	0x20000a3c
 80021c4:	20000404 	.word	0x20000404

080021c8 <_Z7hwGpsInv>:
 *
 *	INPUT	:	gpsIn.available()
 *	OUTPUT	:	gpsInput.inserValue()
 */

void hwGpsIn(){
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
	if ( gpsIn.available() ){			// Si hay un elemento en fifo
 80021cc:	480e      	ldr	r0, [pc, #56]	@ (8002208 <_Z7hwGpsInv+0x40>)
 80021ce:	f7ff f97d 	bl	80014cc <_ZN8fifoUart9availableEv>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d015      	beq.n	8002204 <_Z7hwGpsInv+0x3c>
		gpsBus = gpsIn.readElement();	// Lee valor en fifo
 80021d8:	480b      	ldr	r0, [pc, #44]	@ (8002208 <_Z7hwGpsInv+0x40>)
 80021da:	f7ff f93e 	bl	800145a <_ZN8fifoUart11readElementEv>
 80021de:	4603      	mov	r3, r0
 80021e0:	461a      	mov	r2, r3
 80021e2:	4b0a      	ldr	r3, [pc, #40]	@ (800220c <_Z7hwGpsInv+0x44>)
 80021e4:	701a      	strb	r2, [r3, #0]
		gpsInput.insertValue( gpsBus );	// Pasa el simbolo al otro metodo
 80021e6:	4b09      	ldr	r3, [pc, #36]	@ (800220c <_Z7hwGpsInv+0x44>)
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	4619      	mov	r1, r3
 80021ec:	4808      	ldr	r0, [pc, #32]	@ (8002210 <_Z7hwGpsInv+0x48>)
 80021ee:	f7ff f995 	bl	800151c <_ZN8gpsInput11insertValueEh>

		if ( gpsInput.stateInsert == 7){
 80021f2:	4b07      	ldr	r3, [pc, #28]	@ (8002210 <_Z7hwGpsInv+0x48>)
 80021f4:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80021f8:	2b07      	cmp	r3, #7
 80021fa:	d103      	bne.n	8002204 <_Z7hwGpsInv+0x3c>
			gpsBus = gpsBus;
 80021fc:	4b03      	ldr	r3, [pc, #12]	@ (800220c <_Z7hwGpsInv+0x44>)
 80021fe:	781a      	ldrb	r2, [r3, #0]
 8002200:	4b02      	ldr	r3, [pc, #8]	@ (800220c <_Z7hwGpsInv+0x44>)
 8002202:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002204:	bf00      	nop
 8002206:	bd80      	pop	{r7, pc}
 8002208:	20000a98 	.word	0x20000a98
 800220c:	200004cb 	.word	0x200004cb
 8002210:	20000a40 	.word	0x20000a40

08002214 <_Z8hwAnalogv>:
 *
 *	INPUT	:	analog[0],	analog[1], flagAnalog
 *	OUTPUT	:	battery, alphaAnalog_A, alphaAnalog_B
 */

void hwAnalog(){
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
	switch ( stateAnalog ){
 8002218:	4b25      	ldr	r3, [pc, #148]	@ (80022b0 <_Z8hwAnalogv+0x9c>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	2b02      	cmp	r3, #2
 800221e:	d025      	beq.n	800226c <_Z8hwAnalogv+0x58>
 8002220:	2b02      	cmp	r3, #2
 8002222:	dc42      	bgt.n	80022aa <_Z8hwAnalogv+0x96>
 8002224:	2b00      	cmp	r3, #0
 8002226:	d002      	beq.n	800222e <_Z8hwAnalogv+0x1a>
 8002228:	2b01      	cmp	r3, #1
 800222a:	d013      	beq.n	8002254 <_Z8hwAnalogv+0x40>
		else{												// Si no ha guardado
			stateAnalog		= 2;							// Espera en S2
		}
		break;
	}
}
 800222c:	e03d      	b.n	80022aa <_Z8hwAnalogv+0x96>
		countAnalog++;						// Suma 1 al contador
 800222e:	4b21      	ldr	r3, [pc, #132]	@ (80022b4 <_Z8hwAnalogv+0xa0>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	3301      	adds	r3, #1
 8002234:	4a1f      	ldr	r2, [pc, #124]	@ (80022b4 <_Z8hwAnalogv+0xa0>)
 8002236:	6013      	str	r3, [r2, #0]
		if ( countAnalog >= sampleAnalog ){	// Si cumple el tiempo de muestreo
 8002238:	4b1e      	ldr	r3, [pc, #120]	@ (80022b4 <_Z8hwAnalogv+0xa0>)
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	4b1e      	ldr	r3, [pc, #120]	@ (80022b8 <_Z8hwAnalogv+0xa4>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	429a      	cmp	r2, r3
 8002242:	db03      	blt.n	800224c <_Z8hwAnalogv+0x38>
			stateAnalog	= 1;				// Pasa a S1
 8002244:	4b1a      	ldr	r3, [pc, #104]	@ (80022b0 <_Z8hwAnalogv+0x9c>)
 8002246:	2201      	movs	r2, #1
 8002248:	701a      	strb	r2, [r3, #0]
		break;
 800224a:	e02e      	b.n	80022aa <_Z8hwAnalogv+0x96>
			stateAnalog	= 0;				// Espera en S0
 800224c:	4b18      	ldr	r3, [pc, #96]	@ (80022b0 <_Z8hwAnalogv+0x9c>)
 800224e:	2200      	movs	r2, #0
 8002250:	701a      	strb	r2, [r3, #0]
		break;
 8002252:	e02a      	b.n	80022aa <_Z8hwAnalogv+0x96>
		countAnalog	= 0;									// Reinicia contador
 8002254:	4b17      	ldr	r3, [pc, #92]	@ (80022b4 <_Z8hwAnalogv+0xa0>)
 8002256:	2200      	movs	r2, #0
 8002258:	601a      	str	r2, [r3, #0]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog, 3);	// Inicia muestreo
 800225a:	2203      	movs	r2, #3
 800225c:	4917      	ldr	r1, [pc, #92]	@ (80022bc <_Z8hwAnalogv+0xa8>)
 800225e:	4818      	ldr	r0, [pc, #96]	@ (80022c0 <_Z8hwAnalogv+0xac>)
 8002260:	f003 fcac 	bl	8005bbc <HAL_ADC_Start_DMA>
		stateAnalog	= 2;									// Pasa a S2
 8002264:	4b12      	ldr	r3, [pc, #72]	@ (80022b0 <_Z8hwAnalogv+0x9c>)
 8002266:	2202      	movs	r2, #2
 8002268:	701a      	strb	r2, [r3, #0]
		break;
 800226a:	e01e      	b.n	80022aa <_Z8hwAnalogv+0x96>
		if ( flagAnalog ){									// Si guardo correctamente
 800226c:	4b15      	ldr	r3, [pc, #84]	@ (80022c4 <_Z8hwAnalogv+0xb0>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d016      	beq.n	80022a2 <_Z8hwAnalogv+0x8e>
			battery			= (analog[0] & 0xFFFF);			// Guarda valor bateria
 8002274:	4b11      	ldr	r3, [pc, #68]	@ (80022bc <_Z8hwAnalogv+0xa8>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	b29a      	uxth	r2, r3
 800227a:	4b13      	ldr	r3, [pc, #76]	@ (80022c8 <_Z8hwAnalogv+0xb4>)
 800227c:	801a      	strh	r2, [r3, #0]
			alphaAnalog_A	= (analog[0] >> 16 & 0xFFFF);	// Guarda valor Alpha A
 800227e:	4b0f      	ldr	r3, [pc, #60]	@ (80022bc <_Z8hwAnalogv+0xa8>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	0c1b      	lsrs	r3, r3, #16
 8002284:	b29a      	uxth	r2, r3
 8002286:	4b11      	ldr	r3, [pc, #68]	@ (80022cc <_Z8hwAnalogv+0xb8>)
 8002288:	801a      	strh	r2, [r3, #0]
			alphaAnalog_B	= (analog[1] & 0xFFFF);			// Guarda valor Alpha B
 800228a:	4b0c      	ldr	r3, [pc, #48]	@ (80022bc <_Z8hwAnalogv+0xa8>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	b29a      	uxth	r2, r3
 8002290:	4b0f      	ldr	r3, [pc, #60]	@ (80022d0 <_Z8hwAnalogv+0xbc>)
 8002292:	801a      	strh	r2, [r3, #0]
			flagAnalog		= 0;							// Reinicia flag de medicion analogica
 8002294:	4b0b      	ldr	r3, [pc, #44]	@ (80022c4 <_Z8hwAnalogv+0xb0>)
 8002296:	2200      	movs	r2, #0
 8002298:	701a      	strb	r2, [r3, #0]
			stateAnalog		= 0;							// Vuelve a S0
 800229a:	4b05      	ldr	r3, [pc, #20]	@ (80022b0 <_Z8hwAnalogv+0x9c>)
 800229c:	2200      	movs	r2, #0
 800229e:	701a      	strb	r2, [r3, #0]
		break;
 80022a0:	e002      	b.n	80022a8 <_Z8hwAnalogv+0x94>
			stateAnalog		= 2;							// Espera en S2
 80022a2:	4b03      	ldr	r3, [pc, #12]	@ (80022b0 <_Z8hwAnalogv+0x9c>)
 80022a4:	2202      	movs	r2, #2
 80022a6:	701a      	strb	r2, [r3, #0]
		break;
 80022a8:	bf00      	nop
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20000454 	.word	0x20000454
 80022b4:	2000044c 	.word	0x2000044c
 80022b8:	20000450 	.word	0x20000450
 80022bc:	20001134 	.word	0x20001134
 80022c0:	2000061c 	.word	0x2000061c
 80022c4:	20001140 	.word	0x20001140
 80022c8:	20000444 	.word	0x20000444
 80022cc:	20000446 	.word	0x20000446
 80022d0:	20000448 	.word	0x20000448

080022d4 <_Z8hwEEPROMv>:
 * 1. Indicar cada uno de los pasos de calibracion
 * 2. Guardas datos de forma periodica en EEPROM
 * 3.
 */

void hwEEPROM(){
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0

	switch ( stateEEPROM ){
 80022da:	4b70      	ldr	r3, [pc, #448]	@ (800249c <_Z8hwEEPROMv+0x1c8>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	2b06      	cmp	r3, #6
 80022e0:	f200 80d2 	bhi.w	8002488 <_Z8hwEEPROMv+0x1b4>
 80022e4:	a201      	add	r2, pc, #4	@ (adr r2, 80022ec <_Z8hwEEPROMv+0x18>)
 80022e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022ea:	bf00      	nop
 80022ec:	08002309 	.word	0x08002309
 80022f0:	08002341 	.word	0x08002341
 80022f4:	08002379 	.word	0x08002379
 80022f8:	080023b1 	.word	0x080023b1
 80022fc:	080023e9 	.word	0x080023e9
 8002300:	0800241d 	.word	0x0800241d
 8002304:	08002491 	.word	0x08002491
	//////////////////////
	// S0 - READ PAGE 0 //
	//////////////////////

	case 0:
		EEPROM_Read(0, 0,  nameSensor_0,	sizeof(nameSensor_0));		// Name of sensor
 8002308:	2314      	movs	r3, #20
 800230a:	4a65      	ldr	r2, [pc, #404]	@ (80024a0 <_Z8hwEEPROMv+0x1cc>)
 800230c:	2100      	movs	r1, #0
 800230e:	2000      	movs	r0, #0
 8002310:	f7fe f916 	bl	8000540 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 20, idSensor_0,		sizeof(idSensor_0));		// ID of sensor
 8002314:	2304      	movs	r3, #4
 8002316:	4a63      	ldr	r2, [pc, #396]	@ (80024a4 <_Z8hwEEPROMv+0x1d0>)
 8002318:	2114      	movs	r1, #20
 800231a:	2000      	movs	r0, #0
 800231c:	f7fe f910 	bl	8000540 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 24, rangeSensor_0,	sizeof(rangeSensor_0));		// Range of sensor
 8002320:	2304      	movs	r3, #4
 8002322:	4a61      	ldr	r2, [pc, #388]	@ (80024a8 <_Z8hwEEPROMv+0x1d4>)
 8002324:	2118      	movs	r1, #24
 8002326:	2000      	movs	r0, #0
 8002328:	f7fe f90a 	bl	8000540 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 28, amplifier_10,	sizeof(amplifier_10));		// Amplifier 1 of sensor
 800232c:	2304      	movs	r3, #4
 800232e:	4a5f      	ldr	r2, [pc, #380]	@ (80024ac <_Z8hwEEPROMv+0x1d8>)
 8002330:	211c      	movs	r1, #28
 8002332:	2000      	movs	r0, #0
 8002334:	f7fe f904 	bl	8000540 <_Z11EEPROM_ReadttPht>
		stateEEPROM	= 1;												// S1 to read page 1
 8002338:	4b58      	ldr	r3, [pc, #352]	@ (800249c <_Z8hwEEPROMv+0x1c8>)
 800233a:	2201      	movs	r2, #1
 800233c:	701a      	strb	r2, [r3, #0]
		break;
 800233e:	e0a8      	b.n	8002492 <_Z8hwEEPROMv+0x1be>

	case 1:
		EEPROM_Read(0, 32, amplifier_20,	sizeof(amplifier_20));		// Amplifier 2 of sensor
 8002340:	2304      	movs	r3, #4
 8002342:	4a5b      	ldr	r2, [pc, #364]	@ (80024b0 <_Z8hwEEPROMv+0x1dc>)
 8002344:	2120      	movs	r1, #32
 8002346:	2000      	movs	r0, #0
 8002348:	f7fe f8fa 	bl	8000540 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 36, groundSensor_0,	sizeof(groundSensor_0));	// N of curve
 800234c:	2304      	movs	r3, #4
 800234e:	4a59      	ldr	r2, [pc, #356]	@ (80024b4 <_Z8hwEEPROMv+0x1e0>)
 8002350:	2124      	movs	r1, #36	@ 0x24
 8002352:	2000      	movs	r0, #0
 8002354:	f7fe f8f4 	bl	8000540 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 40, curveSensor_0,	sizeof(curveSensor_0));		// M of curve
 8002358:	2304      	movs	r3, #4
 800235a:	4a57      	ldr	r2, [pc, #348]	@ (80024b8 <_Z8hwEEPROMv+0x1e4>)
 800235c:	2128      	movs	r1, #40	@ 0x28
 800235e:	2000      	movs	r0, #0
 8002360:	f7fe f8ee 	bl	8000540 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 44, dateCalib_0,		sizeof(dateCalib_0));		// Date of calibration
 8002364:	230a      	movs	r3, #10
 8002366:	4a55      	ldr	r2, [pc, #340]	@ (80024bc <_Z8hwEEPROMv+0x1e8>)
 8002368:	212c      	movs	r1, #44	@ 0x2c
 800236a:	2000      	movs	r0, #0
 800236c:	f7fe f8e8 	bl	8000540 <_Z11EEPROM_ReadttPht>

		stateEEPROM	= 2;
 8002370:	4b4a      	ldr	r3, [pc, #296]	@ (800249c <_Z8hwEEPROMv+0x1c8>)
 8002372:	2202      	movs	r2, #2
 8002374:	701a      	strb	r2, [r3, #0]
		break;
 8002376:	e08c      	b.n	8002492 <_Z8hwEEPROMv+0x1be>
	//////////////////////
	// S1 - READ PAGE 1 //
	//////////////////////

	case 2:
		EEPROM_Read(1, 0,  nameSensor_1,	sizeof(nameSensor_1));		// Name of sensor
 8002378:	2314      	movs	r3, #20
 800237a:	4a51      	ldr	r2, [pc, #324]	@ (80024c0 <_Z8hwEEPROMv+0x1ec>)
 800237c:	2100      	movs	r1, #0
 800237e:	2001      	movs	r0, #1
 8002380:	f7fe f8de 	bl	8000540 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 20, idSensor_1,		sizeof(idSensor_1));		// ID of sensor
 8002384:	2304      	movs	r3, #4
 8002386:	4a4f      	ldr	r2, [pc, #316]	@ (80024c4 <_Z8hwEEPROMv+0x1f0>)
 8002388:	2114      	movs	r1, #20
 800238a:	2001      	movs	r0, #1
 800238c:	f7fe f8d8 	bl	8000540 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 24, rangeSensor_1,	sizeof(rangeSensor_1));		// Range of sensor
 8002390:	2304      	movs	r3, #4
 8002392:	4a4d      	ldr	r2, [pc, #308]	@ (80024c8 <_Z8hwEEPROMv+0x1f4>)
 8002394:	2118      	movs	r1, #24
 8002396:	2001      	movs	r0, #1
 8002398:	f7fe f8d2 	bl	8000540 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 28, amplifier_11,	sizeof(amplifier_11));		// Amplifier 1 of sensor
 800239c:	2304      	movs	r3, #4
 800239e:	4a4b      	ldr	r2, [pc, #300]	@ (80024cc <_Z8hwEEPROMv+0x1f8>)
 80023a0:	211c      	movs	r1, #28
 80023a2:	2001      	movs	r0, #1
 80023a4:	f7fe f8cc 	bl	8000540 <_Z11EEPROM_ReadttPht>
		stateEEPROM	= 3;												// S2 to stop of read
 80023a8:	4b3c      	ldr	r3, [pc, #240]	@ (800249c <_Z8hwEEPROMv+0x1c8>)
 80023aa:	2203      	movs	r2, #3
 80023ac:	701a      	strb	r2, [r3, #0]
		break;
 80023ae:	e070      	b.n	8002492 <_Z8hwEEPROMv+0x1be>


	case 3:
		EEPROM_Read(1, 32, amplifier_21,	sizeof(amplifier_21));		// Amplifier 2 of sensor
 80023b0:	2304      	movs	r3, #4
 80023b2:	4a47      	ldr	r2, [pc, #284]	@ (80024d0 <_Z8hwEEPROMv+0x1fc>)
 80023b4:	2120      	movs	r1, #32
 80023b6:	2001      	movs	r0, #1
 80023b8:	f7fe f8c2 	bl	8000540 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 36, groundSensor_1,	sizeof(groundSensor_1));	// N of curve
 80023bc:	2304      	movs	r3, #4
 80023be:	4a45      	ldr	r2, [pc, #276]	@ (80024d4 <_Z8hwEEPROMv+0x200>)
 80023c0:	2124      	movs	r1, #36	@ 0x24
 80023c2:	2001      	movs	r0, #1
 80023c4:	f7fe f8bc 	bl	8000540 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 40, curveSensor_1,	sizeof(curveSensor_1));		// M of curve
 80023c8:	2304      	movs	r3, #4
 80023ca:	4a43      	ldr	r2, [pc, #268]	@ (80024d8 <_Z8hwEEPROMv+0x204>)
 80023cc:	2128      	movs	r1, #40	@ 0x28
 80023ce:	2001      	movs	r0, #1
 80023d0:	f7fe f8b6 	bl	8000540 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 44, dateCalib_1,		sizeof(dateCalib_1));		// Date of calibration
 80023d4:	230a      	movs	r3, #10
 80023d6:	4a41      	ldr	r2, [pc, #260]	@ (80024dc <_Z8hwEEPROMv+0x208>)
 80023d8:	212c      	movs	r1, #44	@ 0x2c
 80023da:	2001      	movs	r0, #1
 80023dc:	f7fe f8b0 	bl	8000540 <_Z11EEPROM_ReadttPht>
		stateEEPROM	= 4;
 80023e0:	4b2e      	ldr	r3, [pc, #184]	@ (800249c <_Z8hwEEPROMv+0x1c8>)
 80023e2:	2204      	movs	r2, #4
 80023e4:	701a      	strb	r2, [r3, #0]
		break;
 80023e6:	e054      	b.n	8002492 <_Z8hwEEPROMv+0x1be>
	// S2 - CHECK ERRORS //
	///////////////////////

	case 4:

		groundAlphaA	= groundSensor_0[0] + (groundSensor_0[1] << 8);
 80023e8:	4b32      	ldr	r3, [pc, #200]	@ (80024b4 <_Z8hwEEPROMv+0x1e0>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	461a      	mov	r2, r3
 80023ee:	4b31      	ldr	r3, [pc, #196]	@ (80024b4 <_Z8hwEEPROMv+0x1e0>)
 80023f0:	785b      	ldrb	r3, [r3, #1]
 80023f2:	021b      	lsls	r3, r3, #8
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	4413      	add	r3, r2
 80023f8:	b29a      	uxth	r2, r3
 80023fa:	4b39      	ldr	r3, [pc, #228]	@ (80024e0 <_Z8hwEEPROMv+0x20c>)
 80023fc:	801a      	strh	r2, [r3, #0]
		curveAlphaA		= curveSensor_0[0] + (curveSensor_0[1] << 8);
 80023fe:	4b2e      	ldr	r3, [pc, #184]	@ (80024b8 <_Z8hwEEPROMv+0x1e4>)
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	461a      	mov	r2, r3
 8002404:	4b2c      	ldr	r3, [pc, #176]	@ (80024b8 <_Z8hwEEPROMv+0x1e4>)
 8002406:	785b      	ldrb	r3, [r3, #1]
 8002408:	021b      	lsls	r3, r3, #8
 800240a:	b29b      	uxth	r3, r3
 800240c:	4413      	add	r3, r2
 800240e:	b29a      	uxth	r2, r3
 8002410:	4b34      	ldr	r3, [pc, #208]	@ (80024e4 <_Z8hwEEPROMv+0x210>)
 8002412:	801a      	strh	r2, [r3, #0]
		EEPROM_Write(1, 32, amplifier2_1, sizeof(amplifier2_0));
		EEPROM_Write(1, 36, groundSensor1, sizeof(groundSensor0));
		EEPROM_Write(1, 40, curveSensor1, sizeof(curveSensor0));
		EEPROM_Write(1, 44, dateCalib1, sizeof(dateCalib0));
		*/
		stateEEPROM	= 5;								// Pasa a S3
 8002414:	4b21      	ldr	r3, [pc, #132]	@ (800249c <_Z8hwEEPROMv+0x1c8>)
 8002416:	2205      	movs	r2, #5
 8002418:	701a      	strb	r2, [r3, #0]
		break;
 800241a:	e03a      	b.n	8002492 <_Z8hwEEPROMv+0x1be>
	// S3 - STOP READING //
	///////////////////////

	case 5:
		uint8_t i;										// Inicia contador
		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter
 800241c:	2300      	movs	r3, #0
 800241e:	71fb      	strb	r3, [r7, #7]
 8002420:	e012      	b.n	8002448 <_Z8hwEEPROMv+0x174>
			if ( nameAlphaB[i]	== nameSensor_0[i] ){	// Compara caracter ideal y caracter leido
 8002422:	79fb      	ldrb	r3, [r7, #7]
 8002424:	4a30      	ldr	r2, [pc, #192]	@ (80024e8 <_Z8hwEEPROMv+0x214>)
 8002426:	5cd2      	ldrb	r2, [r2, r3]
 8002428:	79fb      	ldrb	r3, [r7, #7]
 800242a:	491d      	ldr	r1, [pc, #116]	@ (80024a0 <_Z8hwEEPROMv+0x1cc>)
 800242c:	5ccb      	ldrb	r3, [r1, r3]
 800242e:	429a      	cmp	r2, r3
 8002430:	d103      	bne.n	800243a <_Z8hwEEPROMv+0x166>
				errorHardware[4]	= 0;				// Si son iguales  no hay error
 8002432:	4b2e      	ldr	r3, [pc, #184]	@ (80024ec <_Z8hwEEPROMv+0x218>)
 8002434:	2200      	movs	r2, #0
 8002436:	711a      	strb	r2, [r3, #4]
 8002438:	e003      	b.n	8002442 <_Z8hwEEPROMv+0x16e>
			}
			else{										// Si son distintos
				errorHardware[4]	= 1;				// Indica error
 800243a:	4b2c      	ldr	r3, [pc, #176]	@ (80024ec <_Z8hwEEPROMv+0x218>)
 800243c:	2201      	movs	r2, #1
 800243e:	711a      	strb	r2, [r3, #4]
				break;									// Termina loop
 8002440:	e005      	b.n	800244e <_Z8hwEEPROMv+0x17a>
		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter
 8002442:	79fb      	ldrb	r3, [r7, #7]
 8002444:	3301      	adds	r3, #1
 8002446:	71fb      	strb	r3, [r7, #7]
 8002448:	79fb      	ldrb	r3, [r7, #7]
 800244a:	2b11      	cmp	r3, #17
 800244c:	d9e9      	bls.n	8002422 <_Z8hwEEPROMv+0x14e>
			}
		}

		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter del valor ideal
 800244e:	2300      	movs	r3, #0
 8002450:	71fb      	strb	r3, [r7, #7]
 8002452:	e012      	b.n	800247a <_Z8hwEEPROMv+0x1a6>
			if ( nameAlphaB[i]	== nameSensor_0[i] ){	// Compara caracter ideal y caracter leido
 8002454:	79fb      	ldrb	r3, [r7, #7]
 8002456:	4a24      	ldr	r2, [pc, #144]	@ (80024e8 <_Z8hwEEPROMv+0x214>)
 8002458:	5cd2      	ldrb	r2, [r2, r3]
 800245a:	79fb      	ldrb	r3, [r7, #7]
 800245c:	4910      	ldr	r1, [pc, #64]	@ (80024a0 <_Z8hwEEPROMv+0x1cc>)
 800245e:	5ccb      	ldrb	r3, [r1, r3]
 8002460:	429a      	cmp	r2, r3
 8002462:	d103      	bne.n	800246c <_Z8hwEEPROMv+0x198>
				errorHardware[4]	= 0;				// Si son iguales no idnica error
 8002464:	4b21      	ldr	r3, [pc, #132]	@ (80024ec <_Z8hwEEPROMv+0x218>)
 8002466:	2200      	movs	r2, #0
 8002468:	711a      	strb	r2, [r3, #4]
 800246a:	e003      	b.n	8002474 <_Z8hwEEPROMv+0x1a0>
			}
			else{										// Si son distintos
				errorHardware[4]	= 1;				// Indica error
 800246c:	4b1f      	ldr	r3, [pc, #124]	@ (80024ec <_Z8hwEEPROMv+0x218>)
 800246e:	2201      	movs	r2, #1
 8002470:	711a      	strb	r2, [r3, #4]
				break;									// Termina loop
 8002472:	e005      	b.n	8002480 <_Z8hwEEPROMv+0x1ac>
		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter del valor ideal
 8002474:	79fb      	ldrb	r3, [r7, #7]
 8002476:	3301      	adds	r3, #1
 8002478:	71fb      	strb	r3, [r7, #7]
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	2b11      	cmp	r3, #17
 800247e:	d9e9      	bls.n	8002454 <_Z8hwEEPROMv+0x180>
			}
		}
		stateEEPROM	= 6;
 8002480:	4b06      	ldr	r3, [pc, #24]	@ (800249c <_Z8hwEEPROMv+0x1c8>)
 8002482:	2206      	movs	r2, #6
 8002484:	701a      	strb	r2, [r3, #0]
		break;
 8002486:	e004      	b.n	8002492 <_Z8hwEEPROMv+0x1be>

	case 6:
		break;
	default:
		stateEEPROM	= 0;
 8002488:	4b04      	ldr	r3, [pc, #16]	@ (800249c <_Z8hwEEPROMv+0x1c8>)
 800248a:	2200      	movs	r2, #0
 800248c:	701a      	strb	r2, [r3, #0]
		break;
 800248e:	e000      	b.n	8002492 <_Z8hwEEPROMv+0x1be>
		break;
 8002490:	bf00      	nop
	}
}
 8002492:	bf00      	nop
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	200004ca 	.word	0x200004ca
 80024a0:	2000045c 	.word	0x2000045c
 80024a4:	20000470 	.word	0x20000470
 80024a8:	20000474 	.word	0x20000474
 80024ac:	20000478 	.word	0x20000478
 80024b0:	2000047c 	.word	0x2000047c
 80024b4:	20000480 	.word	0x20000480
 80024b8:	20000484 	.word	0x20000484
 80024bc:	20000488 	.word	0x20000488
 80024c0:	20000494 	.word	0x20000494
 80024c4:	200004a8 	.word	0x200004a8
 80024c8:	200004ac 	.word	0x200004ac
 80024cc:	200004b0 	.word	0x200004b0
 80024d0:	200004b4 	.word	0x200004b4
 80024d4:	200004b8 	.word	0x200004b8
 80024d8:	200004bc 	.word	0x200004bc
 80024dc:	200004c0 	.word	0x200004c0
 80024e0:	20000456 	.word	0x20000456
 80024e4:	20000458 	.word	0x20000458
 80024e8:	20000018 	.word	0x20000018
 80024ec:	200004d8 	.word	0x200004d8

080024f0 <_Z41__static_initialization_and_destruction_0ii>:
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d137      	bne.n	8002570 <_Z41__static_initialization_and_destruction_0ii+0x80>
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002506:	4293      	cmp	r3, r2
 8002508:	d132      	bne.n	8002570 <_Z41__static_initialization_and_destruction_0ii+0x80>
int limitBoton	= 400/superloop;	// 400 milisegundos en 100 microsegundos
 800250a:	4b1c      	ldr	r3, [pc, #112]	@ (800257c <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	461a      	mov	r2, r3
 8002510:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8002514:	fb93 f3f2 	sdiv	r3, r3, r2
 8002518:	4a19      	ldr	r2, [pc, #100]	@ (8002580 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 800251a:	6013      	str	r3, [r2, #0]
int limitSht31_measure	= 2000/superloop;		// Limite de espera entre operaciones
 800251c:	4b17      	ldr	r3, [pc, #92]	@ (800257c <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	461a      	mov	r2, r3
 8002522:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002526:	fb93 f3f2 	sdiv	r3, r3, r2
 800252a:	4a16      	ldr	r2, [pc, #88]	@ (8002584 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 800252c:	6013      	str	r3, [r2, #0]
int limitSht31_i2c		= 50/superloop;			// Limite
 800252e:	4b13      	ldr	r3, [pc, #76]	@ (800257c <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	461a      	mov	r2, r3
 8002534:	2332      	movs	r3, #50	@ 0x32
 8002536:	fb93 f3f2 	sdiv	r3, r3, r2
 800253a:	4a13      	ldr	r2, [pc, #76]	@ (8002588 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 800253c:	6013      	str	r3, [r2, #0]
const int sampleAdc	= 100/superloop;			// Tiempo de medicion
 800253e:	4b0f      	ldr	r3, [pc, #60]	@ (800257c <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	461a      	mov	r2, r3
 8002544:	2364      	movs	r3, #100	@ 0x64
 8002546:	fb93 f3f2 	sdiv	r3, r3, r2
 800254a:	4a10      	ldr	r2, [pc, #64]	@ (800258c <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 800254c:	6013      	str	r3, [r2, #0]
const int limitAds_i2c = 20/superloop-1;		// Tiempo que espera respuesta
 800254e:	4b0b      	ldr	r3, [pc, #44]	@ (800257c <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	461a      	mov	r2, r3
 8002554:	2314      	movs	r3, #20
 8002556:	fb93 f3f2 	sdiv	r3, r3, r2
 800255a:	3b01      	subs	r3, #1
 800255c:	4a0c      	ldr	r2, [pc, #48]	@ (8002590 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 800255e:	6013      	str	r3, [r2, #0]
int sampleAnalog	= 50/superloop;	// Frecuencia de muestreo
 8002560:	4b06      	ldr	r3, [pc, #24]	@ (800257c <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	461a      	mov	r2, r3
 8002566:	2332      	movs	r3, #50	@ 0x32
 8002568:	fb93 f3f2 	sdiv	r3, r3, r2
 800256c:	4a09      	ldr	r2, [pc, #36]	@ (8002594 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 800256e:	6013      	str	r3, [r2, #0]
}
 8002570:	bf00      	nop
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr
 800257c:	20000395 	.word	0x20000395
 8002580:	20000404 	.word	0x20000404
 8002584:	20000410 	.word	0x20000410
 8002588:	20000414 	.word	0x20000414
 800258c:	20000430 	.word	0x20000430
 8002590:	20000434 	.word	0x20000434
 8002594:	20000450 	.word	0x20000450

08002598 <_GLOBAL__sub_I_boton>:
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
 800259c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80025a0:	2001      	movs	r0, #1
 80025a2:	f7ff ffa5 	bl	80024f0 <_Z41__static_initialization_and_destruction_0ii>
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <_Z8hwOutputv>:
uint16_t limitUartGps	= 20000/superloop;


/***** OUTPUT	*****/

void hwOutput(){
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
	//hwDisplay();
	//hwAlarms();
	hwLoraOut();
 80025ac:	f000 f966 	bl	800287c <_Z9hwLoraOutv>
	hwGpsOut();
 80025b0:	f000 f802 	bl	80025b8 <_Z8hwGpsOutv>
}
 80025b4:	bf00      	nop
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <_Z8hwGpsOutv>:

/////////
// GPS //
/////////

void hwGpsOut(){
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0

	////////////
	// ENABLE //
	////////////

	switch ( stateUartGps ){
 80025bc:	4b9d      	ldr	r3, [pc, #628]	@ (8002834 <_Z8hwGpsOutv+0x27c>)
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d03d      	beq.n	8002640 <_Z8hwGpsOutv+0x88>
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	dc4a      	bgt.n	800265e <_Z8hwGpsOutv+0xa6>
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d002      	beq.n	80025d2 <_Z8hwGpsOutv+0x1a>
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d011      	beq.n	80025f4 <_Z8hwGpsOutv+0x3c>
 80025d0:	e045      	b.n	800265e <_Z8hwGpsOutv+0xa6>
	/////////////////////////
	// S0 - WAIT AVAILABLE //
	/////////////////////////

	case 0:
		if ( availableGps ){										// Si
 80025d2:	4b99      	ldr	r3, [pc, #612]	@ (8002838 <_Z8hwGpsOutv+0x280>)
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d008      	beq.n	80025ec <_Z8hwGpsOutv+0x34>
			HAL_UART_Receive_DMA(&huart5,	rxGps, sizeof(rxGps));	//
 80025da:	2202      	movs	r2, #2
 80025dc:	4997      	ldr	r1, [pc, #604]	@ (800283c <_Z8hwGpsOutv+0x284>)
 80025de:	4898      	ldr	r0, [pc, #608]	@ (8002840 <_Z8hwGpsOutv+0x288>)
 80025e0:	f009 fe2a 	bl	800c238 <HAL_UART_Receive_DMA>
			stateUartGps	= 1;									//
 80025e4:	4b93      	ldr	r3, [pc, #588]	@ (8002834 <_Z8hwGpsOutv+0x27c>)
 80025e6:	2201      	movs	r2, #1
 80025e8:	701a      	strb	r2, [r3, #0]
		}
		else{														//
			stateUartGps	= 0;									//
		}
		break;
 80025ea:	e03c      	b.n	8002666 <_Z8hwGpsOutv+0xae>
			stateUartGps	= 0;									//
 80025ec:	4b91      	ldr	r3, [pc, #580]	@ (8002834 <_Z8hwGpsOutv+0x27c>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	701a      	strb	r2, [r3, #0]
		break;
 80025f2:	e038      	b.n	8002666 <_Z8hwGpsOutv+0xae>

	case 1:
		countUartGps++;
 80025f4:	4b93      	ldr	r3, [pc, #588]	@ (8002844 <_Z8hwGpsOutv+0x28c>)
 80025f6:	881b      	ldrh	r3, [r3, #0]
 80025f8:	3301      	adds	r3, #1
 80025fa:	b29a      	uxth	r2, r3
 80025fc:	4b91      	ldr	r3, [pc, #580]	@ (8002844 <_Z8hwGpsOutv+0x28c>)
 80025fe:	801a      	strh	r2, [r3, #0]

		if ( !availableGps ){
 8002600:	4b8d      	ldr	r3, [pc, #564]	@ (8002838 <_Z8hwGpsOutv+0x280>)
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	f083 0301 	eor.w	r3, r3, #1
 8002608:	b2db      	uxtb	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d006      	beq.n	800261c <_Z8hwGpsOutv+0x64>
			countUartGps	= 0;
 800260e:	4b8d      	ldr	r3, [pc, #564]	@ (8002844 <_Z8hwGpsOutv+0x28c>)
 8002610:	2200      	movs	r2, #0
 8002612:	801a      	strh	r2, [r3, #0]
			stateUartGps	= 0;
 8002614:	4b87      	ldr	r3, [pc, #540]	@ (8002834 <_Z8hwGpsOutv+0x27c>)
 8002616:	2200      	movs	r2, #0
 8002618:	701a      	strb	r2, [r3, #0]
			stateUartGps	= 2;
		}
		else{
			stateUartGps	= 1;
		}
		break;
 800261a:	e024      	b.n	8002666 <_Z8hwGpsOutv+0xae>
		else if ( (countUartGps >= limitUartGps || flagUartGps)){
 800261c:	4b89      	ldr	r3, [pc, #548]	@ (8002844 <_Z8hwGpsOutv+0x28c>)
 800261e:	881a      	ldrh	r2, [r3, #0]
 8002620:	4b89      	ldr	r3, [pc, #548]	@ (8002848 <_Z8hwGpsOutv+0x290>)
 8002622:	881b      	ldrh	r3, [r3, #0]
 8002624:	429a      	cmp	r2, r3
 8002626:	d203      	bcs.n	8002630 <_Z8hwGpsOutv+0x78>
 8002628:	4b88      	ldr	r3, [pc, #544]	@ (800284c <_Z8hwGpsOutv+0x294>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d003      	beq.n	8002638 <_Z8hwGpsOutv+0x80>
			stateUartGps	= 2;
 8002630:	4b80      	ldr	r3, [pc, #512]	@ (8002834 <_Z8hwGpsOutv+0x27c>)
 8002632:	2202      	movs	r2, #2
 8002634:	701a      	strb	r2, [r3, #0]
		break;
 8002636:	e016      	b.n	8002666 <_Z8hwGpsOutv+0xae>
			stateUartGps	= 1;
 8002638:	4b7e      	ldr	r3, [pc, #504]	@ (8002834 <_Z8hwGpsOutv+0x27c>)
 800263a:	2201      	movs	r2, #1
 800263c:	701a      	strb	r2, [r3, #0]
		break;
 800263e:	e012      	b.n	8002666 <_Z8hwGpsOutv+0xae>

	case 2:
		flagUartGps		= 0;
 8002640:	4b82      	ldr	r3, [pc, #520]	@ (800284c <_Z8hwGpsOutv+0x294>)
 8002642:	2200      	movs	r2, #0
 8002644:	701a      	strb	r2, [r3, #0]
		countUartGps	= 0;
 8002646:	4b7f      	ldr	r3, [pc, #508]	@ (8002844 <_Z8hwGpsOutv+0x28c>)
 8002648:	2200      	movs	r2, #0
 800264a:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_DMA(&huart5,	rxGps, sizeof(rxGps));
 800264c:	2202      	movs	r2, #2
 800264e:	497b      	ldr	r1, [pc, #492]	@ (800283c <_Z8hwGpsOutv+0x284>)
 8002650:	487b      	ldr	r0, [pc, #492]	@ (8002840 <_Z8hwGpsOutv+0x288>)
 8002652:	f009 fdf1 	bl	800c238 <HAL_UART_Receive_DMA>
		stateUartGps	= 1;
 8002656:	4b77      	ldr	r3, [pc, #476]	@ (8002834 <_Z8hwGpsOutv+0x27c>)
 8002658:	2201      	movs	r2, #1
 800265a:	701a      	strb	r2, [r3, #0]
		break;
 800265c:	e003      	b.n	8002666 <_Z8hwGpsOutv+0xae>
	default:
		stateUartGps	= 0;
 800265e:	4b75      	ldr	r3, [pc, #468]	@ (8002834 <_Z8hwGpsOutv+0x27c>)
 8002660:	2200      	movs	r2, #0
 8002662:	701a      	strb	r2, [r3, #0]
		break;
 8002664:	bf00      	nop

	/////////////
	// MESSAGE //
	/////////////

	switch ( stateHwGpsEnable ){
 8002666:	4b7a      	ldr	r3, [pc, #488]	@ (8002850 <_Z8hwGpsOutv+0x298>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	2b03      	cmp	r3, #3
 800266c:	d869      	bhi.n	8002742 <_Z8hwGpsOutv+0x18a>
 800266e:	a201      	add	r2, pc, #4	@ (adr r2, 8002674 <_Z8hwGpsOutv+0xbc>)
 8002670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002674:	08002685 	.word	0x08002685
 8002678:	080026b3 	.word	0x080026b3
 800267c:	080026e7 	.word	0x080026e7
 8002680:	08002725 	.word	0x08002725

		case 0:
			availableGps	= 0;
 8002684:	4b6c      	ldr	r3, [pc, #432]	@ (8002838 <_Z8hwGpsOutv+0x280>)
 8002686:	2200      	movs	r2, #0
 8002688:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 800268a:	2200      	movs	r2, #0
 800268c:	2101      	movs	r1, #1
 800268e:	4871      	ldr	r0, [pc, #452]	@ (8002854 <_Z8hwGpsOutv+0x29c>)
 8002690:	f005 faac 	bl	8007bec <HAL_GPIO_WritePin>
			//HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
			//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
			if ( enableGps ){
 8002694:	4b70      	ldr	r3, [pc, #448]	@ (8002858 <_Z8hwGpsOutv+0x2a0>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d006      	beq.n	80026aa <_Z8hwGpsOutv+0xf2>
				HAL_UART_Init(&huart5);
 800269c:	4868      	ldr	r0, [pc, #416]	@ (8002840 <_Z8hwGpsOutv+0x288>)
 800269e:	f009 fcc3 	bl	800c028 <HAL_UART_Init>
				stateHwGpsEnable	= 1;
 80026a2:	4b6b      	ldr	r3, [pc, #428]	@ (8002850 <_Z8hwGpsOutv+0x298>)
 80026a4:	2201      	movs	r2, #1
 80026a6:	701a      	strb	r2, [r3, #0]
			}
			else{
				stateHwGpsEnable	= 0;
			}
			break;
 80026a8:	e04f      	b.n	800274a <_Z8hwGpsOutv+0x192>
				stateHwGpsEnable	= 0;
 80026aa:	4b69      	ldr	r3, [pc, #420]	@ (8002850 <_Z8hwGpsOutv+0x298>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	701a      	strb	r2, [r3, #0]
			break;
 80026b0:	e04b      	b.n	800274a <_Z8hwGpsOutv+0x192>

		case 1:
			availableGps	= 0;
 80026b2:	4b61      	ldr	r3, [pc, #388]	@ (8002838 <_Z8hwGpsOutv+0x280>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	701a      	strb	r2, [r3, #0]
			countGpsAvailable++;
 80026b8:	4b68      	ldr	r3, [pc, #416]	@ (800285c <_Z8hwGpsOutv+0x2a4>)
 80026ba:	881b      	ldrh	r3, [r3, #0]
 80026bc:	3301      	adds	r3, #1
 80026be:	b29a      	uxth	r2, r3
 80026c0:	4b66      	ldr	r3, [pc, #408]	@ (800285c <_Z8hwGpsOutv+0x2a4>)
 80026c2:	801a      	strh	r2, [r3, #0]

			if ( countGpsAvailable >= limitGpsAvailable ) {
 80026c4:	4b65      	ldr	r3, [pc, #404]	@ (800285c <_Z8hwGpsOutv+0x2a4>)
 80026c6:	881a      	ldrh	r2, [r3, #0]
 80026c8:	4b65      	ldr	r3, [pc, #404]	@ (8002860 <_Z8hwGpsOutv+0x2a8>)
 80026ca:	881b      	ldrh	r3, [r3, #0]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d306      	bcc.n	80026de <_Z8hwGpsOutv+0x126>
				countGpsAvailable	= 0;
 80026d0:	4b62      	ldr	r3, [pc, #392]	@ (800285c <_Z8hwGpsOutv+0x2a4>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	801a      	strh	r2, [r3, #0]
				stateHwGpsEnable	= 2;
 80026d6:	4b5e      	ldr	r3, [pc, #376]	@ (8002850 <_Z8hwGpsOutv+0x298>)
 80026d8:	2202      	movs	r2, #2
 80026da:	701a      	strb	r2, [r3, #0]
			}
			else{
				stateHwGpsEnable	= 1;
			}
			break;
 80026dc:	e035      	b.n	800274a <_Z8hwGpsOutv+0x192>
				stateHwGpsEnable	= 1;
 80026de:	4b5c      	ldr	r3, [pc, #368]	@ (8002850 <_Z8hwGpsOutv+0x298>)
 80026e0:	2201      	movs	r2, #1
 80026e2:	701a      	strb	r2, [r3, #0]
			break;
 80026e4:	e031      	b.n	800274a <_Z8hwGpsOutv+0x192>

		case 2:
			availableGps	= 1;
 80026e6:	4b54      	ldr	r3, [pc, #336]	@ (8002838 <_Z8hwGpsOutv+0x280>)
 80026e8:	2201      	movs	r2, #1
 80026ea:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 80026ec:	2201      	movs	r2, #1
 80026ee:	2101      	movs	r1, #1
 80026f0:	4858      	ldr	r0, [pc, #352]	@ (8002854 <_Z8hwGpsOutv+0x29c>)
 80026f2:	f005 fa7b 	bl	8007bec <HAL_GPIO_WritePin>
			countGpsAvailable++;
 80026f6:	4b59      	ldr	r3, [pc, #356]	@ (800285c <_Z8hwGpsOutv+0x2a4>)
 80026f8:	881b      	ldrh	r3, [r3, #0]
 80026fa:	3301      	adds	r3, #1
 80026fc:	b29a      	uxth	r2, r3
 80026fe:	4b57      	ldr	r3, [pc, #348]	@ (800285c <_Z8hwGpsOutv+0x2a4>)
 8002700:	801a      	strh	r2, [r3, #0]

			if ( countGpsAvailable >= limitGpsAvailable ) {
 8002702:	4b56      	ldr	r3, [pc, #344]	@ (800285c <_Z8hwGpsOutv+0x2a4>)
 8002704:	881a      	ldrh	r2, [r3, #0]
 8002706:	4b56      	ldr	r3, [pc, #344]	@ (8002860 <_Z8hwGpsOutv+0x2a8>)
 8002708:	881b      	ldrh	r3, [r3, #0]
 800270a:	429a      	cmp	r2, r3
 800270c:	d306      	bcc.n	800271c <_Z8hwGpsOutv+0x164>
				countGpsAvailable	= 0;
 800270e:	4b53      	ldr	r3, [pc, #332]	@ (800285c <_Z8hwGpsOutv+0x2a4>)
 8002710:	2200      	movs	r2, #0
 8002712:	801a      	strh	r2, [r3, #0]
				stateHwGpsEnable	= 3;
 8002714:	4b4e      	ldr	r3, [pc, #312]	@ (8002850 <_Z8hwGpsOutv+0x298>)
 8002716:	2203      	movs	r2, #3
 8002718:	701a      	strb	r2, [r3, #0]
			}
			else{
				stateHwGpsEnable	= 2;
			}
			break;
 800271a:	e016      	b.n	800274a <_Z8hwGpsOutv+0x192>
				stateHwGpsEnable	= 2;
 800271c:	4b4c      	ldr	r3, [pc, #304]	@ (8002850 <_Z8hwGpsOutv+0x298>)
 800271e:	2202      	movs	r2, #2
 8002720:	701a      	strb	r2, [r3, #0]
			break;
 8002722:	e012      	b.n	800274a <_Z8hwGpsOutv+0x192>

		case 3:
			if ( enableGps ){
 8002724:	4b4c      	ldr	r3, [pc, #304]	@ (8002858 <_Z8hwGpsOutv+0x2a0>)
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d003      	beq.n	8002734 <_Z8hwGpsOutv+0x17c>
				stateHwGpsEnable	= 3;
 800272c:	4b48      	ldr	r3, [pc, #288]	@ (8002850 <_Z8hwGpsOutv+0x298>)
 800272e:	2203      	movs	r2, #3
 8002730:	701a      	strb	r2, [r3, #0]
			else{

				HAL_UART_DeInit(&huart5);
				stateHwGpsEnable	= 0;
			}
			break;
 8002732:	e00a      	b.n	800274a <_Z8hwGpsOutv+0x192>
				HAL_UART_DeInit(&huart5);
 8002734:	4842      	ldr	r0, [pc, #264]	@ (8002840 <_Z8hwGpsOutv+0x288>)
 8002736:	f009 fcc5 	bl	800c0c4 <HAL_UART_DeInit>
				stateHwGpsEnable	= 0;
 800273a:	4b45      	ldr	r3, [pc, #276]	@ (8002850 <_Z8hwGpsOutv+0x298>)
 800273c:	2200      	movs	r2, #0
 800273e:	701a      	strb	r2, [r3, #0]
			break;
 8002740:	e003      	b.n	800274a <_Z8hwGpsOutv+0x192>
		default:
			stateHwGpsEnable	= 0;
 8002742:	4b43      	ldr	r3, [pc, #268]	@ (8002850 <_Z8hwGpsOutv+0x298>)
 8002744:	2200      	movs	r2, #0
 8002746:	701a      	strb	r2, [r3, #0]
			break;
 8002748:	bf00      	nop
		}

	switch( stateConfigGps ){
 800274a:	4b46      	ldr	r3, [pc, #280]	@ (8002864 <_Z8hwGpsOutv+0x2ac>)
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	2b0a      	cmp	r3, #10
 8002750:	d86d      	bhi.n	800282e <_Z8hwGpsOutv+0x276>
 8002752:	a201      	add	r2, pc, #4	@ (adr r2, 8002758 <_Z8hwGpsOutv+0x1a0>)
 8002754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002758:	08002785 	.word	0x08002785
 800275c:	0800279d 	.word	0x0800279d
 8002760:	080027af 	.word	0x080027af
 8002764:	080027b7 	.word	0x080027b7
 8002768:	080027c9 	.word	0x080027c9
 800276c:	080027d1 	.word	0x080027d1
 8002770:	080027e3 	.word	0x080027e3
 8002774:	080027eb 	.word	0x080027eb
 8002778:	080027fd 	.word	0x080027fd
 800277c:	08002805 	.word	0x08002805
 8002780:	08002817 	.word	0x08002817
	case 0:
		if ( availableGps ){
 8002784:	4b2c      	ldr	r3, [pc, #176]	@ (8002838 <_Z8hwGpsOutv+0x280>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d003      	beq.n	8002794 <_Z8hwGpsOutv+0x1dc>
			//HAL_UART_Receive_DMA(&huart5,	rxGps, sizeof(rxGps));
			stateConfigGps	= 1;
 800278c:	4b35      	ldr	r3, [pc, #212]	@ (8002864 <_Z8hwGpsOutv+0x2ac>)
 800278e:	2201      	movs	r2, #1
 8002790:	701a      	strb	r2, [r3, #0]
		}
		else{
			stateConfigGps	= 0;
		}
		break;
 8002792:	e04c      	b.n	800282e <_Z8hwGpsOutv+0x276>
			stateConfigGps	= 0;
 8002794:	4b33      	ldr	r3, [pc, #204]	@ (8002864 <_Z8hwGpsOutv+0x2ac>)
 8002796:	2200      	movs	r2, #0
 8002798:	701a      	strb	r2, [r3, #0]
		break;
 800279a:	e048      	b.n	800282e <_Z8hwGpsOutv+0x276>

	case 1:
		HAL_UART_Transmit_DMA(&huart5, commandUart, sizeof(commandUart) - 1);
 800279c:	2219      	movs	r2, #25
 800279e:	4932      	ldr	r1, [pc, #200]	@ (8002868 <_Z8hwGpsOutv+0x2b0>)
 80027a0:	4827      	ldr	r0, [pc, #156]	@ (8002840 <_Z8hwGpsOutv+0x288>)
 80027a2:	f009 fccd 	bl	800c140 <HAL_UART_Transmit_DMA>
		stateConfigGps	= 2;
 80027a6:	4b2f      	ldr	r3, [pc, #188]	@ (8002864 <_Z8hwGpsOutv+0x2ac>)
 80027a8:	2202      	movs	r2, #2
 80027aa:	701a      	strb	r2, [r3, #0]
		break;
 80027ac:	e03f      	b.n	800282e <_Z8hwGpsOutv+0x276>

	case 2:

		stateConfigGps	= 3;
 80027ae:	4b2d      	ldr	r3, [pc, #180]	@ (8002864 <_Z8hwGpsOutv+0x2ac>)
 80027b0:	2203      	movs	r2, #3
 80027b2:	701a      	strb	r2, [r3, #0]
		break;
 80027b4:	e03b      	b.n	800282e <_Z8hwGpsOutv+0x276>

	case 3:
		HAL_UART_Transmit_DMA(&huart5, commandUart3, sizeof(commandUart2) - 1);
 80027b6:	2219      	movs	r2, #25
 80027b8:	492c      	ldr	r1, [pc, #176]	@ (800286c <_Z8hwGpsOutv+0x2b4>)
 80027ba:	4821      	ldr	r0, [pc, #132]	@ (8002840 <_Z8hwGpsOutv+0x288>)
 80027bc:	f009 fcc0 	bl	800c140 <HAL_UART_Transmit_DMA>
		stateConfigGps	= 4;
 80027c0:	4b28      	ldr	r3, [pc, #160]	@ (8002864 <_Z8hwGpsOutv+0x2ac>)
 80027c2:	2204      	movs	r2, #4
 80027c4:	701a      	strb	r2, [r3, #0]
		break;
 80027c6:	e032      	b.n	800282e <_Z8hwGpsOutv+0x276>

	case 4:
		//HAL_UART_Transmit_DMA(&huart5, commandUart4, sizeof(commandUart4) - 1);
		stateConfigGps	= 5;
 80027c8:	4b26      	ldr	r3, [pc, #152]	@ (8002864 <_Z8hwGpsOutv+0x2ac>)
 80027ca:	2205      	movs	r2, #5
 80027cc:	701a      	strb	r2, [r3, #0]
		break;
 80027ce:	e02e      	b.n	800282e <_Z8hwGpsOutv+0x276>

	case 5:
		HAL_UART_Transmit_DMA(&huart5, commandUart2, sizeof(commandUart3) - 1);
 80027d0:	2219      	movs	r2, #25
 80027d2:	4927      	ldr	r1, [pc, #156]	@ (8002870 <_Z8hwGpsOutv+0x2b8>)
 80027d4:	481a      	ldr	r0, [pc, #104]	@ (8002840 <_Z8hwGpsOutv+0x288>)
 80027d6:	f009 fcb3 	bl	800c140 <HAL_UART_Transmit_DMA>
		//HAL_UART_Transmit_DMA(&huart5, commandUart5, sizeof(commandUart5) - 1);
		stateConfigGps	= 6;
 80027da:	4b22      	ldr	r3, [pc, #136]	@ (8002864 <_Z8hwGpsOutv+0x2ac>)
 80027dc:	2206      	movs	r2, #6
 80027de:	701a      	strb	r2, [r3, #0]
		break;
 80027e0:	e025      	b.n	800282e <_Z8hwGpsOutv+0x276>

	case 6:
		//HAL_UART_Transmit_DMA(&huart5, commandUart6, sizeof(commandUart6) - 1);
		stateConfigGps	= 7;
 80027e2:	4b20      	ldr	r3, [pc, #128]	@ (8002864 <_Z8hwGpsOutv+0x2ac>)
 80027e4:	2207      	movs	r2, #7
 80027e6:	701a      	strb	r2, [r3, #0]
		break;
 80027e8:	e021      	b.n	800282e <_Z8hwGpsOutv+0x276>

	case 7:
		HAL_UART_Transmit_DMA(&huart5, commandUart8, sizeof(commandUart8) - 1);
 80027ea:	2211      	movs	r2, #17
 80027ec:	4921      	ldr	r1, [pc, #132]	@ (8002874 <_Z8hwGpsOutv+0x2bc>)
 80027ee:	4814      	ldr	r0, [pc, #80]	@ (8002840 <_Z8hwGpsOutv+0x288>)
 80027f0:	f009 fca6 	bl	800c140 <HAL_UART_Transmit_DMA>
		//HAL_UART_Transmit_DMA(&huart5, commandUart7, sizeof(commandUart7) - 1);
		stateConfigGps	= 8;
 80027f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002864 <_Z8hwGpsOutv+0x2ac>)
 80027f6:	2208      	movs	r2, #8
 80027f8:	701a      	strb	r2, [r3, #0]
		break;
 80027fa:	e018      	b.n	800282e <_Z8hwGpsOutv+0x276>

	case 8:

		stateConfigGps	= 9;
 80027fc:	4b19      	ldr	r3, [pc, #100]	@ (8002864 <_Z8hwGpsOutv+0x2ac>)
 80027fe:	2209      	movs	r2, #9
 8002800:	701a      	strb	r2, [r3, #0]
		break;
 8002802:	e014      	b.n	800282e <_Z8hwGpsOutv+0x276>

	case 9:
		HAL_UART_Transmit_DMA(&huart5, commandUart9, sizeof(commandUart9) - 1);
 8002804:	220d      	movs	r2, #13
 8002806:	491c      	ldr	r1, [pc, #112]	@ (8002878 <_Z8hwGpsOutv+0x2c0>)
 8002808:	480d      	ldr	r0, [pc, #52]	@ (8002840 <_Z8hwGpsOutv+0x288>)
 800280a:	f009 fc99 	bl	800c140 <HAL_UART_Transmit_DMA>
		stateConfigGps	= 10;
 800280e:	4b15      	ldr	r3, [pc, #84]	@ (8002864 <_Z8hwGpsOutv+0x2ac>)
 8002810:	220a      	movs	r2, #10
 8002812:	701a      	strb	r2, [r3, #0]
		break;
 8002814:	e00b      	b.n	800282e <_Z8hwGpsOutv+0x276>
	case 10:
		if ( enableGps ){
 8002816:	4b10      	ldr	r3, [pc, #64]	@ (8002858 <_Z8hwGpsOutv+0x2a0>)
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <_Z8hwGpsOutv+0x26e>
			stateConfigGps	= 10;
 800281e:	4b11      	ldr	r3, [pc, #68]	@ (8002864 <_Z8hwGpsOutv+0x2ac>)
 8002820:	220a      	movs	r2, #10
 8002822:	701a      	strb	r2, [r3, #0]
		}
		else{
			stateConfigGps	= 0;
		}
		break;
 8002824:	e002      	b.n	800282c <_Z8hwGpsOutv+0x274>
			stateConfigGps	= 0;
 8002826:	4b0f      	ldr	r3, [pc, #60]	@ (8002864 <_Z8hwGpsOutv+0x2ac>)
 8002828:	2200      	movs	r2, #0
 800282a:	701a      	strb	r2, [r3, #0]
		break;
 800282c:	bf00      	nop
	}
}
 800282e:	bf00      	nop
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	200004f1 	.word	0x200004f1
 8002838:	200004e0 	.word	0x200004e0
 800283c:	20000ad8 	.word	0x20000ad8
 8002840:	20000838 	.word	0x20000838
 8002844:	200004f2 	.word	0x200004f2
 8002848:	200004f4 	.word	0x200004f4
 800284c:	200004e8 	.word	0x200004e8
 8002850:	200004e6 	.word	0x200004e6
 8002854:	48000c00 	.word	0x48000c00
 8002858:	20000394 	.word	0x20000394
 800285c:	200004e2 	.word	0x200004e2
 8002860:	200004e4 	.word	0x200004e4
 8002864:	200004e7 	.word	0x200004e7
 8002868:	2000002c 	.word	0x2000002c
 800286c:	20000064 	.word	0x20000064
 8002870:	20000048 	.word	0x20000048
 8002874:	20000080 	.word	0x20000080
 8002878:	20000094 	.word	0x20000094

0800287c <_Z9hwLoraOutv>:

//////////
// LORA //
//////////

void hwLoraOut(){
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
	 *
	 * Transmite un comando por hardware
	 *
	 */

	if ( flagTxLora ){													// Si hay una señal de transmision
 8002880:	4b33      	ldr	r3, [pc, #204]	@ (8002950 <_Z9hwLoraOutv+0xd4>)
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d012      	beq.n	80028ae <_Z9hwLoraOutv+0x32>
		flagTxLora	= 0;												// Reinicia señal
 8002888:	4b31      	ldr	r3, [pc, #196]	@ (8002950 <_Z9hwLoraOutv+0xd4>)
 800288a:	2200      	movs	r2, #0
 800288c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_DMA(&huart4, loraTxCommand0, sizeTxCommand0);	// Transmite por DMA para no estancar procesamiento
 800288e:	4b31      	ldr	r3, [pc, #196]	@ (8002954 <_Z9hwLoraOutv+0xd8>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a31      	ldr	r2, [pc, #196]	@ (8002958 <_Z9hwLoraOutv+0xdc>)
 8002894:	7812      	ldrb	r2, [r2, #0]
 8002896:	4619      	mov	r1, r3
 8002898:	4830      	ldr	r0, [pc, #192]	@ (800295c <_Z9hwLoraOutv+0xe0>)
 800289a:	f009 fc51 	bl	800c140 <HAL_UART_Transmit_DMA>
		HAL_UART_Receive_DMA(&huart4, rxLora, sizeof(rxLora));			// Inicia recepcion por DMA
 800289e:	2201      	movs	r2, #1
 80028a0:	492f      	ldr	r1, [pc, #188]	@ (8002960 <_Z9hwLoraOutv+0xe4>)
 80028a2:	482e      	ldr	r0, [pc, #184]	@ (800295c <_Z9hwLoraOutv+0xe0>)
 80028a4:	f009 fcc8 	bl	800c238 <HAL_UART_Receive_DMA>
		flagUartGps	= 1;
 80028a8:	4b2e      	ldr	r3, [pc, #184]	@ (8002964 <_Z9hwLoraOutv+0xe8>)
 80028aa:	2201      	movs	r2, #1
 80028ac:	701a      	strb	r2, [r3, #0]
	 * S0: Espera 500ms, indica que esta deshabilitado
	 * S1: Indica que esta deshabiltiado, espera señal de RESET
	 *
	 */

	switch ( stateResetHwLora ){
 80028ae:	4b2e      	ldr	r3, [pc, #184]	@ (8002968 <_Z9hwLoraOutv+0xec>)
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d002      	beq.n	80028bc <_Z9hwLoraOutv+0x40>
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d020      	beq.n	80028fc <_Z9hwLoraOutv+0x80>
 80028ba:	e042      	b.n	8002942 <_Z9hwLoraOutv+0xc6>
	// S0 - DISABLE //
	//////////////////

	case 0:

		countResetHwLora++;										// Suma 1 al contador
 80028bc:	4b2b      	ldr	r3, [pc, #172]	@ (800296c <_Z9hwLoraOutv+0xf0>)
 80028be:	881b      	ldrh	r3, [r3, #0]
 80028c0:	3301      	adds	r3, #1
 80028c2:	b29a      	uxth	r2, r3
 80028c4:	4b29      	ldr	r3, [pc, #164]	@ (800296c <_Z9hwLoraOutv+0xf0>)
 80028c6:	801a      	strh	r2, [r3, #0]
		flagEnableHwLora	= 0;								// Indica que el chip esta deshabilitado
 80028c8:	4b29      	ldr	r3, [pc, #164]	@ (8002970 <_Z9hwLoraOutv+0xf4>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);	// Pin en RESET
 80028ce:	2200      	movs	r2, #0
 80028d0:	2104      	movs	r1, #4
 80028d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028d6:	f005 f989 	bl	8007bec <HAL_GPIO_WritePin>

		if ( countResetHwLora >= resetHwLora ){					// Si pasa el limite de reset
 80028da:	4b24      	ldr	r3, [pc, #144]	@ (800296c <_Z9hwLoraOutv+0xf0>)
 80028dc:	881a      	ldrh	r2, [r3, #0]
 80028de:	4b25      	ldr	r3, [pc, #148]	@ (8002974 <_Z9hwLoraOutv+0xf8>)
 80028e0:	881b      	ldrh	r3, [r3, #0]
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d306      	bcc.n	80028f4 <_Z9hwLoraOutv+0x78>
			countResetHwLora	= 0;							// Reinicia contador
 80028e6:	4b21      	ldr	r3, [pc, #132]	@ (800296c <_Z9hwLoraOutv+0xf0>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	801a      	strh	r2, [r3, #0]
			stateResetHwLora	= 1;							// Pasa a S1
 80028ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002968 <_Z9hwLoraOutv+0xec>)
 80028ee:	2201      	movs	r2, #1
 80028f0:	701a      	strb	r2, [r3, #0]
		}
		else{													// Si no
			stateResetHwLora	= 0;							// Espera en S0
		}
		break;
 80028f2:	e02a      	b.n	800294a <_Z9hwLoraOutv+0xce>
			stateResetHwLora	= 0;							// Espera en S0
 80028f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002968 <_Z9hwLoraOutv+0xec>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	701a      	strb	r2, [r3, #0]
		break;
 80028fa:	e026      	b.n	800294a <_Z9hwLoraOutv+0xce>
	/////////////////
	// S1 - ENABLE //
	/////////////////

	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);	// Pin en SET
 80028fc:	2201      	movs	r2, #1
 80028fe:	2104      	movs	r1, #4
 8002900:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002904:	f005 f972 	bl	8007bec <HAL_GPIO_WritePin>
		flagEnableHwLora	= 1;							// Indica que el chip esta habilitado
 8002908:	4b19      	ldr	r3, [pc, #100]	@ (8002970 <_Z9hwLoraOutv+0xf4>)
 800290a:	2201      	movs	r2, #1
 800290c:	701a      	strb	r2, [r3, #0]

		if ( flagResetHwLora ){								// Si se da la señal de reinicio
 800290e:	4b1a      	ldr	r3, [pc, #104]	@ (8002978 <_Z9hwLoraOutv+0xfc>)
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d011      	beq.n	800293a <_Z9hwLoraOutv+0xbe>
			flagResetHwLora		= 0;						// Apaga señal
 8002916:	4b18      	ldr	r3, [pc, #96]	@ (8002978 <_Z9hwLoraOutv+0xfc>)
 8002918:	2200      	movs	r2, #0
 800291a:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_DMA(&huart4, rxLora, sizeof(rxLora));
 800291c:	2201      	movs	r2, #1
 800291e:	4910      	ldr	r1, [pc, #64]	@ (8002960 <_Z9hwLoraOutv+0xe4>)
 8002920:	480e      	ldr	r0, [pc, #56]	@ (800295c <_Z9hwLoraOutv+0xe0>)
 8002922:	f009 fc89 	bl	800c238 <HAL_UART_Receive_DMA>
			countResetHwLora2++;
 8002926:	4b15      	ldr	r3, [pc, #84]	@ (800297c <_Z9hwLoraOutv+0x100>)
 8002928:	781b      	ldrb	r3, [r3, #0]
 800292a:	3301      	adds	r3, #1
 800292c:	b2da      	uxtb	r2, r3
 800292e:	4b13      	ldr	r3, [pc, #76]	@ (800297c <_Z9hwLoraOutv+0x100>)
 8002930:	701a      	strb	r2, [r3, #0]
			stateResetHwLora	= 0;						// Pasa  S0
 8002932:	4b0d      	ldr	r3, [pc, #52]	@ (8002968 <_Z9hwLoraOutv+0xec>)
 8002934:	2200      	movs	r2, #0
 8002936:	701a      	strb	r2, [r3, #0]
		}
		else{												// Si no
			stateResetHwLora	= 1;						// Espera en S1
		}
		break;
 8002938:	e007      	b.n	800294a <_Z9hwLoraOutv+0xce>
			stateResetHwLora	= 1;						// Espera en S1
 800293a:	4b0b      	ldr	r3, [pc, #44]	@ (8002968 <_Z9hwLoraOutv+0xec>)
 800293c:	2201      	movs	r2, #1
 800293e:	701a      	strb	r2, [r3, #0]
		break;
 8002940:	e003      	b.n	800294a <_Z9hwLoraOutv+0xce>

	default:
		stateResetHwLora	= 0;
 8002942:	4b09      	ldr	r3, [pc, #36]	@ (8002968 <_Z9hwLoraOutv+0xec>)
 8002944:	2200      	movs	r2, #0
 8002946:	701a      	strb	r2, [r3, #0]
		break;
 8002948:	bf00      	nop

	}
}
 800294a:	bf00      	nop
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	200004e9 	.word	0x200004e9
 8002954:	20001168 	.word	0x20001168
 8002958:	2000116c 	.word	0x2000116c
 800295c:	200007b0 	.word	0x200007b0
 8002960:	20000ae8 	.word	0x20000ae8
 8002964:	200004e8 	.word	0x200004e8
 8002968:	200004ea 	.word	0x200004ea
 800296c:	200004ec 	.word	0x200004ec
 8002970:	200004eb 	.word	0x200004eb
 8002974:	200004ee 	.word	0x200004ee
 8002978:	20000535 	.word	0x20000535
 800297c:	200004f0 	.word	0x200004f0

08002980 <_Z41__static_initialization_and_destruction_0ii>:
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
	}
}
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2b01      	cmp	r3, #1
 800298e:	d122      	bne.n	80029d6 <_Z41__static_initialization_and_destruction_0ii+0x56>
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002996:	4293      	cmp	r3, r2
 8002998:	d11d      	bne.n	80029d6 <_Z41__static_initialization_and_destruction_0ii+0x56>
uint16_t limitGpsAvailable	= 5000/superloop;
 800299a:	4b12      	ldr	r3, [pc, #72]	@ (80029e4 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	461a      	mov	r2, r3
 80029a0:	f241 3388 	movw	r3, #5000	@ 0x1388
 80029a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80029a8:	b29a      	uxth	r2, r3
 80029aa:	4b0f      	ldr	r3, [pc, #60]	@ (80029e8 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80029ac:	801a      	strh	r2, [r3, #0]
uint16_t resetHwLora		= 500/superloop;	// Tiempo que deshabilita chip
 80029ae:	4b0d      	ldr	r3, [pc, #52]	@ (80029e4 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	461a      	mov	r2, r3
 80029b4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80029b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80029bc:	b29a      	uxth	r2, r3
 80029be:	4b0b      	ldr	r3, [pc, #44]	@ (80029ec <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80029c0:	801a      	strh	r2, [r3, #0]
uint16_t limitUartGps	= 20000/superloop;
 80029c2:	4b08      	ldr	r3, [pc, #32]	@ (80029e4 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	461a      	mov	r2, r3
 80029c8:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80029cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80029d0:	b29a      	uxth	r2, r3
 80029d2:	4b07      	ldr	r3, [pc, #28]	@ (80029f0 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 80029d4:	801a      	strh	r2, [r3, #0]
}
 80029d6:	bf00      	nop
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	20000395 	.word	0x20000395
 80029e8:	200004e4 	.word	0x200004e4
 80029ec:	200004ee 	.word	0x200004ee
 80029f0:	200004f4 	.word	0x200004f4

080029f4 <_GLOBAL__sub_I_availableGps>:
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80029fc:	2001      	movs	r0, #1
 80029fe:	f7ff ffbf 	bl	8002980 <_Z41__static_initialization_and_destruction_0ii>
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <_Z9linkInputv>:
uint16_t limitBat	= 5000/superloop;	// Tiempo que la bateria se considera en estado fijo
uint16_t countBat;						// Contador bateria

/***** INPUT *****/

void linkInput(){
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
	linkInGps();
 8002a08:	f000 f94c 	bl	8002ca4 <_Z9linkInGpsv>
	linkInLora();
 8002a0c:	f000 f8cc 	bl	8002ba8 <_Z10linkInLorav>
	linkBoton();
 8002a10:	f000 fb6a 	bl	80030e8 <_Z9linkBotonv>
	linkAnalog();
 8002a14:	f000 fbea 	bl	80031ec <_Z10linkAnalogv>
	linkBattery();
 8002a18:	f000 f802 	bl	8002a20 <_Z11linkBatteryv>
}
 8002a1c:	bf00      	nop
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <_Z11linkBatteryv>:
 * Output:
 * 		errorHardware[6]
 *
 */

void linkBattery(){
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0

	batScaled = battery *510/10000;		// Escalamiento de bateria
 8002a24:	4b58      	ldr	r3, [pc, #352]	@ (8002b88 <_Z11linkBatteryv+0x168>)
 8002a26:	881b      	ldrh	r3, [r3, #0]
 8002a28:	461a      	mov	r2, r3
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	021b      	lsls	r3, r3, #8
 8002a2e:	1a9b      	subs	r3, r3, r2
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	4a56      	ldr	r2, [pc, #344]	@ (8002b8c <_Z11linkBatteryv+0x16c>)
 8002a34:	fb82 1203 	smull	r1, r2, r2, r3
 8002a38:	1312      	asrs	r2, r2, #12
 8002a3a:	17db      	asrs	r3, r3, #31
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	4a54      	ldr	r2, [pc, #336]	@ (8002b90 <_Z11linkBatteryv+0x170>)
 8002a40:	6013      	str	r3, [r2, #0]

	switch ( stateBattery ){
 8002a42:	4b54      	ldr	r3, [pc, #336]	@ (8002b94 <_Z11linkBatteryv+0x174>)
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	f200 8095 	bhi.w	8002b76 <_Z11linkBatteryv+0x156>
 8002a4c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a54 <_Z11linkBatteryv+0x34>)
 8002a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a52:	bf00      	nop
 8002a54:	08002a69 	.word	0x08002a69
 8002a58:	08002a97 	.word	0x08002a97
 8002a5c:	08002ab9 	.word	0x08002ab9
 8002a60:	08002b07 	.word	0x08002b07
 8002a64:	08002b29 	.word	0x08002b29
	//////////////////////////
	// S0 -  WAIT STABILITY //
	//////////////////////////

	case 0:
		countBat++;						// Suma 1 al contador
 8002a68:	4b4b      	ldr	r3, [pc, #300]	@ (8002b98 <_Z11linkBatteryv+0x178>)
 8002a6a:	881b      	ldrh	r3, [r3, #0]
 8002a6c:	3301      	adds	r3, #1
 8002a6e:	b29a      	uxth	r2, r3
 8002a70:	4b49      	ldr	r3, [pc, #292]	@ (8002b98 <_Z11linkBatteryv+0x178>)
 8002a72:	801a      	strh	r2, [r3, #0]

		if ( countBat >= limitBat ){	// Si pasa limite
 8002a74:	4b48      	ldr	r3, [pc, #288]	@ (8002b98 <_Z11linkBatteryv+0x178>)
 8002a76:	881a      	ldrh	r2, [r3, #0]
 8002a78:	4b48      	ldr	r3, [pc, #288]	@ (8002b9c <_Z11linkBatteryv+0x17c>)
 8002a7a:	881b      	ldrh	r3, [r3, #0]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d306      	bcc.n	8002a8e <_Z11linkBatteryv+0x6e>
			countBat		= 0;		// Reinicia contador
 8002a80:	4b45      	ldr	r3, [pc, #276]	@ (8002b98 <_Z11linkBatteryv+0x178>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	801a      	strh	r2, [r3, #0]
			stateBattery	= 1;		// Pasa a S1
 8002a86:	4b43      	ldr	r3, [pc, #268]	@ (8002b94 <_Z11linkBatteryv+0x174>)
 8002a88:	2201      	movs	r2, #1
 8002a8a:	701a      	strb	r2, [r3, #0]
		}
		else{							// Si no
			stateBattery	= 0;		// Queda en S0
		}
		break;
 8002a8c:	e077      	b.n	8002b7e <_Z11linkBatteryv+0x15e>
			stateBattery	= 0;		// Queda en S0
 8002a8e:	4b41      	ldr	r3, [pc, #260]	@ (8002b94 <_Z11linkBatteryv+0x174>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	701a      	strb	r2, [r3, #0]
		break;
 8002a94:	e073      	b.n	8002b7e <_Z11linkBatteryv+0x15e>
	////////////////////////
	// S1 - CHECK BATTERY //
	////////////////////////

	case 1:
		errorHardware[6]	= 0;			// Sin error
 8002a96:	4b42      	ldr	r3, [pc, #264]	@ (8002ba0 <_Z11linkBatteryv+0x180>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	719a      	strb	r2, [r3, #6]

		if ( batScaled < thresholdBat ){	// Si la bateria baja del limite
 8002a9c:	4b3c      	ldr	r3, [pc, #240]	@ (8002b90 <_Z11linkBatteryv+0x170>)
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	4b40      	ldr	r3, [pc, #256]	@ (8002ba4 <_Z11linkBatteryv+0x184>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	da03      	bge.n	8002ab0 <_Z11linkBatteryv+0x90>
			stateBattery	= 2;			// Pasa a S2
 8002aa8:	4b3a      	ldr	r3, [pc, #232]	@ (8002b94 <_Z11linkBatteryv+0x174>)
 8002aaa:	2202      	movs	r2, #2
 8002aac:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateBattery	= 1;			// Queda en S1
		}
		break;
 8002aae:	e066      	b.n	8002b7e <_Z11linkBatteryv+0x15e>
			stateBattery	= 1;			// Queda en S1
 8002ab0:	4b38      	ldr	r3, [pc, #224]	@ (8002b94 <_Z11linkBatteryv+0x174>)
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	701a      	strb	r2, [r3, #0]
		break;
 8002ab6:	e062      	b.n	8002b7e <_Z11linkBatteryv+0x15e>
	//////////////////////////
	// S2 - CHECK STABILITY //
	//////////////////////////

	case 2:
		errorHardware[6]	= 0;			// Sin error
 8002ab8:	4b39      	ldr	r3, [pc, #228]	@ (8002ba0 <_Z11linkBatteryv+0x180>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	719a      	strb	r2, [r3, #6]
		countBat++;							// Suma 1 al contador
 8002abe:	4b36      	ldr	r3, [pc, #216]	@ (8002b98 <_Z11linkBatteryv+0x178>)
 8002ac0:	881b      	ldrh	r3, [r3, #0]
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	4b34      	ldr	r3, [pc, #208]	@ (8002b98 <_Z11linkBatteryv+0x178>)
 8002ac8:	801a      	strh	r2, [r3, #0]

		if ( batScaled > thresholdBat ){	// Si la bateria esta Ok
 8002aca:	4b31      	ldr	r3, [pc, #196]	@ (8002b90 <_Z11linkBatteryv+0x170>)
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	4b35      	ldr	r3, [pc, #212]	@ (8002ba4 <_Z11linkBatteryv+0x184>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	dd06      	ble.n	8002ae4 <_Z11linkBatteryv+0xc4>
			countBat		= 0;			// Reinicia contador
 8002ad6:	4b30      	ldr	r3, [pc, #192]	@ (8002b98 <_Z11linkBatteryv+0x178>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	801a      	strh	r2, [r3, #0]
			stateBattery	= 1;			// Vuelve a S1
 8002adc:	4b2d      	ldr	r3, [pc, #180]	@ (8002b94 <_Z11linkBatteryv+0x174>)
 8002ade:	2201      	movs	r2, #1
 8002ae0:	701a      	strb	r2, [r3, #0]
			stateBattery	= 3;			// Pasa a S3
		}
		else{								// Si no
			stateBattery	= 2;			// Queda en S2
		}
		break;
 8002ae2:	e04c      	b.n	8002b7e <_Z11linkBatteryv+0x15e>
		else if ( countBat >= limitBat ){	// Si el contador pasa limite
 8002ae4:	4b2c      	ldr	r3, [pc, #176]	@ (8002b98 <_Z11linkBatteryv+0x178>)
 8002ae6:	881a      	ldrh	r2, [r3, #0]
 8002ae8:	4b2c      	ldr	r3, [pc, #176]	@ (8002b9c <_Z11linkBatteryv+0x17c>)
 8002aea:	881b      	ldrh	r3, [r3, #0]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d306      	bcc.n	8002afe <_Z11linkBatteryv+0xde>
			countBat		= 0;			// Reinicia contador
 8002af0:	4b29      	ldr	r3, [pc, #164]	@ (8002b98 <_Z11linkBatteryv+0x178>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	801a      	strh	r2, [r3, #0]
			stateBattery	= 3;			// Pasa a S3
 8002af6:	4b27      	ldr	r3, [pc, #156]	@ (8002b94 <_Z11linkBatteryv+0x174>)
 8002af8:	2203      	movs	r2, #3
 8002afa:	701a      	strb	r2, [r3, #0]
		break;
 8002afc:	e03f      	b.n	8002b7e <_Z11linkBatteryv+0x15e>
			stateBattery	= 2;			// Queda en S2
 8002afe:	4b25      	ldr	r3, [pc, #148]	@ (8002b94 <_Z11linkBatteryv+0x174>)
 8002b00:	2202      	movs	r2, #2
 8002b02:	701a      	strb	r2, [r3, #0]
		break;
 8002b04:	e03b      	b.n	8002b7e <_Z11linkBatteryv+0x15e>
	///////////////////////////////////
	// S3 - CHECK BATTERY WITH ERROR //
	///////////////////////////////////

	case 3:
		errorHardware[6]	= 1;			// Indica error
 8002b06:	4b26      	ldr	r3, [pc, #152]	@ (8002ba0 <_Z11linkBatteryv+0x180>)
 8002b08:	2201      	movs	r2, #1
 8002b0a:	719a      	strb	r2, [r3, #6]

		if ( batScaled < thresholdBat ){	// Si la bateria esta baja
 8002b0c:	4b20      	ldr	r3, [pc, #128]	@ (8002b90 <_Z11linkBatteryv+0x170>)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	4b24      	ldr	r3, [pc, #144]	@ (8002ba4 <_Z11linkBatteryv+0x184>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	da03      	bge.n	8002b20 <_Z11linkBatteryv+0x100>
			stateBattery	= 3;			// Sigue en S3
 8002b18:	4b1e      	ldr	r3, [pc, #120]	@ (8002b94 <_Z11linkBatteryv+0x174>)
 8002b1a:	2203      	movs	r2, #3
 8002b1c:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateBattery	= 4;			// Pasa a S4
		}
		break;
 8002b1e:	e02e      	b.n	8002b7e <_Z11linkBatteryv+0x15e>
			stateBattery	= 4;			// Pasa a S4
 8002b20:	4b1c      	ldr	r3, [pc, #112]	@ (8002b94 <_Z11linkBatteryv+0x174>)
 8002b22:	2204      	movs	r2, #4
 8002b24:	701a      	strb	r2, [r3, #0]
		break;
 8002b26:	e02a      	b.n	8002b7e <_Z11linkBatteryv+0x15e>
	//////////////////////////
	// S4 - CHECK STABILITY //
	//////////////////////////

	case 4:
		errorHardware[6]	= 1;			// Indica error
 8002b28:	4b1d      	ldr	r3, [pc, #116]	@ (8002ba0 <_Z11linkBatteryv+0x180>)
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	719a      	strb	r2, [r3, #6]
		countBat++;							// Suma 1 al contador
 8002b2e:	4b1a      	ldr	r3, [pc, #104]	@ (8002b98 <_Z11linkBatteryv+0x178>)
 8002b30:	881b      	ldrh	r3, [r3, #0]
 8002b32:	3301      	adds	r3, #1
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	4b18      	ldr	r3, [pc, #96]	@ (8002b98 <_Z11linkBatteryv+0x178>)
 8002b38:	801a      	strh	r2, [r3, #0]

		if ( batScaled < thresholdBat ){	// Si la bateria sigue baja
 8002b3a:	4b15      	ldr	r3, [pc, #84]	@ (8002b90 <_Z11linkBatteryv+0x170>)
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	4b19      	ldr	r3, [pc, #100]	@ (8002ba4 <_Z11linkBatteryv+0x184>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	429a      	cmp	r2, r3
 8002b44:	da06      	bge.n	8002b54 <_Z11linkBatteryv+0x134>
			countBat		= 0;			// Reinicia contador
 8002b46:	4b14      	ldr	r3, [pc, #80]	@ (8002b98 <_Z11linkBatteryv+0x178>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	801a      	strh	r2, [r3, #0]
			stateBattery	= 3;			// Vuelve a S3
 8002b4c:	4b11      	ldr	r3, [pc, #68]	@ (8002b94 <_Z11linkBatteryv+0x174>)
 8002b4e:	2203      	movs	r2, #3
 8002b50:	701a      	strb	r2, [r3, #0]
			stateBattery	= 1;			// Pasa a S3
		}
		else{								// Si no
			stateBattery	= 4;			// Queda en S4
		}
		break;
 8002b52:	e014      	b.n	8002b7e <_Z11linkBatteryv+0x15e>
		else if ( countBat >= limitBat ){	// Si contador pasa limite
 8002b54:	4b10      	ldr	r3, [pc, #64]	@ (8002b98 <_Z11linkBatteryv+0x178>)
 8002b56:	881a      	ldrh	r2, [r3, #0]
 8002b58:	4b10      	ldr	r3, [pc, #64]	@ (8002b9c <_Z11linkBatteryv+0x17c>)
 8002b5a:	881b      	ldrh	r3, [r3, #0]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d306      	bcc.n	8002b6e <_Z11linkBatteryv+0x14e>
			countBat		= 0;			// Reinicia contador
 8002b60:	4b0d      	ldr	r3, [pc, #52]	@ (8002b98 <_Z11linkBatteryv+0x178>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	801a      	strh	r2, [r3, #0]
			stateBattery	= 1;			// Pasa a S3
 8002b66:	4b0b      	ldr	r3, [pc, #44]	@ (8002b94 <_Z11linkBatteryv+0x174>)
 8002b68:	2201      	movs	r2, #1
 8002b6a:	701a      	strb	r2, [r3, #0]
		break;
 8002b6c:	e007      	b.n	8002b7e <_Z11linkBatteryv+0x15e>
			stateBattery	= 4;			// Queda en S4
 8002b6e:	4b09      	ldr	r3, [pc, #36]	@ (8002b94 <_Z11linkBatteryv+0x174>)
 8002b70:	2204      	movs	r2, #4
 8002b72:	701a      	strb	r2, [r3, #0]
		break;
 8002b74:	e003      	b.n	8002b7e <_Z11linkBatteryv+0x15e>

	default:
		stateBattery	= 0;
 8002b76:	4b07      	ldr	r3, [pc, #28]	@ (8002b94 <_Z11linkBatteryv+0x174>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	701a      	strb	r2, [r3, #0]
		break;
 8002b7c:	bf00      	nop
	}
}
 8002b7e:	bf00      	nop
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr
 8002b88:	20000444 	.word	0x20000444
 8002b8c:	68db8bad 	.word	0x68db8bad
 8002b90:	2000052c 	.word	0x2000052c
 8002b94:	2000052a 	.word	0x2000052a
 8002b98:	20000532 	.word	0x20000532
 8002b9c:	20000530 	.word	0x20000530
 8002ba0:	200004d8 	.word	0x200004d8
 8002ba4:	200000a4 	.word	0x200000a4

08002ba8 <_Z10linkInLorav>:
 *				INPUT	:	flagEnableHwLora
 *
 *				OUTPUT	:	flagWdLora
 */

void linkInLora(){
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0

	//////////////
	// SOFTWARE //
	//////////////

	if ( loraInput.newResponse() ){						// Si hay nueva respuesta desde el modulo lora
 8002bac:	4833      	ldr	r0, [pc, #204]	@ (8002c7c <_Z10linkInLorav+0xd4>)
 8002bae:	f000 ff5d 	bl	8003a6c <_ZN9loraInput11newResponseEv>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d020      	beq.n	8002bfa <_Z10linkInLorav+0x52>
		responseLora	 = loraInput.response();		// Guarda la respuesta
 8002bb8:	4830      	ldr	r0, [pc, #192]	@ (8002c7c <_Z10linkInLorav+0xd4>)
 8002bba:	f000 ff6a 	bl	8003a92 <_ZN9loraInput8responseEv>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	4a2f      	ldr	r2, [pc, #188]	@ (8002c80 <_Z10linkInLorav+0xd8>)
 8002bc2:	6013      	str	r3, [r2, #0]
		responseLoraSize = loraInput.responseSize();	// Guarda tamaño de la respuesta
 8002bc4:	482d      	ldr	r0, [pc, #180]	@ (8002c7c <_Z10linkInLorav+0xd4>)
 8002bc6:	f000 ff70 	bl	8003aaa <_ZN9loraInput12responseSizeEv>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	461a      	mov	r2, r3
 8002bce:	4b2d      	ldr	r3, [pc, #180]	@ (8002c84 <_Z10linkInLorav+0xdc>)
 8002bd0:	701a      	strb	r2, [r3, #0]

		loraCheck.newResponse(responseLora, responseLoraSize);	// Inserta respuesta en modulo de checkeo de respuesta
 8002bd2:	4b2b      	ldr	r3, [pc, #172]	@ (8002c80 <_Z10linkInLorav+0xd8>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a2b      	ldr	r2, [pc, #172]	@ (8002c84 <_Z10linkInLorav+0xdc>)
 8002bd8:	7812      	ldrb	r2, [r2, #0]
 8002bda:	4619      	mov	r1, r3
 8002bdc:	482a      	ldr	r0, [pc, #168]	@ (8002c88 <_Z10linkInLorav+0xe0>)
 8002bde:	f000 fe69 	bl	80038b4 <_ZN9loraCheck11newResponseEPhh>
		loraTimeWd.setInput();									// Indica al watchdog que llego mensaje
 8002be2:	482a      	ldr	r0, [pc, #168]	@ (8002c8c <_Z10linkInLorav+0xe4>)
 8002be4:	f000 fe1f 	bl	8003826 <_ZN9wdTimeout8setInputEv>
		qttyMessagesInputs++;									// Contador de respuestas recibidas
 8002be8:	4b29      	ldr	r3, [pc, #164]	@ (8002c90 <_Z10linkInLorav+0xe8>)
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	3301      	adds	r3, #1
 8002bee:	b2da      	uxtb	r2, r3
 8002bf0:	4b27      	ldr	r3, [pc, #156]	@ (8002c90 <_Z10linkInLorav+0xe8>)
 8002bf2:	701a      	strb	r2, [r3, #0]
		flagUartGps	= 1;
 8002bf4:	4b27      	ldr	r3, [pc, #156]	@ (8002c94 <_Z10linkInLorav+0xec>)
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	701a      	strb	r2, [r3, #0]

	//////////////
	// WATCHDOG //
	//////////////

	switch ( stateWdLora ){
 8002bfa:	4b27      	ldr	r3, [pc, #156]	@ (8002c98 <_Z10linkInLorav+0xf0>)
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d031      	beq.n	8002c66 <_Z10linkInLorav+0xbe>
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	dc36      	bgt.n	8002c74 <_Z10linkInLorav+0xcc>
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d002      	beq.n	8002c10 <_Z10linkInLorav+0x68>
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d012      	beq.n	8002c34 <_Z10linkInLorav+0x8c>
		flagWdLora	= 1;			// Reinicia chip por hw
		stateWdLora	= 0;			// Vuelve a S0
		break;

	default:
		break;
 8002c0e:	e031      	b.n	8002c74 <_Z10linkInLorav+0xcc>
		flagWdLora	= 0;			// Reinicia indicador de reset
 8002c10:	4b22      	ldr	r3, [pc, #136]	@ (8002c9c <_Z10linkInLorav+0xf4>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	701a      	strb	r2, [r3, #0]
		if ( flagEnableHwLora ){	// Si el chip esta habilitado
 8002c16:	4b22      	ldr	r3, [pc, #136]	@ (8002ca0 <_Z10linkInLorav+0xf8>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d006      	beq.n	8002c2c <_Z10linkInLorav+0x84>
			loraTimeWd.setOutput();	// Indica que salio un mensaje
 8002c1e:	481b      	ldr	r0, [pc, #108]	@ (8002c8c <_Z10linkInLorav+0xe4>)
 8002c20:	f000 fdd1 	bl	80037c6 <_ZN9wdTimeout9setOutputEv>
			stateWdLora = 1;		// Pasa a S1
 8002c24:	4b1c      	ldr	r3, [pc, #112]	@ (8002c98 <_Z10linkInLorav+0xf0>)
 8002c26:	2201      	movs	r2, #1
 8002c28:	701a      	strb	r2, [r3, #0]
		break;
 8002c2a:	e024      	b.n	8002c76 <_Z10linkInLorav+0xce>
			stateWdLora = 0;		// Espera en S0
 8002c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8002c98 <_Z10linkInLorav+0xf0>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	701a      	strb	r2, [r3, #0]
		break;
 8002c32:	e020      	b.n	8002c76 <_Z10linkInLorav+0xce>
		loraTimeWd.addOne();			// Suma 1 al wd
 8002c34:	4815      	ldr	r0, [pc, #84]	@ (8002c8c <_Z10linkInLorav+0xe4>)
 8002c36:	f000 fdd6 	bl	80037e6 <_ZN9wdTimeout6addOneEv>
		if ( loraTimeWd.timeOut() ){	// Si se cumple timeout
 8002c3a:	4814      	ldr	r0, [pc, #80]	@ (8002c8c <_Z10linkInLorav+0xe4>)
 8002c3c:	f000 fe07 	bl	800384e <_ZN9wdTimeout7timeOutEv>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d003      	beq.n	8002c4e <_Z10linkInLorav+0xa6>
			stateWdLora = 2;			// Pasa a S2
 8002c46:	4b14      	ldr	r3, [pc, #80]	@ (8002c98 <_Z10linkInLorav+0xf0>)
 8002c48:	2202      	movs	r2, #2
 8002c4a:	701a      	strb	r2, [r3, #0]
		break;
 8002c4c:	e013      	b.n	8002c76 <_Z10linkInLorav+0xce>
		else if ( flagEnableHwLora ){	// Si sigue habilitado por hw
 8002c4e:	4b14      	ldr	r3, [pc, #80]	@ (8002ca0 <_Z10linkInLorav+0xf8>)
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <_Z10linkInLorav+0xb6>
			stateWdLora = 1;			// Espera en S1
 8002c56:	4b10      	ldr	r3, [pc, #64]	@ (8002c98 <_Z10linkInLorav+0xf0>)
 8002c58:	2201      	movs	r2, #1
 8002c5a:	701a      	strb	r2, [r3, #0]
		break;
 8002c5c:	e00b      	b.n	8002c76 <_Z10linkInLorav+0xce>
			stateWdLora	= 0;			// Pasa a S0
 8002c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c98 <_Z10linkInLorav+0xf0>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	701a      	strb	r2, [r3, #0]
		break;
 8002c64:	e007      	b.n	8002c76 <_Z10linkInLorav+0xce>
		flagWdLora	= 1;			// Reinicia chip por hw
 8002c66:	4b0d      	ldr	r3, [pc, #52]	@ (8002c9c <_Z10linkInLorav+0xf4>)
 8002c68:	2201      	movs	r2, #1
 8002c6a:	701a      	strb	r2, [r3, #0]
		stateWdLora	= 0;			// Vuelve a S0
 8002c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c98 <_Z10linkInLorav+0xf0>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	701a      	strb	r2, [r3, #0]
		break;
 8002c72:	e000      	b.n	8002c76 <_Z10linkInLorav+0xce>
		break;
 8002c74:	bf00      	nop
	}
}
 8002c76:	bf00      	nop
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	20000b2c 	.word	0x20000b2c
 8002c80:	20000504 	.word	0x20000504
 8002c84:	20000508 	.word	0x20000508
 8002c88:	20000b6c 	.word	0x20000b6c
 8002c8c:	20001080 	.word	0x20001080
 8002c90:	20000509 	.word	0x20000509
 8002c94:	200004e8 	.word	0x200004e8
 8002c98:	2000050b 	.word	0x2000050b
 8002c9c:	20000534 	.word	0x20000534
 8002ca0:	200004eb 	.word	0x200004eb

08002ca4 <_Z9linkInGpsv>:
 *				stopGps		|	Indicador detener GPS
 *				warning[]	|	Indica que no hay gps validos
 *
 */

void linkInGps(){
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0

	switch ( stateGpsLink ){
 8002ca8:	4b45      	ldr	r3, [pc, #276]	@ (8002dc0 <_Z9linkInGpsv+0x11c>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	2b05      	cmp	r3, #5
 8002cae:	f200 8204 	bhi.w	80030ba <_Z9linkInGpsv+0x416>
 8002cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8002cb8 <_Z9linkInGpsv+0x14>)
 8002cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb8:	08002cd1 	.word	0x08002cd1
 8002cbc:	08002cef 	.word	0x08002cef
 8002cc0:	08002d53 	.word	0x08002d53
 8002cc4:	08002d79 	.word	0x08002d79
 8002cc8:	08002d9d 	.word	0x08002d9d
 8002ccc:	08002ded 	.word	0x08002ded
	/////////////////////////
	// S0 - WAIT FOR START //
	/////////////////////////

	case 0:
		if ( startGps ){			// Si se inicia GPS
 8002cd0:	4b3c      	ldr	r3, [pc, #240]	@ (8002dc4 <_Z9linkInGpsv+0x120>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d006      	beq.n	8002ce6 <_Z9linkInGpsv+0x42>
			startGps		= 0;	// Reinicia indicador
 8002cd8:	4b3a      	ldr	r3, [pc, #232]	@ (8002dc4 <_Z9linkInGpsv+0x120>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	701a      	strb	r2, [r3, #0]
			stateGpsLink	= 1;	// Pasa a S1
 8002cde:	4b38      	ldr	r3, [pc, #224]	@ (8002dc0 <_Z9linkInGpsv+0x11c>)
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	701a      	strb	r2, [r3, #0]
		}
		else{						// Si no
			stateGpsLink	= 0;	// Espera en S0
		}
		break;
 8002ce4:	e1e9      	b.n	80030ba <_Z9linkInGpsv+0x416>
			stateGpsLink	= 0;	// Espera en S0
 8002ce6:	4b36      	ldr	r3, [pc, #216]	@ (8002dc0 <_Z9linkInGpsv+0x11c>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	701a      	strb	r2, [r3, #0]
		break;
 8002cec:	e1e5      	b.n	80030ba <_Z9linkInGpsv+0x416>
	///////////////////////////
	// S1 - WAIT FOR MESSAGE //
	///////////////////////////

	case 1:
		countGpsLink++;								// Suma 1 al contador
 8002cee:	4b36      	ldr	r3, [pc, #216]	@ (8002dc8 <_Z9linkInGpsv+0x124>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	4a34      	ldr	r2, [pc, #208]	@ (8002dc8 <_Z9linkInGpsv+0x124>)
 8002cf6:	6013      	str	r3, [r2, #0]
		gpsNewMessage	= 0;						// Reinicia flag nuevo mensaje
 8002cf8:	4b34      	ldr	r3, [pc, #208]	@ (8002dcc <_Z9linkInGpsv+0x128>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	701a      	strb	r2, [r3, #0]

		if ( gpsInput.getNewMessage() ){			// Si llega nuevo mensaje
 8002cfe:	4834      	ldr	r0, [pc, #208]	@ (8002dd0 <_Z9linkInGpsv+0x12c>)
 8002d00:	f7fe ff9b 	bl	8001c3a <_ZN8gpsInput13getNewMessageEv>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d009      	beq.n	8002d1e <_Z9linkInGpsv+0x7a>
			gpsNewMessage	= 1;					// Marca flag de nuevo mensaje
 8002d0a:	4b30      	ldr	r3, [pc, #192]	@ (8002dcc <_Z9linkInGpsv+0x128>)
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	701a      	strb	r2, [r3, #0]
			gpsValid		= gpsInput.getValid();	// Copia mensaje valido
 8002d10:	482f      	ldr	r0, [pc, #188]	@ (8002dd0 <_Z9linkInGpsv+0x12c>)
 8002d12:	f7fe ff7c 	bl	8001c0e <_ZN8gpsInput8getValidEv>
 8002d16:	4603      	mov	r3, r0
 8002d18:	461a      	mov	r2, r3
 8002d1a:	4b2e      	ldr	r3, [pc, #184]	@ (8002dd4 <_Z9linkInGpsv+0x130>)
 8002d1c:	701a      	strb	r2, [r3, #0]
		}

		if ( countGpsLink >= limitGpsLink ){		// Si pasa limite de 5 min
 8002d1e:	4b2a      	ldr	r3, [pc, #168]	@ (8002dc8 <_Z9linkInGpsv+0x124>)
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	4b2d      	ldr	r3, [pc, #180]	@ (8002dd8 <_Z9linkInGpsv+0x134>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	db03      	blt.n	8002d32 <_Z9linkInGpsv+0x8e>
			stateGpsLink	= 2;					// Cierra en S2
 8002d2a:	4b25      	ldr	r3, [pc, #148]	@ (8002dc0 <_Z9linkInGpsv+0x11c>)
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	701a      	strb	r2, [r3, #0]
			stateGpsLink	= 4;					// Pasa a S4
		}*/
		else{										// Si no
			stateGpsLink	= 1;					// Espera
		}
		break;
 8002d30:	e1c3      	b.n	80030ba <_Z9linkInGpsv+0x416>
		else if ( gpsNewMessage && gpsValid ){		// Si llega mensaje valido
 8002d32:	4b26      	ldr	r3, [pc, #152]	@ (8002dcc <_Z9linkInGpsv+0x128>)
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d007      	beq.n	8002d4a <_Z9linkInGpsv+0xa6>
 8002d3a:	4b26      	ldr	r3, [pc, #152]	@ (8002dd4 <_Z9linkInGpsv+0x130>)
 8002d3c:	781b      	ldrb	r3, [r3, #0]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d003      	beq.n	8002d4a <_Z9linkInGpsv+0xa6>
			stateGpsLink	= 3;					// Pasa a S3
 8002d42:	4b1f      	ldr	r3, [pc, #124]	@ (8002dc0 <_Z9linkInGpsv+0x11c>)
 8002d44:	2203      	movs	r2, #3
 8002d46:	701a      	strb	r2, [r3, #0]
		break;
 8002d48:	e1b7      	b.n	80030ba <_Z9linkInGpsv+0x416>
			stateGpsLink	= 1;					// Espera
 8002d4a:	4b1d      	ldr	r3, [pc, #116]	@ (8002dc0 <_Z9linkInGpsv+0x11c>)
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	701a      	strb	r2, [r3, #0]
		break;
 8002d50:	e1b3      	b.n	80030ba <_Z9linkInGpsv+0x416>
	///////////////////////
	// S2 - STOP MEASURE //
	///////////////////////

	case 2:
		savedGps			= 0;	//  Reinicia indicador coordenadas guardadas
 8002d52:	4b22      	ldr	r3, [pc, #136]	@ (8002ddc <_Z9linkInGpsv+0x138>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	701a      	strb	r2, [r3, #0]
		countValidMsgGps	= 0;	//	Reinicia contador mensajes validos
 8002d58:	4b21      	ldr	r3, [pc, #132]	@ (8002de0 <_Z9linkInGpsv+0x13c>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	701a      	strb	r2, [r3, #0]
		countInvalidMsgGps	= 0;	//	Reinicia contador mensajes invalidos
 8002d5e:	4b21      	ldr	r3, [pc, #132]	@ (8002de4 <_Z9linkInGpsv+0x140>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	701a      	strb	r2, [r3, #0]
		countGpsLink		= 0;	//	Reinicia contador de espera mensajes gps
 8002d64:	4b18      	ldr	r3, [pc, #96]	@ (8002dc8 <_Z9linkInGpsv+0x124>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	601a      	str	r2, [r3, #0]
		stopGps				= 1;	//	Fija apagado de GPS
 8002d6a:	4b1f      	ldr	r3, [pc, #124]	@ (8002de8 <_Z9linkInGpsv+0x144>)
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	701a      	strb	r2, [r3, #0]
		stateGpsLink		= 0;	//	Vuelve a S0
 8002d70:	4b13      	ldr	r3, [pc, #76]	@ (8002dc0 <_Z9linkInGpsv+0x11c>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	701a      	strb	r2, [r3, #0]
		break;
 8002d76:	e1a0      	b.n	80030ba <_Z9linkInGpsv+0x416>
	////////////////////////////
	// S3 - NEW VALID MESSAGE //
	////////////////////////////

	case 3:
		countValidMsgGps++;				// Suma 1 a mensaje valids nuevos
 8002d78:	4b19      	ldr	r3, [pc, #100]	@ (8002de0 <_Z9linkInGpsv+0x13c>)
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	b2da      	uxtb	r2, r3
 8002d80:	4b17      	ldr	r3, [pc, #92]	@ (8002de0 <_Z9linkInGpsv+0x13c>)
 8002d82:	701a      	strb	r2, [r3, #0]

		if ( countValidMsgGps >= 4 ){	// Si es mayor a 10 mensajes
 8002d84:	4b16      	ldr	r3, [pc, #88]	@ (8002de0 <_Z9linkInGpsv+0x13c>)
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	2b03      	cmp	r3, #3
 8002d8a:	d903      	bls.n	8002d94 <_Z9linkInGpsv+0xf0>
			stateGpsLink	= 5;		// Pasa a S5
 8002d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc0 <_Z9linkInGpsv+0x11c>)
 8002d8e:	2205      	movs	r2, #5
 8002d90:	701a      	strb	r2, [r3, #0]
		}
		else{							// Si no
			stateGpsLink	= 1;		// Vuelve a S5
		}
		break;
 8002d92:	e192      	b.n	80030ba <_Z9linkInGpsv+0x416>
			stateGpsLink	= 1;		// Vuelve a S5
 8002d94:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc0 <_Z9linkInGpsv+0x11c>)
 8002d96:	2201      	movs	r2, #1
 8002d98:	701a      	strb	r2, [r3, #0]
		break;
 8002d9a:	e18e      	b.n	80030ba <_Z9linkInGpsv+0x416>
	//////////////////////////////
	// S4 - NEW INVALID MESSAGE //
	//////////////////////////////

	case 4:
		countInvalidMsgGps++;				// Suma 1 a mensaje invalido nuevos
 8002d9c:	4b11      	ldr	r3, [pc, #68]	@ (8002de4 <_Z9linkInGpsv+0x140>)
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	3301      	adds	r3, #1
 8002da2:	b2da      	uxtb	r2, r3
 8002da4:	4b0f      	ldr	r3, [pc, #60]	@ (8002de4 <_Z9linkInGpsv+0x140>)
 8002da6:	701a      	strb	r2, [r3, #0]

		if ( countInvalidMsgGps >= 30 ){	// Si es mayor a 10 mensajes
 8002da8:	4b0e      	ldr	r3, [pc, #56]	@ (8002de4 <_Z9linkInGpsv+0x140>)
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	2b1d      	cmp	r3, #29
 8002dae:	d903      	bls.n	8002db8 <_Z9linkInGpsv+0x114>
			stateGpsLink	= 2;			// Pasa a S2
 8002db0:	4b03      	ldr	r3, [pc, #12]	@ (8002dc0 <_Z9linkInGpsv+0x11c>)
 8002db2:	2202      	movs	r2, #2
 8002db4:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateGpsLink	= 1;			// Pasa a S1
		}
		break;
 8002db6:	e180      	b.n	80030ba <_Z9linkInGpsv+0x416>
			stateGpsLink	= 1;			// Pasa a S1
 8002db8:	4b01      	ldr	r3, [pc, #4]	@ (8002dc0 <_Z9linkInGpsv+0x11c>)
 8002dba:	2201      	movs	r2, #1
 8002dbc:	701a      	strb	r2, [r3, #0]
		break;
 8002dbe:	e17c      	b.n	80030ba <_Z9linkInGpsv+0x416>
 8002dc0:	200004f6 	.word	0x200004f6
 8002dc4:	20000393 	.word	0x20000393
 8002dc8:	200004f8 	.word	0x200004f8
 8002dcc:	200004f7 	.word	0x200004f7
 8002dd0:	20000a40 	.word	0x20000a40
 8002dd4:	20000ae4 	.word	0x20000ae4
 8002dd8:	200004fc 	.word	0x200004fc
 8002ddc:	20000ae6 	.word	0x20000ae6
 8002de0:	20000500 	.word	0x20000500
 8002de4:	20000501 	.word	0x20000501
 8002de8:	20000ae5 	.word	0x20000ae5
	////////////////////////////////
	// S5 - SAVE LATITUD/LONGITUD //
	////////////////////////////////

	case 5:
		savedGps	= 1;										// Indica que se guardó valor correctamente
 8002dec:	4bb4      	ldr	r3, [pc, #720]	@ (80030c0 <_Z9linkInGpsv+0x41c>)
 8002dee:	2201      	movs	r2, #1
 8002df0:	701a      	strb	r2, [r3, #0]

		latitud =	(gpsInput.latitud[0] - '0')*1000;			// Guarda unidad de mil latitud
 8002df2:	4bb4      	ldr	r3, [pc, #720]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 8002df4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002df8:	3b30      	subs	r3, #48	@ 0x30
 8002dfa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002dfe:	fb02 f303 	mul.w	r3, r2, r3
 8002e02:	ee07 3a90 	vmov	s15, r3
 8002e06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e0a:	4baf      	ldr	r3, [pc, #700]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002e0c:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	(gpsInput.latitud[1] - '0')*100;			// Guarda centena de latitud
 8002e10:	4bac      	ldr	r3, [pc, #688]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 8002e12:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002e16:	3b30      	subs	r3, #48	@ 0x30
 8002e18:	2264      	movs	r2, #100	@ 0x64
 8002e1a:	fb02 f303 	mul.w	r3, r2, r3
 8002e1e:	ee07 3a90 	vmov	s15, r3
 8002e22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e26:	4ba8      	ldr	r3, [pc, #672]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002e28:	edd3 7a00 	vldr	s15, [r3]
 8002e2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e30:	4ba5      	ldr	r3, [pc, #660]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002e32:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	(gpsInput.latitud[2] - '0')*10;				// Guarda decena de latitud
 8002e36:	4ba3      	ldr	r3, [pc, #652]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 8002e38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002e3c:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8002e40:	4613      	mov	r3, r2
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	4413      	add	r3, r2
 8002e46:	005b      	lsls	r3, r3, #1
 8002e48:	ee07 3a90 	vmov	s15, r3
 8002e4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e50:	4b9d      	ldr	r3, [pc, #628]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002e52:	edd3 7a00 	vldr	s15, [r3]
 8002e56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e5a:	4b9b      	ldr	r3, [pc, #620]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002e5c:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	(gpsInput.latitud[3] - '0')*1;				// Guarda unidad de latitud
 8002e60:	4b98      	ldr	r3, [pc, #608]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 8002e62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002e66:	3b30      	subs	r3, #48	@ 0x30
 8002e68:	ee07 3a90 	vmov	s15, r3
 8002e6c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e70:	4b95      	ldr	r3, [pc, #596]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002e72:	edd3 7a00 	vldr	s15, [r3]
 8002e76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e7a:	4b93      	ldr	r3, [pc, #588]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002e7c:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	( float(gpsInput.latitud[5]) - '0')/10;		// Guarda decima de latitud
 8002e80:	4b90      	ldr	r3, [pc, #576]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 8002e82:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8002e86:	ee07 3a90 	vmov	s15, r3
 8002e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e8e:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 80030cc <_Z9linkInGpsv+0x428>
 8002e92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002e96:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002e9a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002e9e:	4b8a      	ldr	r3, [pc, #552]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002ea0:	edd3 7a00 	vldr	s15, [r3]
 8002ea4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ea8:	4b87      	ldr	r3, [pc, #540]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002eaa:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	( float(gpsInput.latitud[6]) - '0')/100;	// Guarda centecina de latitud
 8002eae:	4b85      	ldr	r3, [pc, #532]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 8002eb0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8002eb4:	ee07 3a90 	vmov	s15, r3
 8002eb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ebc:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 80030cc <_Z9linkInGpsv+0x428>
 8002ec0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ec4:	eddf 6a82 	vldr	s13, [pc, #520]	@ 80030d0 <_Z9linkInGpsv+0x42c>
 8002ec8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002ecc:	4b7e      	ldr	r3, [pc, #504]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002ece:	edd3 7a00 	vldr	s15, [r3]
 8002ed2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ed6:	4b7c      	ldr	r3, [pc, #496]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002ed8:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	( float(gpsInput.latitud[7]) - '0')/1000;	// Guarda milecima de latitud
 8002edc:	4b79      	ldr	r3, [pc, #484]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 8002ede:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8002ee2:	ee07 3a90 	vmov	s15, r3
 8002ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002eea:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 80030cc <_Z9linkInGpsv+0x428>
 8002eee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ef2:	eddf 6a78 	vldr	s13, [pc, #480]	@ 80030d4 <_Z9linkInGpsv+0x430>
 8002ef6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002efa:	4b73      	ldr	r3, [pc, #460]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002efc:	edd3 7a00 	vldr	s15, [r3]
 8002f00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f04:	4b70      	ldr	r3, [pc, #448]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002f06:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	( float(gpsInput.latitud[8]) - '0')/10000;	// Guarda decima de milecima de latitud
 8002f0a:	4b6e      	ldr	r3, [pc, #440]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 8002f0c:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8002f10:	ee07 3a90 	vmov	s15, r3
 8002f14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f18:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 80030cc <_Z9linkInGpsv+0x428>
 8002f1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f20:	eddf 6a6d 	vldr	s13, [pc, #436]	@ 80030d8 <_Z9linkInGpsv+0x434>
 8002f24:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002f28:	4b67      	ldr	r3, [pc, #412]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002f2a:	edd3 7a00 	vldr	s15, [r3]
 8002f2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f32:	4b65      	ldr	r3, [pc, #404]	@ (80030c8 <_Z9linkInGpsv+0x424>)
 8002f34:	edc3 7a00 	vstr	s15, [r3]

		longitud =	(gpsInput.longitud[0] - '0')*10000;			// Guarda decena de mil longitud
 8002f38:	4b62      	ldr	r3, [pc, #392]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 8002f3a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8002f3e:	3b30      	subs	r3, #48	@ 0x30
 8002f40:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002f44:	fb02 f303 	mul.w	r3, r2, r3
 8002f48:	ee07 3a90 	vmov	s15, r3
 8002f4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f50:	4b62      	ldr	r3, [pc, #392]	@ (80030dc <_Z9linkInGpsv+0x438>)
 8002f52:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	(gpsInput.longitud[1] - '0')*1000;			// Guarda unidad de mil longitud
 8002f56:	4b5b      	ldr	r3, [pc, #364]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 8002f58:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8002f5c:	3b30      	subs	r3, #48	@ 0x30
 8002f5e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002f62:	fb02 f303 	mul.w	r3, r2, r3
 8002f66:	ee07 3a90 	vmov	s15, r3
 8002f6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f6e:	4b5b      	ldr	r3, [pc, #364]	@ (80030dc <_Z9linkInGpsv+0x438>)
 8002f70:	edd3 7a00 	vldr	s15, [r3]
 8002f74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f78:	4b58      	ldr	r3, [pc, #352]	@ (80030dc <_Z9linkInGpsv+0x438>)
 8002f7a:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	(gpsInput.longitud[2] - '0')*100;			// Guarda centecima de longitud
 8002f7e:	4b51      	ldr	r3, [pc, #324]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 8002f80:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8002f84:	3b30      	subs	r3, #48	@ 0x30
 8002f86:	2264      	movs	r2, #100	@ 0x64
 8002f88:	fb02 f303 	mul.w	r3, r2, r3
 8002f8c:	ee07 3a90 	vmov	s15, r3
 8002f90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f94:	4b51      	ldr	r3, [pc, #324]	@ (80030dc <_Z9linkInGpsv+0x438>)
 8002f96:	edd3 7a00 	vldr	s15, [r3]
 8002f9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f9e:	4b4f      	ldr	r3, [pc, #316]	@ (80030dc <_Z9linkInGpsv+0x438>)
 8002fa0:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	(gpsInput.longitud[3] - '0')*10;			// Guarda decena de longitud
 8002fa4:	4b47      	ldr	r3, [pc, #284]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 8002fa6:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 8002faa:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8002fae:	4613      	mov	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	4413      	add	r3, r2
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	ee07 3a90 	vmov	s15, r3
 8002fba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fbe:	4b47      	ldr	r3, [pc, #284]	@ (80030dc <_Z9linkInGpsv+0x438>)
 8002fc0:	edd3 7a00 	vldr	s15, [r3]
 8002fc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fc8:	4b44      	ldr	r3, [pc, #272]	@ (80030dc <_Z9linkInGpsv+0x438>)
 8002fca:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	(gpsInput.longitud[4] - '0')*1;				// Guarda unidad de longitud
 8002fce:	4b3d      	ldr	r3, [pc, #244]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 8002fd0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002fd4:	3b30      	subs	r3, #48	@ 0x30
 8002fd6:	ee07 3a90 	vmov	s15, r3
 8002fda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fde:	4b3f      	ldr	r3, [pc, #252]	@ (80030dc <_Z9linkInGpsv+0x438>)
 8002fe0:	edd3 7a00 	vldr	s15, [r3]
 8002fe4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fe8:	4b3c      	ldr	r3, [pc, #240]	@ (80030dc <_Z9linkInGpsv+0x438>)
 8002fea:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	( float(gpsInput.longitud[6]) - '0')/10;	// Guarda decima de longitud
 8002fee:	4b35      	ldr	r3, [pc, #212]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 8002ff0:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8002ff4:	ee07 3a90 	vmov	s15, r3
 8002ff8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ffc:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80030cc <_Z9linkInGpsv+0x428>
 8003000:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003004:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8003008:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800300c:	4b33      	ldr	r3, [pc, #204]	@ (80030dc <_Z9linkInGpsv+0x438>)
 800300e:	edd3 7a00 	vldr	s15, [r3]
 8003012:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003016:	4b31      	ldr	r3, [pc, #196]	@ (80030dc <_Z9linkInGpsv+0x438>)
 8003018:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	( float(gpsInput.longitud[7]) - '0')/100;	// Guarda centecima de longitud
 800301c:	4b29      	ldr	r3, [pc, #164]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 800301e:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8003022:	ee07 3a90 	vmov	s15, r3
 8003026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800302a:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80030cc <_Z9linkInGpsv+0x428>
 800302e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003032:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80030d0 <_Z9linkInGpsv+0x42c>
 8003036:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800303a:	4b28      	ldr	r3, [pc, #160]	@ (80030dc <_Z9linkInGpsv+0x438>)
 800303c:	edd3 7a00 	vldr	s15, [r3]
 8003040:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003044:	4b25      	ldr	r3, [pc, #148]	@ (80030dc <_Z9linkInGpsv+0x438>)
 8003046:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	( float(gpsInput.longitud[8]) - '0')/1000;	// Guarda milesima de longitud
 800304a:	4b1e      	ldr	r3, [pc, #120]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 800304c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003050:	ee07 3a90 	vmov	s15, r3
 8003054:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003058:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80030cc <_Z9linkInGpsv+0x428>
 800305c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003060:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80030d4 <_Z9linkInGpsv+0x430>
 8003064:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003068:	4b1c      	ldr	r3, [pc, #112]	@ (80030dc <_Z9linkInGpsv+0x438>)
 800306a:	edd3 7a00 	vldr	s15, [r3]
 800306e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003072:	4b1a      	ldr	r3, [pc, #104]	@ (80030dc <_Z9linkInGpsv+0x438>)
 8003074:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	( float(gpsInput.longitud[9]) - '0')/10000;	// Guarda decima de milesima de longitud
 8003078:	4b12      	ldr	r3, [pc, #72]	@ (80030c4 <_Z9linkInGpsv+0x420>)
 800307a:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800307e:	ee07 3a90 	vmov	s15, r3
 8003082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003086:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80030cc <_Z9linkInGpsv+0x428>
 800308a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800308e:	eddf 6a12 	vldr	s13, [pc, #72]	@ 80030d8 <_Z9linkInGpsv+0x434>
 8003092:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003096:	4b11      	ldr	r3, [pc, #68]	@ (80030dc <_Z9linkInGpsv+0x438>)
 8003098:	edd3 7a00 	vldr	s15, [r3]
 800309c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030a0:	4b0e      	ldr	r3, [pc, #56]	@ (80030dc <_Z9linkInGpsv+0x438>)
 80030a2:	edc3 7a00 	vstr	s15, [r3]

		countSavedGps++;										// Contador de veces que se guardó un valor correctamente
 80030a6:	4b0e      	ldr	r3, [pc, #56]	@ (80030e0 <_Z9linkInGpsv+0x43c>)
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	3301      	adds	r3, #1
 80030ac:	b2da      	uxtb	r2, r3
 80030ae:	4b0c      	ldr	r3, [pc, #48]	@ (80030e0 <_Z9linkInGpsv+0x43c>)
 80030b0:	701a      	strb	r2, [r3, #0]
		stateGpsLink	= 2;									// Pasa a S2
 80030b2:	4b0c      	ldr	r3, [pc, #48]	@ (80030e4 <_Z9linkInGpsv+0x440>)
 80030b4:	2202      	movs	r2, #2
 80030b6:	701a      	strb	r2, [r3, #0]
		break;
 80030b8:	bf00      	nop
	}

}
 80030ba:	bf00      	nop
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	20000ae6 	.word	0x20000ae6
 80030c4:	20000a40 	.word	0x20000a40
 80030c8:	20000adc 	.word	0x20000adc
 80030cc:	42400000 	.word	0x42400000
 80030d0:	42c80000 	.word	0x42c80000
 80030d4:	447a0000 	.word	0x447a0000
 80030d8:	461c4000 	.word	0x461c4000
 80030dc:	20000ae0 	.word	0x20000ae0
 80030e0:	20000502 	.word	0x20000502
 80030e4:	200004f6 	.word	0x200004f6

080030e8 <_Z9linkBotonv>:
 *	INPUT	:	flagBoton
 *	OUTPUT	:	displayPhy.enable
 */


void linkBoton(){
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0

	switch ( stateEnableDisplay ){
 80030ec:	4b1b      	ldr	r3, [pc, #108]	@ (800315c <_Z9linkBotonv+0x74>)
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d002      	beq.n	80030fa <_Z9linkBotonv+0x12>
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d013      	beq.n	8003120 <_Z9linkBotonv+0x38>
 80030f8:	e029      	b.n	800314e <_Z9linkBotonv+0x66>
	//////////////////////
	// S0 - WAIT BUTTON //
	//////////////////////

	case 0:
		displayPhy.enable(0);			//	Inhabilita display
 80030fa:	2100      	movs	r1, #0
 80030fc:	4818      	ldr	r0, [pc, #96]	@ (8003160 <_Z9linkBotonv+0x78>)
 80030fe:	f7fd f9ed 	bl	80004dc <_ZN15displayPhysical6enableEb>
		countEnableDisplay	= 0;		//	Reinicia contador
 8003102:	4b18      	ldr	r3, [pc, #96]	@ (8003164 <_Z9linkBotonv+0x7c>)
 8003104:	2200      	movs	r2, #0
 8003106:	601a      	str	r2, [r3, #0]

		if ( flagBoton ){				//	Si se presiona el boton
 8003108:	4b17      	ldr	r3, [pc, #92]	@ (8003168 <_Z9linkBotonv+0x80>)
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d003      	beq.n	8003118 <_Z9linkBotonv+0x30>
			stateEnableDisplay	= 1;	//	Pasa a S1
 8003110:	4b12      	ldr	r3, [pc, #72]	@ (800315c <_Z9linkBotonv+0x74>)
 8003112:	2201      	movs	r2, #1
 8003114:	701a      	strb	r2, [r3, #0]
		}
		else{							//	Si no
			stateEnableDisplay	= 0;	//	Espera en S0
		}
		break;
 8003116:	e01e      	b.n	8003156 <_Z9linkBotonv+0x6e>
			stateEnableDisplay	= 0;	//	Espera en S0
 8003118:	4b10      	ldr	r3, [pc, #64]	@ (800315c <_Z9linkBotonv+0x74>)
 800311a:	2200      	movs	r2, #0
 800311c:	701a      	strb	r2, [r3, #0]
		break;
 800311e:	e01a      	b.n	8003156 <_Z9linkBotonv+0x6e>
	/////////////////
	// S1 - ENABLE //
	/////////////////

	case 1:
		displayPhy.enable(1);							// Habilita display
 8003120:	2101      	movs	r1, #1
 8003122:	480f      	ldr	r0, [pc, #60]	@ (8003160 <_Z9linkBotonv+0x78>)
 8003124:	f7fd f9da 	bl	80004dc <_ZN15displayPhysical6enableEb>

		countEnableDisplay++;							// Suma 1 al contador
 8003128:	4b0e      	ldr	r3, [pc, #56]	@ (8003164 <_Z9linkBotonv+0x7c>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	3301      	adds	r3, #1
 800312e:	4a0d      	ldr	r2, [pc, #52]	@ (8003164 <_Z9linkBotonv+0x7c>)
 8003130:	6013      	str	r3, [r2, #0]

		if ( countEnableDisplay > limitEnableDisplay ){	// Si llega al limite
 8003132:	4b0c      	ldr	r3, [pc, #48]	@ (8003164 <_Z9linkBotonv+0x7c>)
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	4b0d      	ldr	r3, [pc, #52]	@ (800316c <_Z9linkBotonv+0x84>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	429a      	cmp	r2, r3
 800313c:	dd03      	ble.n	8003146 <_Z9linkBotonv+0x5e>
			stateEnableDisplay	= 0;					// Vuelve a S0
 800313e:	4b07      	ldr	r3, [pc, #28]	@ (800315c <_Z9linkBotonv+0x74>)
 8003140:	2200      	movs	r2, #0
 8003142:	701a      	strb	r2, [r3, #0]
		}
		else{											// Si no
			stateEnableDisplay	= 1;					// Espera en S1
		}
		break;
 8003144:	e007      	b.n	8003156 <_Z9linkBotonv+0x6e>
			stateEnableDisplay	= 1;					// Espera en S1
 8003146:	4b05      	ldr	r3, [pc, #20]	@ (800315c <_Z9linkBotonv+0x74>)
 8003148:	2201      	movs	r2, #1
 800314a:	701a      	strb	r2, [r3, #0]
		break;
 800314c:	e003      	b.n	8003156 <_Z9linkBotonv+0x6e>

	default:
		stateEnableDisplay	= 0;
 800314e:	4b03      	ldr	r3, [pc, #12]	@ (800315c <_Z9linkBotonv+0x74>)
 8003150:	2200      	movs	r2, #0
 8003152:	701a      	strb	r2, [r3, #0]
		break;
 8003154:	bf00      	nop

	}
}
 8003156:	bf00      	nop
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	20000514 	.word	0x20000514
 8003160:	2000108c 	.word	0x2000108c
 8003164:	2000050c 	.word	0x2000050c
 8003168:	20000a3c 	.word	0x20000a3c
 800316c:	20000510 	.word	0x20000510

08003170 <_Z7adc2PPMth>:
 *	MODE 2	:	ADC interno A1
 *	MODE 3	:	ADC externo B1
 *	MODE 4	:	ADC interno B1
 */

uint16_t adc2PPM( uint16_t signal, uint8_t mode){
 8003170:	b480      	push	{r7}
 8003172:	b085      	sub	sp, #20
 8003174:	af00      	add	r7, sp, #0
 8003176:	4603      	mov	r3, r0
 8003178:	460a      	mov	r2, r1
 800317a:	80fb      	strh	r3, [r7, #6]
 800317c:	4613      	mov	r3, r2
 800317e:	717b      	strb	r3, [r7, #5]
	uint16_t result;

	switch ( mode ){
 8003180:	797b      	ldrb	r3, [r7, #5]
 8003182:	3b01      	subs	r3, #1
 8003184:	2b03      	cmp	r3, #3
 8003186:	d822      	bhi.n	80031ce <_Z7adc2PPMth+0x5e>
 8003188:	a201      	add	r2, pc, #4	@ (adr r2, 8003190 <_Z7adc2PPMth+0x20>)
 800318a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318e:	bf00      	nop
 8003190:	080031a1 	.word	0x080031a1
 8003194:	080031c9 	.word	0x080031c9
 8003198:	080031d5 	.word	0x080031d5
 800319c:	080031d5 	.word	0x080031d5
	////////////
	// MODE 1 //
	////////////

	case 1:
		if ( signal > groundAlphaA){
 80031a0:	4b10      	ldr	r3, [pc, #64]	@ (80031e4 <_Z7adc2PPMth+0x74>)
 80031a2:	881b      	ldrh	r3, [r3, #0]
 80031a4:	88fa      	ldrh	r2, [r7, #6]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d905      	bls.n	80031b6 <_Z7adc2PPMth+0x46>
			result	= signal - groundAlphaA;
 80031aa:	4b0e      	ldr	r3, [pc, #56]	@ (80031e4 <_Z7adc2PPMth+0x74>)
 80031ac:	881b      	ldrh	r3, [r3, #0]
 80031ae:	88fa      	ldrh	r2, [r7, #6]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	81fb      	strh	r3, [r7, #14]
 80031b4:	e001      	b.n	80031ba <_Z7adc2PPMth+0x4a>
		}
		else{
			result	= 0;
 80031b6:	2300      	movs	r3, #0
 80031b8:	81fb      	strh	r3, [r7, #14]
		}
		result	= result/curveAlphaA;
 80031ba:	4b0b      	ldr	r3, [pc, #44]	@ (80031e8 <_Z7adc2PPMth+0x78>)
 80031bc:	881b      	ldrh	r3, [r3, #0]
 80031be:	89fa      	ldrh	r2, [r7, #14]
 80031c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c4:	81fb      	strh	r3, [r7, #14]
		break;
 80031c6:	e006      	b.n	80031d6 <_Z7adc2PPMth+0x66>
	////////////
	// MODE 2 //
	////////////

	case 2:
		result = signal;//(signal - groundAlphaA)/curveAlphaA;
 80031c8:	88fb      	ldrh	r3, [r7, #6]
 80031ca:	81fb      	strh	r3, [r7, #14]
		break;
 80031cc:	e003      	b.n	80031d6 <_Z7adc2PPMth+0x66>

	case 4:
		break;

	default:
		result	= 1;
 80031ce:	2301      	movs	r3, #1
 80031d0:	81fb      	strh	r3, [r7, #14]
		break;
 80031d2:	e000      	b.n	80031d6 <_Z7adc2PPMth+0x66>
		break;
 80031d4:	bf00      	nop
	}

	return result;
 80031d6:	89fb      	ldrh	r3, [r7, #14]
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3714      	adds	r7, #20
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	20000456 	.word	0x20000456
 80031e8:	20000458 	.word	0x20000458

080031ec <_Z10linkAnalogv>:
 *				flagAlarm_PPM,
 *				flagAlarm_TEMP
 *				flagAlarm_HUM
 */

void linkAnalog(){
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0

	/////////////////
	// CALIBRATION //
	/////////////////

	switch ( stateCalibration ){
 80031f0:	4b65      	ldr	r3, [pc, #404]	@ (8003388 <_Z10linkAnalogv+0x19c>)
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d002      	beq.n	80031fe <_Z10linkAnalogv+0x12>
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d01d      	beq.n	8003238 <_Z10linkAnalogv+0x4c>
 80031fc:	e018      	b.n	8003230 <_Z10linkAnalogv+0x44>
	///////////////////////////////
	// S0 - WAIT FOR CALIBRATION //
	///////////////////////////////

	case 0:
		countCalibration++;								// Suma 1 al contador
 80031fe:	4b63      	ldr	r3, [pc, #396]	@ (800338c <_Z10linkAnalogv+0x1a0>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	3301      	adds	r3, #1
 8003204:	4a61      	ldr	r2, [pc, #388]	@ (800338c <_Z10linkAnalogv+0x1a0>)
 8003206:	6013      	str	r3, [r2, #0]
		enableSensors	= 0;							// Deshabilita sensores
 8003208:	4b61      	ldr	r3, [pc, #388]	@ (8003390 <_Z10linkAnalogv+0x1a4>)
 800320a:	2200      	movs	r2, #0
 800320c:	701a      	strb	r2, [r3, #0]

		if ( countCalibration >= limitCalibration ){	// Si se cumple el tiempo de calibracion
 800320e:	4b5f      	ldr	r3, [pc, #380]	@ (800338c <_Z10linkAnalogv+0x1a0>)
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	4b60      	ldr	r3, [pc, #384]	@ (8003394 <_Z10linkAnalogv+0x1a8>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	429a      	cmp	r2, r3
 8003218:	db06      	blt.n	8003228 <_Z10linkAnalogv+0x3c>
			enableSensors		= 1;					// Habilita sensores
 800321a:	4b5d      	ldr	r3, [pc, #372]	@ (8003390 <_Z10linkAnalogv+0x1a4>)
 800321c:	2201      	movs	r2, #1
 800321e:	701a      	strb	r2, [r3, #0]
			stateCalibration	= 1;					// Pasa a S1
 8003220:	4b59      	ldr	r3, [pc, #356]	@ (8003388 <_Z10linkAnalogv+0x19c>)
 8003222:	2201      	movs	r2, #1
 8003224:	701a      	strb	r2, [r3, #0]
		}
		else{											// Si no
			stateCalibration	= 0;					// Espera en S0
		}
		break;
 8003226:	e008      	b.n	800323a <_Z10linkAnalogv+0x4e>
			stateCalibration	= 0;					// Espera en S0
 8003228:	4b57      	ldr	r3, [pc, #348]	@ (8003388 <_Z10linkAnalogv+0x19c>)
 800322a:	2200      	movs	r2, #0
 800322c:	701a      	strb	r2, [r3, #0]
		break;
 800322e:	e004      	b.n	800323a <_Z10linkAnalogv+0x4e>
	////////////////////
	case 1:
		break;

	default:
		stateCalibration	= 0;
 8003230:	4b55      	ldr	r3, [pc, #340]	@ (8003388 <_Z10linkAnalogv+0x19c>)
 8003232:	2200      	movs	r2, #0
 8003234:	701a      	strb	r2, [r3, #0]
		break;
 8003236:	e000      	b.n	800323a <_Z10linkAnalogv+0x4e>
		break;
 8003238:	bf00      	nop

	////////////
	// A1 HCL //
	////////////

	if ( !errorHardware[5] ){										// Si esta habilitado el ADC
 800323a:	4b57      	ldr	r3, [pc, #348]	@ (8003398 <_Z10linkAnalogv+0x1ac>)
 800323c:	795b      	ldrb	r3, [r3, #5]
 800323e:	f083 0301 	eor.w	r3, r3, #1
 8003242:	b2db      	uxtb	r3, r3
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00a      	beq.n	800325e <_Z10linkAnalogv+0x72>
		alpha_A1_PPM = adc2PPM(alphaA, 1);// * enableSensors;			// Convierte en PPM
 8003248:	4b54      	ldr	r3, [pc, #336]	@ (800339c <_Z10linkAnalogv+0x1b0>)
 800324a:	881b      	ldrh	r3, [r3, #0]
 800324c:	2101      	movs	r1, #1
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff ff8e 	bl	8003170 <_Z7adc2PPMth>
 8003254:	4603      	mov	r3, r0
 8003256:	461a      	mov	r2, r3
 8003258:	4b51      	ldr	r3, [pc, #324]	@ (80033a0 <_Z10linkAnalogv+0x1b4>)
 800325a:	801a      	strh	r2, [r3, #0]
 800325c:	e009      	b.n	8003272 <_Z10linkAnalogv+0x86>
	}
	else{															// Si no esta habiltiado el ADC
		alpha_A1_PPM = adc2PPM(alphaAnalog_A, 2); //* enableSensors;	// Convierte en PPM
 800325e:	4b51      	ldr	r3, [pc, #324]	@ (80033a4 <_Z10linkAnalogv+0x1b8>)
 8003260:	881b      	ldrh	r3, [r3, #0]
 8003262:	2102      	movs	r1, #2
 8003264:	4618      	mov	r0, r3
 8003266:	f7ff ff83 	bl	8003170 <_Z7adc2PPMth>
 800326a:	4603      	mov	r3, r0
 800326c:	461a      	mov	r2, r3
 800326e:	4b4c      	ldr	r3, [pc, #304]	@ (80033a0 <_Z10linkAnalogv+0x1b4>)
 8003270:	801a      	strh	r2, [r3, #0]
	}

	if ( alpha_A1_PPM > 50 && enableSensors){		// Si pasa de 5 ppm
 8003272:	4b4b      	ldr	r3, [pc, #300]	@ (80033a0 <_Z10linkAnalogv+0x1b4>)
 8003274:	881b      	ldrh	r3, [r3, #0]
 8003276:	2b32      	cmp	r3, #50	@ 0x32
 8003278:	d907      	bls.n	800328a <_Z10linkAnalogv+0x9e>
 800327a:	4b45      	ldr	r3, [pc, #276]	@ (8003390 <_Z10linkAnalogv+0x1a4>)
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d003      	beq.n	800328a <_Z10linkAnalogv+0x9e>
		flagAlarm_PPM	= 1;						// Indica alarma
 8003282:	4b49      	ldr	r3, [pc, #292]	@ (80033a8 <_Z10linkAnalogv+0x1bc>)
 8003284:	2201      	movs	r2, #1
 8003286:	701a      	strb	r2, [r3, #0]
 8003288:	e002      	b.n	8003290 <_Z10linkAnalogv+0xa4>
	}
	else{											// Si no
		flagAlarm_PPM	= 0;						// No hay alarma
 800328a:	4b47      	ldr	r3, [pc, #284]	@ (80033a8 <_Z10linkAnalogv+0x1bc>)
 800328c:	2200      	movs	r2, #0
 800328e:	701a      	strb	r2, [r3, #0]

	////////////
	// B1 HCL //
	////////////

	if ( !errorHardware[5] ){										// Si esta habitado el ADC
 8003290:	4b41      	ldr	r3, [pc, #260]	@ (8003398 <_Z10linkAnalogv+0x1ac>)
 8003292:	795b      	ldrb	r3, [r3, #5]
 8003294:	f083 0301 	eor.w	r3, r3, #1
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00f      	beq.n	80032be <_Z10linkAnalogv+0xd2>
		alpha_B1_PPM = adc2PPM(alphaA, 3) * enableSensors;			// Convierte en PPM
 800329e:	4b3f      	ldr	r3, [pc, #252]	@ (800339c <_Z10linkAnalogv+0x1b0>)
 80032a0:	881b      	ldrh	r3, [r3, #0]
 80032a2:	2103      	movs	r1, #3
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7ff ff63 	bl	8003170 <_Z7adc2PPMth>
 80032aa:	4603      	mov	r3, r0
 80032ac:	461a      	mov	r2, r3
 80032ae:	4b38      	ldr	r3, [pc, #224]	@ (8003390 <_Z10linkAnalogv+0x1a4>)
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	fb12 f303 	smulbb	r3, r2, r3
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	4b3c      	ldr	r3, [pc, #240]	@ (80033ac <_Z10linkAnalogv+0x1c0>)
 80032ba:	801a      	strh	r2, [r3, #0]
 80032bc:	e00e      	b.n	80032dc <_Z10linkAnalogv+0xf0>
	}
	else{															// Si no esta habilitado el ADC
		alpha_B1_PPM = adc2PPM(alphaAnalog_A, 4) * enableSensors;	// Convierte en PPM
 80032be:	4b39      	ldr	r3, [pc, #228]	@ (80033a4 <_Z10linkAnalogv+0x1b8>)
 80032c0:	881b      	ldrh	r3, [r3, #0]
 80032c2:	2104      	movs	r1, #4
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7ff ff53 	bl	8003170 <_Z7adc2PPMth>
 80032ca:	4603      	mov	r3, r0
 80032cc:	461a      	mov	r2, r3
 80032ce:	4b30      	ldr	r3, [pc, #192]	@ (8003390 <_Z10linkAnalogv+0x1a4>)
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	fb12 f303 	smulbb	r3, r2, r3
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	4b34      	ldr	r3, [pc, #208]	@ (80033ac <_Z10linkAnalogv+0x1c0>)
 80032da:	801a      	strh	r2, [r3, #0]
	}

	if ( alpha_B1_PPM > 50 && enableSensors ){		// Si pasa de 5 ppm
 80032dc:	4b33      	ldr	r3, [pc, #204]	@ (80033ac <_Z10linkAnalogv+0x1c0>)
 80032de:	881b      	ldrh	r3, [r3, #0]
 80032e0:	2b32      	cmp	r3, #50	@ 0x32
 80032e2:	d907      	bls.n	80032f4 <_Z10linkAnalogv+0x108>
 80032e4:	4b2a      	ldr	r3, [pc, #168]	@ (8003390 <_Z10linkAnalogv+0x1a4>)
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d003      	beq.n	80032f4 <_Z10linkAnalogv+0x108>
		flagAlarm_PPM	= 1;						// Indica alarma
 80032ec:	4b2e      	ldr	r3, [pc, #184]	@ (80033a8 <_Z10linkAnalogv+0x1bc>)
 80032ee:	2201      	movs	r2, #1
 80032f0:	701a      	strb	r2, [r3, #0]
 80032f2:	e002      	b.n	80032fa <_Z10linkAnalogv+0x10e>
	}
	else{											// Si no
		flagAlarm_PPM	= 0;						// No hay alarma
 80032f4:	4b2c      	ldr	r3, [pc, #176]	@ (80033a8 <_Z10linkAnalogv+0x1bc>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	701a      	strb	r2, [r3, #0]

	//////////////
	// TEMP HUM //
	///////////////

	if ( !errorHardware[1] ){			// Si hay sensor externo
 80032fa:	4b27      	ldr	r3, [pc, #156]	@ (8003398 <_Z10linkAnalogv+0x1ac>)
 80032fc:	785b      	ldrb	r3, [r3, #1]
 80032fe:	f083 0301 	eor.w	r3, r3, #1
 8003302:	b2db      	uxtb	r3, r3
 8003304:	2b00      	cmp	r3, #0
 8003306:	d008      	beq.n	800331a <_Z10linkAnalogv+0x12e>
		tempApp	= tempExtern;			// Copia temperatura
 8003308:	4b29      	ldr	r3, [pc, #164]	@ (80033b0 <_Z10linkAnalogv+0x1c4>)
 800330a:	881a      	ldrh	r2, [r3, #0]
 800330c:	4b29      	ldr	r3, [pc, #164]	@ (80033b4 <_Z10linkAnalogv+0x1c8>)
 800330e:	801a      	strh	r2, [r3, #0]
		humApp	= humExtern;			// Copia humedad
 8003310:	4b29      	ldr	r3, [pc, #164]	@ (80033b8 <_Z10linkAnalogv+0x1cc>)
 8003312:	881a      	ldrh	r2, [r3, #0]
 8003314:	4b29      	ldr	r3, [pc, #164]	@ (80033bc <_Z10linkAnalogv+0x1d0>)
 8003316:	801a      	strh	r2, [r3, #0]
 8003318:	e015      	b.n	8003346 <_Z10linkAnalogv+0x15a>
	}
	else if ( !errorHardware[0] ){	// Si hay sensor interno
 800331a:	4b1f      	ldr	r3, [pc, #124]	@ (8003398 <_Z10linkAnalogv+0x1ac>)
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	f083 0301 	eor.w	r3, r3, #1
 8003322:	b2db      	uxtb	r3, r3
 8003324:	2b00      	cmp	r3, #0
 8003326:	d008      	beq.n	800333a <_Z10linkAnalogv+0x14e>
		tempApp	= tempIntern;			// Copia temperatura
 8003328:	4b25      	ldr	r3, [pc, #148]	@ (80033c0 <_Z10linkAnalogv+0x1d4>)
 800332a:	881a      	ldrh	r2, [r3, #0]
 800332c:	4b21      	ldr	r3, [pc, #132]	@ (80033b4 <_Z10linkAnalogv+0x1c8>)
 800332e:	801a      	strh	r2, [r3, #0]
		humApp	= humIntern;			// Copia humedad
 8003330:	4b24      	ldr	r3, [pc, #144]	@ (80033c4 <_Z10linkAnalogv+0x1d8>)
 8003332:	881a      	ldrh	r2, [r3, #0]
 8003334:	4b21      	ldr	r3, [pc, #132]	@ (80033bc <_Z10linkAnalogv+0x1d0>)
 8003336:	801a      	strh	r2, [r3, #0]
 8003338:	e005      	b.n	8003346 <_Z10linkAnalogv+0x15a>
	}
	else{								// Si no hay ninguno de ambos sensores
		tempApp	= 0;					// Copia 0
 800333a:	4b1e      	ldr	r3, [pc, #120]	@ (80033b4 <_Z10linkAnalogv+0x1c8>)
 800333c:	2200      	movs	r2, #0
 800333e:	801a      	strh	r2, [r3, #0]
		humApp	= 0;					// Copia 0
 8003340:	4b1e      	ldr	r3, [pc, #120]	@ (80033bc <_Z10linkAnalogv+0x1d0>)
 8003342:	2200      	movs	r2, #0
 8003344:	801a      	strh	r2, [r3, #0]

	////////////
	// ALARMS //
	////////////

	if ( tempApp > 60 || tempApp < 5 ){	// Si pasa limite de sensores
 8003346:	4b1b      	ldr	r3, [pc, #108]	@ (80033b4 <_Z10linkAnalogv+0x1c8>)
 8003348:	881b      	ldrh	r3, [r3, #0]
 800334a:	2b3c      	cmp	r3, #60	@ 0x3c
 800334c:	d803      	bhi.n	8003356 <_Z10linkAnalogv+0x16a>
 800334e:	4b19      	ldr	r3, [pc, #100]	@ (80033b4 <_Z10linkAnalogv+0x1c8>)
 8003350:	881b      	ldrh	r3, [r3, #0]
 8003352:	2b04      	cmp	r3, #4
 8003354:	d803      	bhi.n	800335e <_Z10linkAnalogv+0x172>
		warningHardware[0]	= 1;			// Indica alarma
 8003356:	4b1c      	ldr	r3, [pc, #112]	@ (80033c8 <_Z10linkAnalogv+0x1dc>)
 8003358:	2201      	movs	r2, #1
 800335a:	701a      	strb	r2, [r3, #0]
 800335c:	e002      	b.n	8003364 <_Z10linkAnalogv+0x178>
	}
	else{								// Si no
		warningHardware[0]	= 0;			// No hay alarma
 800335e:	4b1a      	ldr	r3, [pc, #104]	@ (80033c8 <_Z10linkAnalogv+0x1dc>)
 8003360:	2200      	movs	r2, #0
 8003362:	701a      	strb	r2, [r3, #0]
	}

	if ( humApp < 5 || humApp > 90){	// Si pasa limite de sensores
 8003364:	4b15      	ldr	r3, [pc, #84]	@ (80033bc <_Z10linkAnalogv+0x1d0>)
 8003366:	881b      	ldrh	r3, [r3, #0]
 8003368:	2b04      	cmp	r3, #4
 800336a:	d903      	bls.n	8003374 <_Z10linkAnalogv+0x188>
 800336c:	4b13      	ldr	r3, [pc, #76]	@ (80033bc <_Z10linkAnalogv+0x1d0>)
 800336e:	881b      	ldrh	r3, [r3, #0]
 8003370:	2b5a      	cmp	r3, #90	@ 0x5a
 8003372:	d903      	bls.n	800337c <_Z10linkAnalogv+0x190>
		warningHardware[1]	= 1;			// Indica alarma
 8003374:	4b14      	ldr	r3, [pc, #80]	@ (80033c8 <_Z10linkAnalogv+0x1dc>)
 8003376:	2201      	movs	r2, #1
 8003378:	705a      	strb	r2, [r3, #1]
 800337a:	e003      	b.n	8003384 <_Z10linkAnalogv+0x198>
	}
	else{								// Si no
		warningHardware[1]	= 0;			// No hay alarma
 800337c:	4b12      	ldr	r3, [pc, #72]	@ (80033c8 <_Z10linkAnalogv+0x1dc>)
 800337e:	2200      	movs	r2, #0
 8003380:	705a      	strb	r2, [r3, #1]
	}
}
 8003382:	bf00      	nop
 8003384:	bf00      	nop
 8003386:	bd80      	pop	{r7, pc}
 8003388:	2000051e 	.word	0x2000051e
 800338c:	20000520 	.word	0x20000520
 8003390:	20000528 	.word	0x20000528
 8003394:	20000524 	.word	0x20000524
 8003398:	200004d8 	.word	0x200004d8
 800339c:	2000043e 	.word	0x2000043e
 80033a0:	20000516 	.word	0x20000516
 80033a4:	20000446 	.word	0x20000446
 80033a8:	20000529 	.word	0x20000529
 80033ac:	20000518 	.word	0x20000518
 80033b0:	20000424 	.word	0x20000424
 80033b4:	2000051a 	.word	0x2000051a
 80033b8:	20000426 	.word	0x20000426
 80033bc:	2000051c 	.word	0x2000051c
 80033c0:	20000420 	.word	0x20000420
 80033c4:	20000422 	.word	0x20000422
 80033c8:	200004d0 	.word	0x200004d0

080033cc <_Z41__static_initialization_and_destruction_0ii>:
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d127      	bne.n	800342c <_Z41__static_initialization_and_destruction_0ii+0x60>
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d122      	bne.n	800342c <_Z41__static_initialization_and_destruction_0ii+0x60>
long int limitGpsLink	= 240000/superloop;	// Limite de tiempo esperando mensajes validos
 80033e6:	4b14      	ldr	r3, [pc, #80]	@ (8003438 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	461a      	mov	r2, r3
 80033ec:	4b13      	ldr	r3, [pc, #76]	@ (800343c <_Z41__static_initialization_and_destruction_0ii+0x70>)
 80033ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80033f2:	4a13      	ldr	r2, [pc, #76]	@ (8003440 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 80033f4:	6013      	str	r3, [r2, #0]
int limitEnableDisplay		= 3000/superloop;	//	Limite de display habilitado
 80033f6:	4b10      	ldr	r3, [pc, #64]	@ (8003438 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	461a      	mov	r2, r3
 80033fc:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8003400:	fb93 f3f2 	sdiv	r3, r3, r2
 8003404:	4a0f      	ldr	r2, [pc, #60]	@ (8003444 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8003406:	6013      	str	r3, [r2, #0]
long limitCalibration	= 900000/superloop;	// Limite de calibracion
 8003408:	4b0b      	ldr	r3, [pc, #44]	@ (8003438 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	461a      	mov	r2, r3
 800340e:	4b0e      	ldr	r3, [pc, #56]	@ (8003448 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8003410:	fb93 f3f2 	sdiv	r3, r3, r2
 8003414:	4a0d      	ldr	r2, [pc, #52]	@ (800344c <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8003416:	6013      	str	r3, [r2, #0]
uint16_t limitBat	= 5000/superloop;	// Tiempo que la bateria se considera en estado fijo
 8003418:	4b07      	ldr	r3, [pc, #28]	@ (8003438 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	461a      	mov	r2, r3
 800341e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003422:	fb93 f3f2 	sdiv	r3, r3, r2
 8003426:	b29a      	uxth	r2, r3
 8003428:	4b09      	ldr	r3, [pc, #36]	@ (8003450 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 800342a:	801a      	strh	r2, [r3, #0]
}
 800342c:	bf00      	nop
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr
 8003438:	20000395 	.word	0x20000395
 800343c:	0003a980 	.word	0x0003a980
 8003440:	200004fc 	.word	0x200004fc
 8003444:	20000510 	.word	0x20000510
 8003448:	000dbba0 	.word	0x000dbba0
 800344c:	20000524 	.word	0x20000524
 8003450:	20000530 	.word	0x20000530

08003454 <_GLOBAL__sub_I_stateGpsLink>:
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
 8003458:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800345c:	2001      	movs	r0, #1
 800345e:	f7ff ffb5 	bl	80033cc <_Z41__static_initialization_and_destruction_0ii>
 8003462:	bd80      	pop	{r7, pc}

08003464 <_Z10linkOutputv>:
extern wdTimeout loraTimeWd;	// Watchdog de Lorawan
extern bool flagTxLora;			// Indica que se envía un mensaje

/***** OUTPUT *****/

void linkOutput(){
 8003464:	b580      	push	{r7, lr}
 8003466:	af00      	add	r7, sp, #0
	linkOutLora();
 8003468:	f000 f804 	bl	8003474 <_Z11linkOutLorav>
	linkOutGps();
 800346c:	f000 f81c 	bl	80034a8 <_Z10linkOutGpsv>
	//linkOutDisplay();
}
 8003470:	bf00      	nop
 8003472:	bd80      	pop	{r7, pc}

08003474 <_Z11linkOutLorav>:
/************************
 *****	LORA OUTPUT *****
 ************************
 *
 */
void linkOutLora(){
 8003474:	b580      	push	{r7, lr}
 8003476:	af00      	add	r7, sp, #0

	//////////////
	// SOFTWARE //
	//////////////

	if ( flagTxLora ){				// Si sale un comando
 8003478:	4b07      	ldr	r3, [pc, #28]	@ (8003498 <_Z11linkOutLorav+0x24>)
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d002      	beq.n	8003486 <_Z11linkOutLorav+0x12>
		loraTimeWd.setOutput();		// Se indica a wd
 8003480:	4806      	ldr	r0, [pc, #24]	@ (800349c <_Z11linkOutLorav+0x28>)
 8003482:	f000 f9a0 	bl	80037c6 <_ZN9wdTimeout9setOutputEv>

	//////////////
	// HARDWARE //
	//////////////

	if ( flagWdLora ){			// Si vence wd
 8003486:	4b06      	ldr	r3, [pc, #24]	@ (80034a0 <_Z11linkOutLorav+0x2c>)
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d002      	beq.n	8003494 <_Z11linkOutLorav+0x20>
		flagResetHwLora	= 1;	// Reinicia chip
 800348e:	4b05      	ldr	r3, [pc, #20]	@ (80034a4 <_Z11linkOutLorav+0x30>)
 8003490:	2201      	movs	r2, #1
 8003492:	701a      	strb	r2, [r3, #0]
	}
}
 8003494:	bf00      	nop
 8003496:	bd80      	pop	{r7, pc}
 8003498:	200004e9 	.word	0x200004e9
 800349c:	20001080 	.word	0x20001080
 80034a0:	20000534 	.word	0x20000534
 80034a4:	20000535 	.word	0x20000535

080034a8 <_Z10linkOutGpsv>:

/**********************
 ***** GPS OUTPUT *****
 **********************
 */
void linkOutGps(){
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0

	if ( startGps ){		// Si se inicia Gps
 80034ac:	4b0a      	ldr	r3, [pc, #40]	@ (80034d8 <_Z10linkOutGpsv+0x30>)
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d002      	beq.n	80034ba <_Z10linkOutGpsv+0x12>
		enableGps	= 1;	// Habilita gps
 80034b4:	4b09      	ldr	r3, [pc, #36]	@ (80034dc <_Z10linkOutGpsv+0x34>)
 80034b6:	2201      	movs	r2, #1
 80034b8:	701a      	strb	r2, [r3, #0]
	}

	if ( stopGps ){			// Si se detiene gps
 80034ba:	4b09      	ldr	r3, [pc, #36]	@ (80034e0 <_Z10linkOutGpsv+0x38>)
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d005      	beq.n	80034ce <_Z10linkOutGpsv+0x26>
		stopGps		= 0;	// Reinicia Flag
 80034c2:	4b07      	ldr	r3, [pc, #28]	@ (80034e0 <_Z10linkOutGpsv+0x38>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	701a      	strb	r2, [r3, #0]
		enableGps	= 0;	// Deshabilita gps
 80034c8:	4b04      	ldr	r3, [pc, #16]	@ (80034dc <_Z10linkOutGpsv+0x34>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	701a      	strb	r2, [r3, #0]
	}
}
 80034ce:	bf00      	nop
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr
 80034d8:	20000393 	.word	0x20000393
 80034dc:	20000394 	.word	0x20000394
 80034e0:	20000ae5 	.word	0x20000ae5

080034e4 <_Z12setupLoraAppv>:

rn2903Command macSetCh8;
rn2903Command macSetCh9;
rn2903Command macSetCh10;

void setupLoraApp(){
 80034e4:	b480      	push	{r7}
 80034e6:	af00      	add	r7, sp, #0
	///////////////
	// SYS RESET //
	///////////////

	sysReset.command		= sysReset_RN2903;
 80034e8:	4b57      	ldr	r3, [pc, #348]	@ (8003648 <_Z12setupLoraAppv+0x164>)
 80034ea:	4a58      	ldr	r2, [pc, #352]	@ (800364c <_Z12setupLoraAppv+0x168>)
 80034ec:	605a      	str	r2, [r3, #4]
	sysReset.size			= sizeof( sysReset_RN2903 );
 80034ee:	4b56      	ldr	r3, [pc, #344]	@ (8003648 <_Z12setupLoraAppv+0x164>)
 80034f0:	220c      	movs	r2, #12
 80034f2:	701a      	strb	r2, [r3, #0]
	sysReset.responseSize	= 1;
 80034f4:	4b54      	ldr	r3, [pc, #336]	@ (8003648 <_Z12setupLoraAppv+0x164>)
 80034f6:	2201      	movs	r2, #1
 80034f8:	721a      	strb	r2, [r3, #8]

	///////////////////
	// RADIO SET MOD //
	///////////////////

	radioSetMod.command		= radioSetMod_RN2903;
 80034fa:	4b55      	ldr	r3, [pc, #340]	@ (8003650 <_Z12setupLoraAppv+0x16c>)
 80034fc:	4a55      	ldr	r2, [pc, #340]	@ (8003654 <_Z12setupLoraAppv+0x170>)
 80034fe:	605a      	str	r2, [r3, #4]
	radioSetMod.size		= sizeof( radioSetMod_RN2903 ) - 1;
 8003500:	4b53      	ldr	r3, [pc, #332]	@ (8003650 <_Z12setupLoraAppv+0x16c>)
 8003502:	2214      	movs	r2, #20
 8003504:	701a      	strb	r2, [r3, #0]
	radioSetMod.responseSize= 3;
 8003506:	4b52      	ldr	r3, [pc, #328]	@ (8003650 <_Z12setupLoraAppv+0x16c>)
 8003508:	2203      	movs	r2, #3
 800350a:	721a      	strb	r2, [r3, #8]

	//////////////////
	// RADIO SET SF //
	//////////////////

	radioSetSf.command		= radioSetSf_RN2903;
 800350c:	4b52      	ldr	r3, [pc, #328]	@ (8003658 <_Z12setupLoraAppv+0x174>)
 800350e:	4a53      	ldr	r2, [pc, #332]	@ (800365c <_Z12setupLoraAppv+0x178>)
 8003510:	605a      	str	r2, [r3, #4]
	radioSetSf.size			= sizeof( radioSetSf_RN2903 ) - 1;
 8003512:	4b51      	ldr	r3, [pc, #324]	@ (8003658 <_Z12setupLoraAppv+0x174>)
 8003514:	2213      	movs	r2, #19
 8003516:	701a      	strb	r2, [r3, #0]
	radioSetSf.responseSize	= 3;
 8003518:	4b4f      	ldr	r3, [pc, #316]	@ (8003658 <_Z12setupLoraAppv+0x174>)
 800351a:	2203      	movs	r2, #3
 800351c:	721a      	strb	r2, [r3, #8]

	//////////////////
	// RADIO SET BW //
	//////////////////

	radioSetBw.command		= radioSetBw_RN2903;
 800351e:	4b50      	ldr	r3, [pc, #320]	@ (8003660 <_Z12setupLoraAppv+0x17c>)
 8003520:	4a50      	ldr	r2, [pc, #320]	@ (8003664 <_Z12setupLoraAppv+0x180>)
 8003522:	605a      	str	r2, [r3, #4]
	radioSetBw.size			= sizeof( radioSetBw_RN2903 ) - 1;
 8003524:	4b4e      	ldr	r3, [pc, #312]	@ (8003660 <_Z12setupLoraAppv+0x17c>)
 8003526:	2212      	movs	r2, #18
 8003528:	701a      	strb	r2, [r3, #0]
	radioSetBw.responseSize = 3;
 800352a:	4b4d      	ldr	r3, [pc, #308]	@ (8003660 <_Z12setupLoraAppv+0x17c>)
 800352c:	2203      	movs	r2, #3
 800352e:	721a      	strb	r2, [r3, #8]

	///////////////////
	// RADIO SET PWR //
	///////////////////

	radioSetPwr.command		= radioSetPwr_RN2903;
 8003530:	4b4d      	ldr	r3, [pc, #308]	@ (8003668 <_Z12setupLoraAppv+0x184>)
 8003532:	4a4e      	ldr	r2, [pc, #312]	@ (800366c <_Z12setupLoraAppv+0x188>)
 8003534:	605a      	str	r2, [r3, #4]
	radioSetPwr.size		= sizeof( radioSetPwr_RN2903 ) - 1;
 8003536:	4b4c      	ldr	r3, [pc, #304]	@ (8003668 <_Z12setupLoraAppv+0x184>)
 8003538:	2212      	movs	r2, #18
 800353a:	701a      	strb	r2, [r3, #0]
	radioSetPwr.responseSize= 3;
 800353c:	4b4a      	ldr	r3, [pc, #296]	@ (8003668 <_Z12setupLoraAppv+0x184>)
 800353e:	2203      	movs	r2, #3
 8003540:	721a      	strb	r2, [r3, #8]

	////////////////////
	// MAC SET DEVEUI //
	////////////////////

	macSetDeveui.command	= macSetDevEui_RN2903;
 8003542:	4b4b      	ldr	r3, [pc, #300]	@ (8003670 <_Z12setupLoraAppv+0x18c>)
 8003544:	4a4b      	ldr	r2, [pc, #300]	@ (8003674 <_Z12setupLoraAppv+0x190>)
 8003546:	605a      	str	r2, [r3, #4]
	macSetDeveui.size		= sizeof( macSetDevEui_RN2903 ) - 1;
 8003548:	4b49      	ldr	r3, [pc, #292]	@ (8003670 <_Z12setupLoraAppv+0x18c>)
 800354a:	2221      	movs	r2, #33	@ 0x21
 800354c:	701a      	strb	r2, [r3, #0]
	macSetDeveui.responseSize	= 3;
 800354e:	4b48      	ldr	r3, [pc, #288]	@ (8003670 <_Z12setupLoraAppv+0x18c>)
 8003550:	2203      	movs	r2, #3
 8003552:	721a      	strb	r2, [r3, #8]

	/////////////////////////
	// MAC SET NETWORK KEY //
	/////////////////////////

	macSetNwkskey.command	= macSetNwkskey_RN2903;
 8003554:	4b48      	ldr	r3, [pc, #288]	@ (8003678 <_Z12setupLoraAppv+0x194>)
 8003556:	4a49      	ldr	r2, [pc, #292]	@ (800367c <_Z12setupLoraAppv+0x198>)
 8003558:	605a      	str	r2, [r3, #4]
	macSetNwkskey.size		= sizeof( macSetNwkskey_RN2903 ) - 1;
 800355a:	4b47      	ldr	r3, [pc, #284]	@ (8003678 <_Z12setupLoraAppv+0x194>)
 800355c:	2232      	movs	r2, #50	@ 0x32
 800355e:	701a      	strb	r2, [r3, #0]
	macSetNwkskey.responseSize	= 3;
 8003560:	4b45      	ldr	r3, [pc, #276]	@ (8003678 <_Z12setupLoraAppv+0x194>)
 8003562:	2203      	movs	r2, #3
 8003564:	721a      	strb	r2, [r3, #8]

	//////////////////////
	// MAC SET APPS KEY //
	//////////////////////

	macSetAppskey.command	= macSetAppskey_RN2903;
 8003566:	4b46      	ldr	r3, [pc, #280]	@ (8003680 <_Z12setupLoraAppv+0x19c>)
 8003568:	4a46      	ldr	r2, [pc, #280]	@ (8003684 <_Z12setupLoraAppv+0x1a0>)
 800356a:	605a      	str	r2, [r3, #4]
	macSetAppskey.size		= sizeof( macSetAppskey_RN2903 ) - 1;
 800356c:	4b44      	ldr	r3, [pc, #272]	@ (8003680 <_Z12setupLoraAppv+0x19c>)
 800356e:	2232      	movs	r2, #50	@ 0x32
 8003570:	701a      	strb	r2, [r3, #0]
	macSetAppskey.responseSize	= 3;
 8003572:	4b43      	ldr	r3, [pc, #268]	@ (8003680 <_Z12setupLoraAppv+0x19c>)
 8003574:	2203      	movs	r2, #3
 8003576:	721a      	strb	r2, [r3, #8]

	/////////////////////////
	// MAC SET DEV ADDRESS //
	/////////////////////////

	macSetDevAddr.command		= macSetDevAddr_RN2903;
 8003578:	4b43      	ldr	r3, [pc, #268]	@ (8003688 <_Z12setupLoraAppv+0x1a4>)
 800357a:	4a44      	ldr	r2, [pc, #272]	@ (800368c <_Z12setupLoraAppv+0x1a8>)
 800357c:	605a      	str	r2, [r3, #4]
	macSetDevAddr.size			= sizeof ( macSetDevAddr_RN2903 ) - 1;
 800357e:	4b42      	ldr	r3, [pc, #264]	@ (8003688 <_Z12setupLoraAppv+0x1a4>)
 8003580:	221a      	movs	r2, #26
 8003582:	701a      	strb	r2, [r3, #0]
	macSetDevAddr.responseSize	= 2;
 8003584:	4b40      	ldr	r3, [pc, #256]	@ (8003688 <_Z12setupLoraAppv+0x1a4>)
 8003586:	2202      	movs	r2, #2
 8003588:	721a      	strb	r2, [r3, #8]

	///////////////////
	// MAC JOIN OTAA //
	///////////////////

	macJoinOtaa.command			= macJoinOtaa_RN2903;
 800358a:	4b41      	ldr	r3, [pc, #260]	@ (8003690 <_Z12setupLoraAppv+0x1ac>)
 800358c:	4a41      	ldr	r2, [pc, #260]	@ (8003694 <_Z12setupLoraAppv+0x1b0>)
 800358e:	605a      	str	r2, [r3, #4]
	macJoinOtaa.size			= sizeof ( macJoinOtaa_RN2903 ) - 1;
 8003590:	4b3f      	ldr	r3, [pc, #252]	@ (8003690 <_Z12setupLoraAppv+0x1ac>)
 8003592:	220f      	movs	r2, #15
 8003594:	701a      	strb	r2, [r3, #0]
	macJoinOtaa.responseSize	= 7;
 8003596:	4b3e      	ldr	r3, [pc, #248]	@ (8003690 <_Z12setupLoraAppv+0x1ac>)
 8003598:	2207      	movs	r2, #7
 800359a:	721a      	strb	r2, [r3, #8]

	//////////////////
	// MAC JOIN ABP //
	//////////////////

	macJoinAbp.command		= macJoinAbp_RN2903;
 800359c:	4b3e      	ldr	r3, [pc, #248]	@ (8003698 <_Z12setupLoraAppv+0x1b4>)
 800359e:	4a3f      	ldr	r2, [pc, #252]	@ (800369c <_Z12setupLoraAppv+0x1b8>)
 80035a0:	605a      	str	r2, [r3, #4]
	macJoinAbp.size			= sizeof( macJoinAbp_RN2903 ) - 1;
 80035a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003698 <_Z12setupLoraAppv+0x1b4>)
 80035a4:	220e      	movs	r2, #14
 80035a6:	701a      	strb	r2, [r3, #0]
	macJoinAbp.responseSize	= 2;
 80035a8:	4b3b      	ldr	r3, [pc, #236]	@ (8003698 <_Z12setupLoraAppv+0x1b4>)
 80035aa:	2202      	movs	r2, #2
 80035ac:	721a      	strb	r2, [r3, #8]

	//////////////////
	// MAC SET SYNC //
	//////////////////

	macSetSync.command		= macSetSync_RN2903;
 80035ae:	4b3c      	ldr	r3, [pc, #240]	@ (80036a0 <_Z12setupLoraAppv+0x1bc>)
 80035b0:	4a3c      	ldr	r2, [pc, #240]	@ (80036a4 <_Z12setupLoraAppv+0x1c0>)
 80035b2:	605a      	str	r2, [r3, #4]
	macSetSync.size			= sizeof( macSetSync_RN2903 ) - 1;
 80035b4:	4b3a      	ldr	r3, [pc, #232]	@ (80036a0 <_Z12setupLoraAppv+0x1bc>)
 80035b6:	2211      	movs	r2, #17
 80035b8:	701a      	strb	r2, [r3, #0]
	macSetSync.responseSize	= 3;
 80035ba:	4b39      	ldr	r3, [pc, #228]	@ (80036a0 <_Z12setupLoraAppv+0x1bc>)
 80035bc:	2203      	movs	r2, #3
 80035be:	721a      	strb	r2, [r3, #8]

	//////////////
	// MAC SAVE //
	//////////////

	macSave.command			= macSave_RN2903;
 80035c0:	4b39      	ldr	r3, [pc, #228]	@ (80036a8 <_Z12setupLoraAppv+0x1c4>)
 80035c2:	4a3a      	ldr	r2, [pc, #232]	@ (80036ac <_Z12setupLoraAppv+0x1c8>)
 80035c4:	605a      	str	r2, [r3, #4]
	macSave.size			= sizeof( macSave_RN2903 ) - 1;
 80035c6:	4b38      	ldr	r3, [pc, #224]	@ (80036a8 <_Z12setupLoraAppv+0x1c4>)
 80035c8:	220a      	movs	r2, #10
 80035ca:	701a      	strb	r2, [r3, #0]
	macSave.responseSize	= 3;
 80035cc:	4b36      	ldr	r3, [pc, #216]	@ (80036a8 <_Z12setupLoraAppv+0x1c4>)
 80035ce:	2203      	movs	r2, #3
 80035d0:	721a      	strb	r2, [r3, #8]

	/////////////////
	// MAC TX DATA //
	/////////////////

	 macTxData.command		= macTxData_RN2903;
 80035d2:	4b37      	ldr	r3, [pc, #220]	@ (80036b0 <_Z12setupLoraAppv+0x1cc>)
 80035d4:	4a37      	ldr	r2, [pc, #220]	@ (80036b4 <_Z12setupLoraAppv+0x1d0>)
 80035d6:	605a      	str	r2, [r3, #4]
	 macTxData.size			= sizeof( macTxData_RN2903 ) - 1;
 80035d8:	4b35      	ldr	r3, [pc, #212]	@ (80036b0 <_Z12setupLoraAppv+0x1cc>)
 80035da:	2219      	movs	r2, #25
 80035dc:	701a      	strb	r2, [r3, #0]
	 macTxData.responseSize	= 14;
 80035de:	4b34      	ldr	r3, [pc, #208]	@ (80036b0 <_Z12setupLoraAppv+0x1cc>)
 80035e0:	220e      	movs	r2, #14
 80035e2:	721a      	strb	r2, [r3, #8]

	 /////////////////
	 // MAC TX DATA //
	 /////////////////

	 macTxGps.command		= macTxGps_RN2903;
 80035e4:	4b34      	ldr	r3, [pc, #208]	@ (80036b8 <_Z12setupLoraAppv+0x1d4>)
 80035e6:	4a35      	ldr	r2, [pc, #212]	@ (80036bc <_Z12setupLoraAppv+0x1d8>)
 80035e8:	605a      	str	r2, [r3, #4]
	 macTxGps.size			= sizeof( macTxGps_RN2903 ) - 1;
 80035ea:	4b33      	ldr	r3, [pc, #204]	@ (80036b8 <_Z12setupLoraAppv+0x1d4>)
 80035ec:	2219      	movs	r2, #25
 80035ee:	701a      	strb	r2, [r3, #0]
	 macTxGps.responseSize	= 14;
 80035f0:	4b31      	ldr	r3, [pc, #196]	@ (80036b8 <_Z12setupLoraAppv+0x1d4>)
 80035f2:	220e      	movs	r2, #14
 80035f4:	721a      	strb	r2, [r3, #8]

	 /////////////////
	 // MAC TX DATA //
	 /////////////////

	  macTxSys.command		= macTxSys_RN2903;
 80035f6:	4b32      	ldr	r3, [pc, #200]	@ (80036c0 <_Z12setupLoraAppv+0x1dc>)
 80035f8:	4a32      	ldr	r2, [pc, #200]	@ (80036c4 <_Z12setupLoraAppv+0x1e0>)
 80035fa:	605a      	str	r2, [r3, #4]
	  macTxSys.size			= sizeof( macTxSys_RN2903 ) - 1;
 80035fc:	4b30      	ldr	r3, [pc, #192]	@ (80036c0 <_Z12setupLoraAppv+0x1dc>)
 80035fe:	2215      	movs	r2, #21
 8003600:	701a      	strb	r2, [r3, #0]
	  macTxSys.responseSize	= 14;
 8003602:	4b2f      	ldr	r3, [pc, #188]	@ (80036c0 <_Z12setupLoraAppv+0x1dc>)
 8003604:	220e      	movs	r2, #14
 8003606:	721a      	strb	r2, [r3, #8]

	  //////////////////
	  // MAC SET CH 8 //
	  //////////////////

	  macSetCh8.command		= macSetCh8_RN2903;
 8003608:	4b2f      	ldr	r3, [pc, #188]	@ (80036c8 <_Z12setupLoraAppv+0x1e4>)
 800360a:	4a30      	ldr	r2, [pc, #192]	@ (80036cc <_Z12setupLoraAppv+0x1e8>)
 800360c:	605a      	str	r2, [r3, #4]
	  macSetCh8.size		= sizeof( macSetCh8_RN2903 ) - 1;
 800360e:	4b2e      	ldr	r3, [pc, #184]	@ (80036c8 <_Z12setupLoraAppv+0x1e4>)
 8003610:	2219      	movs	r2, #25
 8003612:	701a      	strb	r2, [r3, #0]
	  macSetCh8.responseSize	= 9;
 8003614:	4b2c      	ldr	r3, [pc, #176]	@ (80036c8 <_Z12setupLoraAppv+0x1e4>)
 8003616:	2209      	movs	r2, #9
 8003618:	721a      	strb	r2, [r3, #8]

	  //////////////////
	  // MAC SET CH 9 //
	  //////////////////

	  macSetCh9.command		= macSetCh9_RN2903;
 800361a:	4b2d      	ldr	r3, [pc, #180]	@ (80036d0 <_Z12setupLoraAppv+0x1ec>)
 800361c:	4a2d      	ldr	r2, [pc, #180]	@ (80036d4 <_Z12setupLoraAppv+0x1f0>)
 800361e:	605a      	str	r2, [r3, #4]
	  macSetCh9.size		= sizeof( macSetCh9_RN2903 ) - 1;
 8003620:	4b2b      	ldr	r3, [pc, #172]	@ (80036d0 <_Z12setupLoraAppv+0x1ec>)
 8003622:	2219      	movs	r2, #25
 8003624:	701a      	strb	r2, [r3, #0]
	  macSetCh9.responseSize	= 9;
 8003626:	4b2a      	ldr	r3, [pc, #168]	@ (80036d0 <_Z12setupLoraAppv+0x1ec>)
 8003628:	2209      	movs	r2, #9
 800362a:	721a      	strb	r2, [r3, #8]

	  ///////////////////
	  // MAC SET CH 10 //
	  ///////////////////
	  macSetCh10.command		= macSetCh10_RN2903;
 800362c:	4b2a      	ldr	r3, [pc, #168]	@ (80036d8 <_Z12setupLoraAppv+0x1f4>)
 800362e:	4a2b      	ldr	r2, [pc, #172]	@ (80036dc <_Z12setupLoraAppv+0x1f8>)
 8003630:	605a      	str	r2, [r3, #4]
	  macSetCh10.size			= sizeof( macSetCh10_RN2903 ) - 1;
 8003632:	4b29      	ldr	r3, [pc, #164]	@ (80036d8 <_Z12setupLoraAppv+0x1f4>)
 8003634:	221a      	movs	r2, #26
 8003636:	701a      	strb	r2, [r3, #0]
	  macSetCh10.responseSize	= 9;
 8003638:	4b27      	ldr	r3, [pc, #156]	@ (80036d8 <_Z12setupLoraAppv+0x1f4>)
 800363a:	2209      	movs	r2, #9
 800363c:	721a      	strb	r2, [r3, #8]

}
 800363e:	bf00      	nop
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr
 8003648:	20000538 	.word	0x20000538
 800364c:	200001a8 	.word	0x200001a8
 8003650:	20000544 	.word	0x20000544
 8003654:	200001b4 	.word	0x200001b4
 8003658:	20000550 	.word	0x20000550
 800365c:	200001cc 	.word	0x200001cc
 8003660:	2000055c 	.word	0x2000055c
 8003664:	200001e0 	.word	0x200001e0
 8003668:	20000568 	.word	0x20000568
 800366c:	200001f4 	.word	0x200001f4
 8003670:	20000574 	.word	0x20000574
 8003674:	20000208 	.word	0x20000208
 8003678:	2000058c 	.word	0x2000058c
 800367c:	20000248 	.word	0x20000248
 8003680:	20000598 	.word	0x20000598
 8003684:	2000027c 	.word	0x2000027c
 8003688:	20000580 	.word	0x20000580
 800368c:	2000022c 	.word	0x2000022c
 8003690:	200005a4 	.word	0x200005a4
 8003694:	200002b0 	.word	0x200002b0
 8003698:	200005b0 	.word	0x200005b0
 800369c:	200002c0 	.word	0x200002c0
 80036a0:	200005bc 	.word	0x200005bc
 80036a4:	200002d0 	.word	0x200002d0
 80036a8:	200005c8 	.word	0x200005c8
 80036ac:	200002e4 	.word	0x200002e4
 80036b0:	200005d4 	.word	0x200005d4
 80036b4:	200002f0 	.word	0x200002f0
 80036b8:	200005e0 	.word	0x200005e0
 80036bc:	2000030c 	.word	0x2000030c
 80036c0:	200005ec 	.word	0x200005ec
 80036c4:	20000328 	.word	0x20000328
 80036c8:	200005f8 	.word	0x200005f8
 80036cc:	20000340 	.word	0x20000340
 80036d0:	20000604 	.word	0x20000604
 80036d4:	2000035c 	.word	0x2000035c
 80036d8:	20000610 	.word	0x20000610
 80036dc:	20000378 	.word	0x20000378

080036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>:

/////////////////
// ADD COMMAND //
/////////////////

void loraRutine::addCommand ( rn2903Command *command ){
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
	this->listCommands[ this->sizeList ]	= command;	// AÑADE PUNTERO A LISTA
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 80036f0:	4619      	mov	r1, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	683a      	ldr	r2, [r7, #0]
 80036f6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
	this->sizeList++;									// Suma 1 al largo de lista
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 8003700:	3301      	adds	r3, #1
 8003702:	b2da      	uxtb	r2, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
}
 800370a:	bf00      	nop
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr

08003716 <_ZN10loraRutine7commandEv>:

/////////////
// COMMAND //
/////////////

rn2903Command *loraRutine::command(){
 8003716:	b480      	push	{r7}
 8003718:	b085      	sub	sp, #20
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
	uint8_t count	= this->actual;			// Copia elemento actual de rutina
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 3192 	ldrb.w	r3, [r3, #402]	@ 0x192
 8003724:	73fb      	strb	r3, [r7, #15]

	this->actual++;							// Suma 1 al elemento actuañ
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f893 3192 	ldrb.w	r3, [r3, #402]	@ 0x192
 800372c:	3301      	adds	r3, #1
 800372e:	b2da      	uxtb	r2, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192

	if (this->actual >= this->sizeList){	// Si es el ultimo de la lista
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f893 2192 	ldrb.w	r2, [r3, #402]	@ 0x192
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 8003742:	429a      	cmp	r2, r3
 8003744:	d307      	bcc.n	8003756 <_ZN10loraRutine7commandEv+0x40>
		this->actual	= 0;				// Reinicia la lista
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
		this->stopped	= 1;				// Indica que es el ultimo elemento
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2201      	movs	r2, #1
 8003752:	f883 2190 	strb.w	r2, [r3, #400]	@ 0x190
	}
	return this->listCommands[count];		// Retorta puntero
 8003756:	7bfa      	ldrb	r2, [r7, #15]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 800375e:	4618      	mov	r0, r3
 8003760:	3714      	adds	r7, #20
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr

0800376a <_ZN10loraRutine5resetEv>:

///////////
// RESET //
///////////

void loraRutine::reset(){
 800376a:	b480      	push	{r7}
 800376c:	b083      	sub	sp, #12
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
	this->actual	= 0;	// Reinicia contador de lista
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
	this->stopped	= 0;	// No esta en el ultimo elemento
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2190 	strb.w	r2, [r3, #400]	@ 0x190
}
 8003782:	bf00      	nop
 8003784:	370c      	adds	r7, #12
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr

0800378e <_ZN10loraRutine6finishEv>:

////////////
// FINISH //
////////////
bool loraRutine::finish(){
 800378e:	b480      	push	{r7}
 8003790:	b083      	sub	sp, #12
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
	return this->stopped;	// Indica si es el ultimo elemento
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f893 3190 	ldrb.w	r3, [r3, #400]	@ 0x190

}
 800379c:	4618      	mov	r0, r3
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <_ZN9wdTimeoutC1El>:
 *		5.- newMessage:	Indica si se recibió un mensaje
 *		6.- timeout:	Indica si hubo un timeout
 *
 */

wdTimeout::wdTimeout( long limit ){	// Constructor
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
	this->limit	= limit;			// Se debe fijar el limite de timeout
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	683a      	ldr	r2, [r7, #0]
 80037b6:	609a      	str	r2, [r3, #8]
}
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	4618      	mov	r0, r3
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr

080037c6 <_ZN9wdTimeout9setOutputEv>:

////////////////
// SET OUTPUT //
////////////////

void wdTimeout::setOutput(){	//
 80037c6:	b480      	push	{r7}
 80037c8:	b083      	sub	sp, #12
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
	this->flagOutput	= 1;	// Indica que salió un comando
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2201      	movs	r2, #1
 80037d2:	705a      	strb	r2, [r3, #1]
	this->counter		= 0;	// Reinicia contador
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	605a      	str	r2, [r3, #4]
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr

080037e6 <_ZN9wdTimeout6addOneEv>:

/////////////
// ADD ONE //
/////////////

void wdTimeout::addOne(){
 80037e6:	b480      	push	{r7}
 80037e8:	b083      	sub	sp, #12
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
	if ( this->flagOutput ){			// Si salió un comando
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	785b      	ldrb	r3, [r3, #1]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d004      	beq.n	8003800 <_ZN9wdTimeout6addOneEv+0x1a>
		this->counter++;				// Suma uno al contador
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	1c5a      	adds	r2, r3, #1
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	605a      	str	r2, [r3, #4]
	}

	if (this->counter >= this->limit ){	// Si pasa el límite
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	429a      	cmp	r2, r3
 800380a:	db03      	blt.n	8003814 <_ZN9wdTimeout6addOneEv+0x2e>
		this->flagTimeout	= 1;		// Se considera timeout
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	709a      	strb	r2, [r3, #2]
	}
	else{								// Si no
		this->flagTimeout	= 0;		// No indica timeout
	}
}
 8003812:	e002      	b.n	800381a <_ZN9wdTimeout6addOneEv+0x34>
		this->flagTimeout	= 0;		// No indica timeout
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	709a      	strb	r2, [r3, #2]
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr

08003826 <_ZN9wdTimeout8setInputEv>:

///////////////
// SET INPUT //
///////////////

void wdTimeout::setInput(){
 8003826:	b480      	push	{r7}
 8003828:	b083      	sub	sp, #12
 800382a:	af00      	add	r7, sp, #0
 800382c:	6078      	str	r0, [r7, #4]
	this->flagInput		= this->flagOutput;		// Copia indicador salida de comando )
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	785a      	ldrb	r2, [r3, #1]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	701a      	strb	r2, [r3, #0]
												// Si hay multiples respuestas toma sentido
	this->flagOutput	= 0;					// Reinicia indicador de salida comando
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	705a      	strb	r2, [r3, #1]
	this->counter		= 0;					// Reinicia contador
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	605a      	str	r2, [r3, #4]
}
 8003842:	bf00      	nop
 8003844:	370c      	adds	r7, #12
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr

0800384e <_ZN9wdTimeout7timeOutEv>:

/////////////
// TIMEOUT //
/////////////

bool wdTimeout::timeOut(){
 800384e:	b480      	push	{r7}
 8003850:	b085      	sub	sp, #20
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
	bool flag			= this->flagTimeout;	// Copia indicador timeout
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	789b      	ldrb	r3, [r3, #2]
 800385a:	73fb      	strb	r3, [r7, #15]
	this->flagTimeout	= 0;					// Reinicia indicador timeout
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	709a      	strb	r2, [r3, #2]
	return flag;								// Retorna valor guardado
 8003862:	7bfb      	ldrb	r3, [r7, #15]
}
 8003864:	4618      	mov	r0, r3
 8003866:	3714      	adds	r7, #20
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr

08003870 <_ZN9loraCheck18setResponsePointerEPPhh>:

//////////////////////////
// SET RESPONSE POINTER //
//////////////////////////

void loraCheck::setResponsePointer( uint8_t *pointer[], uint8_t sizeIdealResponses ){
 8003870:	b480      	push	{r7}
 8003872:	b085      	sub	sp, #20
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	4613      	mov	r3, r2
 800387c:	71fb      	strb	r3, [r7, #7]
	this->idealResponses		= &pointer[0];
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	68ba      	ldr	r2, [r7, #8]
 8003882:	609a      	str	r2, [r3, #8]
	this->sizeIdealResponses	= sizeIdealResponses;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	79fa      	ldrb	r2, [r7, #7]
 8003888:	731a      	strb	r2, [r3, #12]
}
 800388a:	bf00      	nop
 800388c:	3714      	adds	r7, #20
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr

08003896 <_ZN9loraCheck17setIdealResponsesEh>:

////////////////////////
// SET IDEAL RESPONSE //
////////////////////////

void loraCheck::setIdealResponses( uint8_t qtty ){
 8003896:	b480      	push	{r7}
 8003898:	b083      	sub	sp, #12
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
 800389e:	460b      	mov	r3, r1
 80038a0:	70fb      	strb	r3, [r7, #3]
	this->qtty				= qtty;				// Copia el largo del arreglo
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	78fa      	ldrb	r2, [r7, #3]
 80038a6:	705a      	strb	r2, [r3, #1]
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <_ZN9loraCheck11newResponseEPhh>:

//////////////////
// NEW RESPONSE //
//////////////////

void loraCheck::newResponse( uint8_t *response, uint8_t sizeResponse ){
 80038b4:	b480      	push	{r7}
 80038b6:	b087      	sub	sp, #28
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	4613      	mov	r3, r2
 80038c0:	71fb      	strb	r3, [r7, #7]
	this->realResponse	= response;			// Copia la respuesta entregada por el modulo
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	68ba      	ldr	r2, [r7, #8]
 80038c6:	611a      	str	r2, [r3, #16]
	this->sizeResponse	= sizeResponse;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	79fa      	ldrb	r2, [r7, #7]
 80038cc:	701a      	strb	r2, [r3, #0]

	uint8_t i;	// Crea variable auxiliar
	uint8_t j;

	for( i = 0; i < this->qtty; i++ ){								// Recorre el arreglo con for
 80038ce:	2300      	movs	r3, #0
 80038d0:	75fb      	strb	r3, [r7, #23]
 80038d2:	e029      	b.n	8003928 <_ZN9loraCheck11newResponseEPhh+0x74>
		for ( j = 0; j < this->sizeResponse; j++ ){
 80038d4:	2300      	movs	r3, #0
 80038d6:	75bb      	strb	r3, [r7, #22]
 80038d8:	e01a      	b.n	8003910 <_ZN9loraCheck11newResponseEPhh+0x5c>
			if ( *(this->idealResponses[i] + j) == this->realResponse[j]){
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	689a      	ldr	r2, [r3, #8]
 80038de:	7dfb      	ldrb	r3, [r7, #23]
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	4413      	add	r3, r2
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	7dbb      	ldrb	r3, [r7, #22]
 80038e8:	4413      	add	r3, r2
 80038ea:	781a      	ldrb	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6919      	ldr	r1, [r3, #16]
 80038f0:	7dbb      	ldrb	r3, [r7, #22]
 80038f2:	440b      	add	r3, r1
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d103      	bne.n	8003902 <_ZN9loraCheck11newResponseEPhh+0x4e>
				this->flagCorrect	= 1;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2201      	movs	r2, #1
 80038fe:	70da      	strb	r2, [r3, #3]
 8003900:	e003      	b.n	800390a <_ZN9loraCheck11newResponseEPhh+0x56>
			}
			else{
				this->flagCorrect	= 0;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	70da      	strb	r2, [r3, #3]
				break;
 8003908:	e007      	b.n	800391a <_ZN9loraCheck11newResponseEPhh+0x66>
		for ( j = 0; j < this->sizeResponse; j++ ){
 800390a:	7dbb      	ldrb	r3, [r7, #22]
 800390c:	3301      	adds	r3, #1
 800390e:	75bb      	strb	r3, [r7, #22]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	7dba      	ldrb	r2, [r7, #22]
 8003916:	429a      	cmp	r2, r3
 8003918:	d3df      	bcc.n	80038da <_ZN9loraCheck11newResponseEPhh+0x26>
			}
		}
		if (this->flagCorrect){
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	78db      	ldrb	r3, [r3, #3]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d108      	bne.n	8003934 <_ZN9loraCheck11newResponseEPhh+0x80>
	for( i = 0; i < this->qtty; i++ ){								// Recorre el arreglo con for
 8003922:	7dfb      	ldrb	r3, [r7, #23]
 8003924:	3301      	adds	r3, #1
 8003926:	75fb      	strb	r3, [r7, #23]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	785b      	ldrb	r3, [r3, #1]
 800392c:	7dfa      	ldrb	r2, [r7, #23]
 800392e:	429a      	cmp	r2, r3
 8003930:	d3d0      	bcc.n	80038d4 <_ZN9loraCheck11newResponseEPhh+0x20>
 8003932:	e000      	b.n	8003936 <_ZN9loraCheck11newResponseEPhh+0x82>
			break;
 8003934:	bf00      	nop
		}
	}

	this->position	= i;											// Copia posicion final
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	7dfa      	ldrb	r2, [r7, #23]
 800393a:	709a      	strb	r2, [r3, #2]
	this->flagCheck	= 1;											// Indica que hay nuevo resultado
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2201      	movs	r2, #1
 8003940:	711a      	strb	r2, [r3, #4]
}
 8003942:	bf00      	nop
 8003944:	371c      	adds	r7, #28
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr

0800394e <_ZN9loraCheck5checkEv>:

////////////////////
// CHECK RESPONSE //
////////////////////

bool loraCheck::check(){
 800394e:	b480      	push	{r7}
 8003950:	b085      	sub	sp, #20
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
	bool flag;							// Crea variable auxiliar
	flag			= this->flagCheck;	// Copia resultado de flag
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	791b      	ldrb	r3, [r3, #4]
 800395a:	73fb      	strb	r3, [r7, #15]
	this->flagCheck	= 0;				// Reinicia el indicador de nuevo resultado
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	711a      	strb	r2, [r3, #4]

	return 	flag;						// Entrega resultado
 8003962:	7bfb      	ldrb	r3, [r7, #15]
}
 8003964:	4618      	mov	r0, r3
 8003966:	3714      	adds	r7, #20
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <_ZN9loraCheck8responseEv>:

//////////////
// RESPONSE //
//////////////

uint8_t loraCheck::response(){
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
	uint8_t	finalResult;				// Crea variable auxiliar
	uint8_t i;

	if (this->flagCorrect){				// Si hubo respuesta correcta
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	78db      	ldrb	r3, [r3, #3]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <_ZN9loraCheck8responseEv+0x18>
		finalResult	= this->position;	// Copia posición
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	789b      	ldrb	r3, [r3, #2]
 8003984:	73fb      	strb	r3, [r7, #15]
 8003986:	e001      	b.n	800398c <_ZN9loraCheck8responseEv+0x1c>
	}
	else{								// Si no
		finalResult	= 99;				// Entrega 99
 8003988:	2363      	movs	r3, #99	@ 0x63
 800398a:	73fb      	strb	r3, [r7, #15]
	}
	finalResult = this->position;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	789b      	ldrb	r3, [r3, #2]
 8003990:	73fb      	strb	r3, [r7, #15]

	if ( this->sizeResponse > 30 ){
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	2b1e      	cmp	r3, #30
 8003998:	d91c      	bls.n	80039d4 <_ZN9loraCheck8responseEv+0x64>
		for (i = 0; i < this->sizeResponse-1; i++){
 800399a:	2300      	movs	r3, #0
 800399c:	73bb      	strb	r3, [r7, #14]
 800399e:	e013      	b.n	80039c8 <_ZN9loraCheck8responseEv+0x58>
			if ( this->realResponse[i] == 'R' && this->realResponse[i+1] == 'N'){
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	691a      	ldr	r2, [r3, #16]
 80039a4:	7bbb      	ldrb	r3, [r7, #14]
 80039a6:	4413      	add	r3, r2
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	2b52      	cmp	r3, #82	@ 0x52
 80039ac:	d109      	bne.n	80039c2 <_ZN9loraCheck8responseEv+0x52>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	691a      	ldr	r2, [r3, #16]
 80039b2:	7bbb      	ldrb	r3, [r7, #14]
 80039b4:	3301      	adds	r3, #1
 80039b6:	4413      	add	r3, r2
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	2b4e      	cmp	r3, #78	@ 0x4e
 80039bc:	d101      	bne.n	80039c2 <_ZN9loraCheck8responseEv+0x52>
				finalResult	= 98;
 80039be:	2362      	movs	r3, #98	@ 0x62
 80039c0:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < this->sizeResponse-1; i++){
 80039c2:	7bbb      	ldrb	r3, [r7, #14]
 80039c4:	3301      	adds	r3, #1
 80039c6:	73bb      	strb	r3, [r7, #14]
 80039c8:	7bba      	ldrb	r2, [r7, #14]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	3b01      	subs	r3, #1
 80039d0:	429a      	cmp	r2, r3
 80039d2:	dbe5      	blt.n	80039a0 <_ZN9loraCheck8responseEv+0x30>
			}
		}
	}

	return finalResult;					// Retorna decisión
 80039d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3714      	adds	r7, #20
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr

080039e2 <_ZN9loraInput12insertBufferEPhh>:

///////////////////
// INSERT BUFFER //
///////////////////

void loraInput::insertBuffer(uint8_t *buffer, uint8_t sizeBuffer){
 80039e2:	b480      	push	{r7}
 80039e4:	b085      	sub	sp, #20
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	60f8      	str	r0, [r7, #12]
 80039ea:	60b9      	str	r1, [r7, #8]
 80039ec:	4613      	mov	r3, r2
 80039ee:	71fb      	strb	r3, [r7, #7]
	this->buffer		= buffer;		// Guarda puntero inicial del buffer
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	68ba      	ldr	r2, [r7, #8]
 80039f4:	605a      	str	r2, [r3, #4]
	this->sizeBuffer	= sizeBuffer;	// Guarda tamaño del buffer
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	79fa      	ldrb	r2, [r7, #7]
 80039fa:	721a      	strb	r2, [r3, #8]
}
 80039fc:	bf00      	nop
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <_ZN9loraInput13insertElementEh>:

////////////////////
// INSERT ELEMENT //
////////////////////

void loraInput::insertElement(uint8_t element){
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	460b      	mov	r3, r1
 8003a12:	70fb      	strb	r3, [r7, #3]
	if (element == '\n'){							// Si llega un salto de linea
 8003a14:	78fb      	ldrb	r3, [r7, #3]
 8003a16:	2b0a      	cmp	r3, #10
 8003a18:	d10c      	bne.n	8003a34 <_ZN9loraInput13insertElementEh+0x2c>
		this->sizeResponse		= this->count;		// Guarda tamaño de la respuesta
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	781a      	ldrb	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
		this->count				= 0;				// Reinicia contador
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	701a      	strb	r2, [r3, #0]
		this->flagNewResponse	= 1;				// Indica que llego mensaje nuevo
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
			this->count	= 0;						// Reinicia buffer
		}
		this->buffer[this->count]	= element;	// Copia elemento en buffer
		this->count++;
	}
}
 8003a32:	e015      	b.n	8003a60 <_ZN9loraInput13insertElementEh+0x58>
		if (this->count >= this->sizeBuffer){		// Si el contador se pasa del buffero
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	781a      	ldrb	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	7a1b      	ldrb	r3, [r3, #8]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d302      	bcc.n	8003a46 <_ZN9loraInput13insertElementEh+0x3e>
			this->count	= 0;						// Reinicia buffer
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	701a      	strb	r2, [r3, #0]
		this->buffer[this->count]	= element;	// Copia elemento en buffer
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	7812      	ldrb	r2, [r2, #0]
 8003a4e:	4413      	add	r3, r2
 8003a50:	78fa      	ldrb	r2, [r7, #3]
 8003a52:	701a      	strb	r2, [r3, #0]
		this->count++;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	781b      	ldrb	r3, [r3, #0]
 8003a58:	3301      	adds	r3, #1
 8003a5a:	b2da      	uxtb	r2, r3
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	701a      	strb	r2, [r3, #0]
}
 8003a60:	bf00      	nop
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr

08003a6c <_ZN9loraInput11newResponseEv>:

//////////////////
// NEW RESPONSE //
//////////////////

bool loraInput::newResponse(){						// Se reinicia cuando es consultado
 8003a6c:	b480      	push	{r7}
 8003a6e:	b085      	sub	sp, #20
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
	bool flag				= this->flagNewResponse;	// Copia flag de nuevo mensaje
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a7a:	73fb      	strb	r3, [r7, #15]
	this->flagNewResponse	= 0;						// Reinicia flag
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	return flag;										// Retorna respuesta guardada
 8003a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3714      	adds	r7, #20
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr

08003a92 <_ZN9loraInput8responseEv>:

//////////////
// RESPONSE //
//////////////

uint8_t* loraInput::response(){	//
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
	return this->buffer;		// Entrega la respuesta final
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	370c      	adds	r7, #12
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr

08003aaa <_ZN9loraInput12responseSizeEv>:

uint8_t loraInput::responseSize(){
 8003aaa:	b480      	push	{r7}
 8003aac:	b083      	sub	sp, #12
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
	return this->sizeResponse;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	370c      	adds	r7, #12
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <_ZN10loraSelect10setCommandEPhhh>:

/////////////////
// SET COMMAND //
/////////////////

void loraSelect::setCommand( uint8_t *command, uint8_t sizeCommand, uint8_t qtty ){
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	4611      	mov	r1, r2
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	71fb      	strb	r3, [r7, #7]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	71bb      	strb	r3, [r7, #6]
	this->command		= command;		//	Copia comando
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	68ba      	ldr	r2, [r7, #8]
 8003ade:	601a      	str	r2, [r3, #0]
	this->commandSize	= sizeCommand;	//	Copia lista de respuestas
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	79fa      	ldrb	r2, [r7, #7]
 8003ae4:	711a      	strb	r2, [r3, #4]
	this->qtty			= qtty;			//	Copia cantidad de respeustas
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	79ba      	ldrb	r2, [r7, #6]
 8003aea:	715a      	strb	r2, [r3, #5]
	this->flagNew		= 1;			//	Indica que hay nuevo comando
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2201      	movs	r2, #1
 8003af0:	71da      	strb	r2, [r3, #7]
}
 8003af2:	bf00      	nop
 8003af4:	3714      	adds	r7, #20
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr

08003afe <_ZN10loraSelect10newCommandEv>:

/////////////////
// NEW COMMAND //
/////////////////

bool loraSelect::newCommand(){
 8003afe:	b480      	push	{r7}
 8003b00:	b085      	sub	sp, #20
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
	bool flag = this->flagNew;								// Crea variable
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	79db      	ldrb	r3, [r3, #7]
 8003b0a:	73fb      	strb	r3, [r7, #15]
	this->flagNew	= 0;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	71da      	strb	r2, [r3, #7]

	return flag;							// Retorna salida
 8003b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3714      	adds	r7, #20
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <_ZN10loraSelect10getCommandEv>:

/////////////////
// GET COMMAND //
/////////////////

uint8_t	*loraSelect::getCommand(){
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
	return this->command;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <_ZN10loraSelect14getCommandSizeEv>:

///////////////////
// GET RESPONSES //
///////////////////

uint8_t loraSelect::getCommandSize(){
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
	return this->commandSize;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	791b      	ldrb	r3, [r3, #4]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <_ZN10loraSelect13qttyResponsesEv>:

////////////////////////
// QUANTITY RESPONSES //
////////////////////////

uint8_t loraSelect::qttyResponses(){
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
	return this->qtty;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	795b      	ldrb	r3, [r3, #5]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <_ZN12loraDecision10setRetriesEh>:

//////////////////
// SET RETRIES  //
//////////////////

void loraDecision::setRetries( uint8_t retries ){
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	460b      	mov	r3, r1
 8003b72:	70fb      	strb	r3, [r7, #3]
	this->retries	= retries;					//
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	78fa      	ldrb	r2, [r7, #3]
 8003b78:	701a      	strb	r2, [r3, #0]
}
 8003b7a:	bf00      	nop
 8003b7c:	370c      	adds	r7, #12
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr

08003b86 <_ZN12loraDecision8responseEh>:
//////////////
// RESPONSE //
//////////////


void loraDecision::response ( uint8_t position ){
 8003b86:	b480      	push	{r7}
 8003b88:	b083      	sub	sp, #12
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	6078      	str	r0, [r7, #4]
 8003b8e:	460b      	mov	r3, r1
 8003b90:	70fb      	strb	r3, [r7, #3]
	this->position	= position;					//	Copia posicion
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	78fa      	ldrb	r2, [r7, #3]
 8003b96:	705a      	strb	r2, [r3, #1]

	if ( position == 0 || position == 12 ){						//	Si no hay error
 8003b98:	78fb      	ldrb	r3, [r7, #3]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d002      	beq.n	8003ba4 <_ZN12loraDecision8responseEh+0x1e>
 8003b9e:	78fb      	ldrb	r3, [r7, #3]
 8003ba0:	2b0c      	cmp	r3, #12
 8003ba2:	d10f      	bne.n	8003bc4 <_ZN12loraDecision8responseEh+0x3e>
		this->flagCorrect	= 1;				//	Indica que la respuesta es correcta
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	70da      	strb	r2, [r3, #3]
		this->flagEnable	= 1;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	719a      	strb	r2, [r3, #6]
		this->flagBurn		= 0;				//	Reinicia flag quemado
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	711a      	strb	r2, [r3, #4]
		this->flagRepeat	= 0;				//	Reinicia flag repetir
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	715a      	strb	r2, [r3, #5]
		this->count			= 0;				//	Reinicia contador
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	709a      	strb	r2, [r3, #2]
		else{									//	Si no pasa  limite
			this->flagBurn		= 0;			//	No esta quemado
			this->flagRepeat	= 1;			//	Solicita repetir
		}
	}
}
 8003bc2:	e054      	b.n	8003c6e <_ZN12loraDecision8responseEh+0xe8>
	else if ( position == 10 ){
 8003bc4:	78fb      	ldrb	r3, [r7, #3]
 8003bc6:	2b0a      	cmp	r3, #10
 8003bc8:	d10f      	bne.n	8003bea <_ZN12loraDecision8responseEh+0x64>
		this->flagCorrect	= 0;				//	Indica que la respuesta es correcta
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	70da      	strb	r2, [r3, #3]
		this->flagEnable	= 1;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	719a      	strb	r2, [r3, #6]
		this->flagBurn		= 1;				//	Reinicia flag quemado
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	711a      	strb	r2, [r3, #4]
		this->flagRepeat	= 0;				//	Reinicia flag repetir
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	715a      	strb	r2, [r3, #5]
		this->count			= 0;				//	Reinicia contador
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	709a      	strb	r2, [r3, #2]
}
 8003be8:	e041      	b.n	8003c6e <_ZN12loraDecision8responseEh+0xe8>
	else if ( position < 98 ){
 8003bea:	78fb      	ldrb	r3, [r7, #3]
 8003bec:	2b61      	cmp	r3, #97	@ 0x61
 8003bee:	d80f      	bhi.n	8003c10 <_ZN12loraDecision8responseEh+0x8a>
		this->flagCorrect	= 1;				//	Indica que la respuesta es correcta
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	70da      	strb	r2, [r3, #3]
		this->flagEnable	= 1;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	719a      	strb	r2, [r3, #6]
		this->flagBurn		= 0;				//	Reinicia flag quemado
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	711a      	strb	r2, [r3, #4]
		this->flagRepeat	= 0;				//	Reinicia flag repetir
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	715a      	strb	r2, [r3, #5]
		this->count			= 0;				//	Reinicia contador
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	709a      	strb	r2, [r3, #2]
}
 8003c0e:	e02e      	b.n	8003c6e <_ZN12loraDecision8responseEh+0xe8>
	else if ( position == 98 ){
 8003c10:	78fb      	ldrb	r3, [r7, #3]
 8003c12:	2b62      	cmp	r3, #98	@ 0x62
 8003c14:	d10f      	bne.n	8003c36 <_ZN12loraDecision8responseEh+0xb0>
		this->flagCorrect	= 0;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	70da      	strb	r2, [r3, #3]
		this->flagBurn		= 0;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	711a      	strb	r2, [r3, #4]
		this->flagRepeat	= 0;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	715a      	strb	r2, [r3, #5]
		this->count			= 0;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	709a      	strb	r2, [r3, #2]
		this->flagEnable	= 1;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2201      	movs	r2, #1
 8003c32:	719a      	strb	r2, [r3, #6]
}
 8003c34:	e01b      	b.n	8003c6e <_ZN12loraDecision8responseEh+0xe8>
		this->flagCorrect	= 0;				//	Reinicia flag correcto
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	70da      	strb	r2, [r3, #3]
		this->count++;							//	Suma uno al contador
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	789b      	ldrb	r3, [r3, #2]
 8003c40:	3301      	adds	r3, #1
 8003c42:	b2da      	uxtb	r2, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	709a      	strb	r2, [r3, #2]
		if ( this->count >= this->retries ){	//	Si pasa limite de reintentos
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	789a      	ldrb	r2, [r3, #2]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d306      	bcc.n	8003c62 <_ZN12loraDecision8responseEh+0xdc>
			this->flagBurn		= 1;			//	Indica que esta quemado
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	711a      	strb	r2, [r3, #4]
			this->flagRepeat	= 0;			//	No hay que repetir
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	715a      	strb	r2, [r3, #5]
}
 8003c60:	e005      	b.n	8003c6e <_ZN12loraDecision8responseEh+0xe8>
			this->flagBurn		= 0;			//	No esta quemado
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	711a      	strb	r2, [r3, #4]
			this->flagRepeat	= 1;			//	Solicita repetir
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	715a      	strb	r2, [r3, #5]
}
 8003c6e:	bf00      	nop
 8003c70:	370c      	adds	r7, #12
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr

08003c7a <_ZN12loraDecision5resetEv>:

///////////
// RESET //
///////////

void loraDecision::reset(){
 8003c7a:	b480      	push	{r7}
 8003c7c:	b083      	sub	sp, #12
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
	this->flagCorrect	= 0;	//	Reinicia indicador de msj correcto
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	70da      	strb	r2, [r3, #3]
	this->flagBurn		= 0;	//	Reinicia indicador de msj quemado
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	711a      	strb	r2, [r3, #4]
	this->flagRepeat	= 0;	//	Reinicia indicador de repetir mensaje
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	715a      	strb	r2, [r3, #5]
	this->count			= 0;	//	Reinicia contador
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	709a      	strb	r2, [r3, #2]
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr

08003ca6 <_ZN12loraDecision7disableEv>:

void loraDecision::disable(){
 8003ca6:	b480      	push	{r7}
 8003ca8:	b083      	sub	sp, #12
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
	this->flagEnable	= 0;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	719a      	strb	r2, [r3, #6]
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <_ZN12loraDecision6enableEv>:

bool loraDecision::enable(){
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
	return this->flagEnable;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	799b      	ldrb	r3, [r3, #6]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <_ZN12loraDecision7correctEv>:

/////////////
// CORRECT //
/////////////

bool loraDecision::correct(){
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
	return this->flagCorrect;	//
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	78db      	ldrb	r3, [r3, #3]
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <_ZN12loraDecision4burnEv>:

//////////
// BURN //
//////////

bool loraDecision::burn(){
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
	return this->flagBurn;		//
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	791b      	ldrb	r3, [r3, #4]
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <_ZN12fifoCommandsC1Ev>:
////////////////////////
// FIFO COMMAND CLASS //
////////////////////////


class fifoCommands{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f103 022f 	add.w	r2, r3, #47	@ 0x2f
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	605a      	str	r2, [r3, #4]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f103 0239 	add.w	r2, r3, #57	@ 0x39
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	609a      	str	r2, [r3, #8]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f103 0243 	add.w	r2, r3, #67	@ 0x43
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	60da      	str	r2, [r3, #12]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f103 024d 	add.w	r2, r3, #77	@ 0x4d
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	611a      	str	r2, [r3, #16]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f103 0257 	add.w	r2, r3, #87	@ 0x57
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	615a      	str	r2, [r3, #20]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f103 0261 	add.w	r2, r3, #97	@ 0x61
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	619a      	str	r2, [r3, #24]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f103 026b 	add.w	r2, r3, #107	@ 0x6b
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	61da      	str	r2, [r3, #28]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f103 0275 	add.w	r2, r3, #117	@ 0x75
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	621a      	str	r2, [r3, #32]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f103 027f 	add.w	r2, r3, #127	@ 0x7f
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f103 0289 	add.w	r2, r3, #137	@ 0x89
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4618      	mov	r0, r3
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr
	...

08003d84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003d88:	f001 fb25 	bl	80053d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003d8c:	f000 f8e8 	bl	8003f60 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d90:	f000 fb62 	bl	8004458 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8003d94:	f000 fb06 	bl	80043a4 <_ZL11MX_DMA_Initv>
  MX_UART4_Init();
 8003d98:	f000 fa9c 	bl	80042d4 <_ZL13MX_UART4_Initv>
  MX_UART5_Init();
 8003d9c:	f000 face 	bl	800433c <_ZL13MX_UART5_Initv>
  MX_I2C1_Init();
 8003da0:	f000 fa0a 	bl	80041b8 <_ZL12MX_I2C1_Initv>
  MX_TIM6_Init();
 8003da4:	f000 fa56 	bl	8004254 <_ZL12MX_TIM6_Initv>
  MX_ADC1_Init();
 8003da8:	f000 f956 	bl	8004058 <_ZL12MX_ADC1_Initv>
  MX_IWDG_Init();
 8003dac:	f000 f930 	bl	8004010 <_ZL12MX_IWDG_Initv>

  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT	(&htim6);
 8003db0:	484b      	ldr	r0, [pc, #300]	@ (8003ee0 <main+0x15c>)
 8003db2:	f007 fe5f 	bl	800ba74 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_DMA	(&huart4,	rxLora, sizeof(rxLora));
 8003db6:	2201      	movs	r2, #1
 8003db8:	494a      	ldr	r1, [pc, #296]	@ (8003ee4 <main+0x160>)
 8003dba:	484b      	ldr	r0, [pc, #300]	@ (8003ee8 <main+0x164>)
 8003dbc:	f008 fa3c 	bl	800c238 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA	(&huart5,	rxGps, sizeof(rxGps));
 8003dc0:	2202      	movs	r2, #2
 8003dc2:	494a      	ldr	r1, [pc, #296]	@ (8003eec <main+0x168>)
 8003dc4:	484a      	ldr	r0, [pc, #296]	@ (8003ef0 <main+0x16c>)
 8003dc6:	f008 fa37 	bl	800c238 <HAL_UART_Receive_DMA>
  HAL_ADC_Start_DMA		(&hadc1, analog, 3);
 8003dca:	2203      	movs	r2, #3
 8003dcc:	4949      	ldr	r1, [pc, #292]	@ (8003ef4 <main+0x170>)
 8003dce:	484a      	ldr	r0, [pc, #296]	@ (8003ef8 <main+0x174>)
 8003dd0:	f001 fef4 	bl	8005bbc <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setupLoraApp();
 8003dd4:	f7ff fb86 	bl	80034e4 <_Z12setupLoraAppv>



  chSetRN2903.addCommand( &macSetCh8 );
 8003dd8:	4948      	ldr	r1, [pc, #288]	@ (8003efc <main+0x178>)
 8003dda:	4849      	ldr	r0, [pc, #292]	@ (8003f00 <main+0x17c>)
 8003ddc:	f7ff fc80 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>
  chSetRN2903.addCommand( &macSetCh9 );
 8003de0:	4948      	ldr	r1, [pc, #288]	@ (8003f04 <main+0x180>)
 8003de2:	4847      	ldr	r0, [pc, #284]	@ (8003f00 <main+0x17c>)
 8003de4:	f7ff fc7c 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>
  chSetRN2903.addCommand( &macSetCh10 );
 8003de8:	4947      	ldr	r1, [pc, #284]	@ (8003f08 <main+0x184>)
 8003dea:	4845      	ldr	r0, [pc, #276]	@ (8003f00 <main+0x17c>)
 8003dec:	f7ff fc78 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>

  setupRN2903.addCommand( &radioSetMod	);
 8003df0:	4946      	ldr	r1, [pc, #280]	@ (8003f0c <main+0x188>)
 8003df2:	4847      	ldr	r0, [pc, #284]	@ (8003f10 <main+0x18c>)
 8003df4:	f7ff fc74 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &radioSetSf 	);
 8003df8:	4946      	ldr	r1, [pc, #280]	@ (8003f14 <main+0x190>)
 8003dfa:	4845      	ldr	r0, [pc, #276]	@ (8003f10 <main+0x18c>)
 8003dfc:	f7ff fc70 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &radioSetBw 	);
 8003e00:	4945      	ldr	r1, [pc, #276]	@ (8003f18 <main+0x194>)
 8003e02:	4843      	ldr	r0, [pc, #268]	@ (8003f10 <main+0x18c>)
 8003e04:	f7ff fc6c 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &radioSetPwr 	);
 8003e08:	4944      	ldr	r1, [pc, #272]	@ (8003f1c <main+0x198>)
 8003e0a:	4841      	ldr	r0, [pc, #260]	@ (8003f10 <main+0x18c>)
 8003e0c:	f7ff fc68 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>

  setupRN2903.addCommand( &macSetDeveui );
 8003e10:	4943      	ldr	r1, [pc, #268]	@ (8003f20 <main+0x19c>)
 8003e12:	483f      	ldr	r0, [pc, #252]	@ (8003f10 <main+0x18c>)
 8003e14:	f7ff fc64 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetDevAddr );
 8003e18:	4942      	ldr	r1, [pc, #264]	@ (8003f24 <main+0x1a0>)
 8003e1a:	483d      	ldr	r0, [pc, #244]	@ (8003f10 <main+0x18c>)
 8003e1c:	f7ff fc60 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetNwkskey );
 8003e20:	4941      	ldr	r1, [pc, #260]	@ (8003f28 <main+0x1a4>)
 8003e22:	483b      	ldr	r0, [pc, #236]	@ (8003f10 <main+0x18c>)
 8003e24:	f7ff fc5c 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetAppskey );
 8003e28:	4940      	ldr	r1, [pc, #256]	@ (8003f2c <main+0x1a8>)
 8003e2a:	4839      	ldr	r0, [pc, #228]	@ (8003f10 <main+0x18c>)
 8003e2c:	f7ff fc58 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macJoinAbp );
 8003e30:	493f      	ldr	r1, [pc, #252]	@ (8003f30 <main+0x1ac>)
 8003e32:	4837      	ldr	r0, [pc, #220]	@ (8003f10 <main+0x18c>)
 8003e34:	f7ff fc54 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetSync );
 8003e38:	493e      	ldr	r1, [pc, #248]	@ (8003f34 <main+0x1b0>)
 8003e3a:	4835      	ldr	r0, [pc, #212]	@ (8003f10 <main+0x18c>)
 8003e3c:	f7ff fc50 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSave );
 8003e40:	493d      	ldr	r1, [pc, #244]	@ (8003f38 <main+0x1b4>)
 8003e42:	4833      	ldr	r0, [pc, #204]	@ (8003f10 <main+0x18c>)
 8003e44:	f7ff fc4c 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>

  loopRN2903.addCommand( &macTxData );
 8003e48:	493c      	ldr	r1, [pc, #240]	@ (8003f3c <main+0x1b8>)
 8003e4a:	483d      	ldr	r0, [pc, #244]	@ (8003f40 <main+0x1bc>)
 8003e4c:	f7ff fc48 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>
  loopRN2903.addCommand( &macTxData );
 8003e50:	493a      	ldr	r1, [pc, #232]	@ (8003f3c <main+0x1b8>)
 8003e52:	483b      	ldr	r0, [pc, #236]	@ (8003f40 <main+0x1bc>)
 8003e54:	f7ff fc44 	bl	80036e0 <_ZN10loraRutine10addCommandEP13rn2903Command>

  loraCheck.setResponsePointer( rxCommand, 13);
 8003e58:	220d      	movs	r2, #13
 8003e5a:	493a      	ldr	r1, [pc, #232]	@ (8003f44 <main+0x1c0>)
 8003e5c:	483a      	ldr	r0, [pc, #232]	@ (8003f48 <main+0x1c4>)
 8003e5e:	f7ff fd07 	bl	8003870 <_ZN9loraCheck18setResponsePointerEPPhh>
  loraDecision.setRetries(3);
 8003e62:	2103      	movs	r1, #3
 8003e64:	4839      	ldr	r0, [pc, #228]	@ (8003f4c <main+0x1c8>)
 8003e66:	f7ff fe7f 	bl	8003b68 <_ZN12loraDecision10setRetriesEh>

  loraInput.insertBuffer( bufferLoraIn, sizeof(bufferLoraIn));
 8003e6a:	2232      	movs	r2, #50	@ 0x32
 8003e6c:	4938      	ldr	r1, [pc, #224]	@ (8003f50 <main+0x1cc>)
 8003e6e:	4839      	ldr	r0, [pc, #228]	@ (8003f54 <main+0x1d0>)
 8003e70:	f7ff fdb7 	bl	80039e2 <_ZN9loraInput12insertBufferEPhh>
  //displayLink.inputDisplay(8888, 3);
  //
  HAL_IWDG_Init(&hiwdg);
 8003e74:	4838      	ldr	r0, [pc, #224]	@ (8003f58 <main+0x1d4>)
 8003e76:	f006 f966 	bl	800a146 <HAL_IWDG_Init>
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	2110      	movs	r1, #16
 8003e7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e82:	f003 feb3 	bl	8007bec <HAL_GPIO_WritePin>

	  hwInput();
 8003e86:	f7fd fee4 	bl	8001c52 <_Z7hwInputv>
	  linkInput();
 8003e8a:	f7fe fdbb 	bl	8002a04 <_Z9linkInputv>
	  tcpInput();
 8003e8e:	f001 f8a3 	bl	8004fd8 <_Z8tcpInputv>
	  app();
 8003e92:	f7fc fbb7 	bl	8000604 <_Z3appv>
	  tcpOutput();
 8003e96:	f001 f9db 	bl	8005250 <_Z9tcpOutputv>
	  linkOutput();
 8003e9a:	f7ff fae3 	bl	8003464 <_Z10linkOutputv>
	  hwOutput();
 8003e9e:	f7fe fb83 	bl	80025a8 <_Z8hwOutputv>

	  /* USER CODE END WHILE */

	  /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	2110      	movs	r1, #16
 8003ea6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003eaa:	f003 fe9f 	bl	8007bec <HAL_GPIO_WritePin>

	  HAL_SuspendTick();
 8003eae:	f001 fb07 	bl	80054c0 <HAL_SuspendTick>
	  HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8003eb2:	2101      	movs	r1, #1
 8003eb4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003eb8:	f006 f99c 	bl	800a1f4 <HAL_PWR_EnterSLEEPMode>

	  while (!flagSuperloop){	// SI NO SE HA CUMPLIDO L TIMER
 8003ebc:	bf00      	nop
 8003ebe:	4b27      	ldr	r3, [pc, #156]	@ (8003f5c <main+0x1d8>)
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	f083 0301 	eor.w	r3, r3, #1
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d1f8      	bne.n	8003ebe <main+0x13a>
	  }							// ESPERA ETERNAMENTE
	  flagSuperloop	= 0;		// REINICIA FLAG
 8003ecc:	4b23      	ldr	r3, [pc, #140]	@ (8003f5c <main+0x1d8>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	701a      	strb	r2, [r3, #0]

	  HAL_ResumeTick();
 8003ed2:	f001 fb05 	bl	80054e0 <HAL_ResumeTick>
	  HAL_IWDG_Refresh(&hiwdg);
 8003ed6:	4820      	ldr	r0, [pc, #128]	@ (8003f58 <main+0x1d4>)
 8003ed8:	f006 f97b 	bl	800a1d2 <HAL_IWDG_Refresh>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8003edc:	e7cd      	b.n	8003e7a <main+0xf6>
 8003ede:	bf00      	nop
 8003ee0:	200009e0 	.word	0x200009e0
 8003ee4:	20000ae8 	.word	0x20000ae8
 8003ee8:	200007b0 	.word	0x200007b0
 8003eec:	20000ad8 	.word	0x20000ad8
 8003ef0:	20000838 	.word	0x20000838
 8003ef4:	20001134 	.word	0x20001134
 8003ef8:	2000061c 	.word	0x2000061c
 8003efc:	200005f8 	.word	0x200005f8
 8003f00:	20000d24 	.word	0x20000d24
 8003f04:	20000604 	.word	0x20000604
 8003f08:	20000610 	.word	0x20000610
 8003f0c:	20000544 	.word	0x20000544
 8003f10:	20000b90 	.word	0x20000b90
 8003f14:	20000550 	.word	0x20000550
 8003f18:	2000055c 	.word	0x2000055c
 8003f1c:	20000568 	.word	0x20000568
 8003f20:	20000574 	.word	0x20000574
 8003f24:	20000580 	.word	0x20000580
 8003f28:	2000058c 	.word	0x2000058c
 8003f2c:	20000598 	.word	0x20000598
 8003f30:	200005b0 	.word	0x200005b0
 8003f34:	200005bc 	.word	0x200005bc
 8003f38:	200005c8 	.word	0x200005c8
 8003f3c:	200005d4 	.word	0x200005d4
 8003f40:	20000eb8 	.word	0x20000eb8
 8003f44:	20000170 	.word	0x20000170
 8003f48:	20000b6c 	.word	0x20000b6c
 8003f4c:	20000b80 	.word	0x20000b80
 8003f50:	2000104c 	.word	0x2000104c
 8003f54:	20000b2c 	.word	0x20000b2c
 8003f58:	20000a2c 	.word	0x20000a2c
 8003f5c:	20001130 	.word	0x20001130

08003f60 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b096      	sub	sp, #88	@ 0x58
 8003f64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f66:	f107 0314 	add.w	r3, r7, #20
 8003f6a:	2244      	movs	r2, #68	@ 0x44
 8003f6c:	2100      	movs	r1, #0
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f009 fbf9 	bl	800d766 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f74:	463b      	mov	r3, r7
 8003f76:	2200      	movs	r2, #0
 8003f78:	601a      	str	r2, [r3, #0]
 8003f7a:	605a      	str	r2, [r3, #4]
 8003f7c:	609a      	str	r2, [r3, #8]
 8003f7e:	60da      	str	r2, [r3, #12]
 8003f80:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003f82:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003f86:	f006 f977 	bl	800a278 <HAL_PWREx_ControlVoltageScaling>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	bf14      	ite	ne
 8003f90:	2301      	movne	r3, #1
 8003f92:	2300      	moveq	r3, #0
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d001      	beq.n	8003f9e <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8003f9a:	f000 fb8d 	bl	80046b8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003fa2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003fa6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003fa8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003fac:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003fae:	2340      	movs	r3, #64	@ 0x40
 8003fb0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003fb6:	f107 0314 	add.w	r3, r7, #20
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f006 f9fa 	bl	800a3b4 <HAL_RCC_OscConfig>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	bf14      	ite	ne
 8003fc6:	2301      	movne	r3, #1
 8003fc8:	2300      	moveq	r3, #0
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d001      	beq.n	8003fd4 <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
 8003fd0:	f000 fb72 	bl	80046b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003fd4:	230f      	movs	r3, #15
 8003fd6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8003fd8:	2302      	movs	r3, #2
 8003fda:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003fe8:	463b      	mov	r3, r7
 8003fea:	2100      	movs	r1, #0
 8003fec:	4618      	mov	r0, r3
 8003fee:	f006 fdfb 	bl	800abe8 <HAL_RCC_ClockConfig>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	bf14      	ite	ne
 8003ff8:	2301      	movne	r3, #1
 8003ffa:	2300      	moveq	r3, #0
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 8004002:	f000 fb59 	bl	80046b8 <Error_Handler>
  }
}
 8004006:	bf00      	nop
 8004008:	3758      	adds	r7, #88	@ 0x58
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
	...

08004010 <_ZL12MX_IWDG_Initv>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
void MX_IWDG_Init(void)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IWDG_Init 0 */

  /* USER CODE END IWDG_Init 0 */

  /* Initialize the IWDG peripheral */
  hiwdg.Instance = IWDG;
 8004014:	4b0e      	ldr	r3, [pc, #56]	@ (8004050 <_ZL12MX_IWDG_Initv+0x40>)
 8004016:	4a0f      	ldr	r2, [pc, #60]	@ (8004054 <_ZL12MX_IWDG_Initv+0x44>)
 8004018:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 800401a:	4b0d      	ldr	r3, [pc, #52]	@ (8004050 <_ZL12MX_IWDG_Initv+0x40>)
 800401c:	2200      	movs	r2, #0
 800401e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 399;
 8004020:	4b0b      	ldr	r3, [pc, #44]	@ (8004050 <_ZL12MX_IWDG_Initv+0x40>)
 8004022:	f240 128f 	movw	r2, #399	@ 0x18f
 8004026:	609a      	str	r2, [r3, #8]
  hiwdg.Init.Window	= 390;
 8004028:	4b09      	ldr	r3, [pc, #36]	@ (8004050 <_ZL12MX_IWDG_Initv+0x40>)
 800402a:	f44f 72c3 	mov.w	r2, #390	@ 0x186
 800402e:	60da      	str	r2, [r3, #12]

  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004030:	4807      	ldr	r0, [pc, #28]	@ (8004050 <_ZL12MX_IWDG_Initv+0x40>)
 8004032:	f006 f888 	bl	800a146 <HAL_IWDG_Init>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	bf14      	ite	ne
 800403c:	2301      	movne	r3, #1
 800403e:	2300      	moveq	r3, #0
 8004040:	b2db      	uxtb	r3, r3
 8004042:	2b00      	cmp	r3, #0
 8004044:	d001      	beq.n	800404a <_ZL12MX_IWDG_Initv+0x3a>
  {
    Error_Handler();
 8004046:	f000 fb37 	bl	80046b8 <Error_Handler>
  }

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
}
 800404a:	bf00      	nop
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	20000a2c 	.word	0x20000a2c
 8004054:	40003000 	.word	0x40003000

08004058 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b08a      	sub	sp, #40	@ 0x28
 800405c:	af00      	add	r7, sp, #0
	  /* USER CODE BEGIN ADC1_Init 0 */

	  /* USER CODE END ADC1_Init 0 */

	  ADC_MultiModeTypeDef multimode = {0};
 800405e:	f107 031c 	add.w	r3, r7, #28
 8004062:	2200      	movs	r2, #0
 8004064:	601a      	str	r2, [r3, #0]
 8004066:	605a      	str	r2, [r3, #4]
 8004068:	609a      	str	r2, [r3, #8]
	  ADC_ChannelConfTypeDef sConfig = {0};
 800406a:	1d3b      	adds	r3, r7, #4
 800406c:	2200      	movs	r2, #0
 800406e:	601a      	str	r2, [r3, #0]
 8004070:	605a      	str	r2, [r3, #4]
 8004072:	609a      	str	r2, [r3, #8]
 8004074:	60da      	str	r2, [r3, #12]
 8004076:	611a      	str	r2, [r3, #16]
 8004078:	615a      	str	r2, [r3, #20]

	  /* USER CODE END ADC1_Init 1 */

	  /** Common config
	  */
	  hadc1.Instance = ADC1;
 800407a:	4b4a      	ldr	r3, [pc, #296]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 800407c:	4a4a      	ldr	r2, [pc, #296]	@ (80041a8 <_ZL12MX_ADC1_Initv+0x150>)
 800407e:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8004080:	4b48      	ldr	r3, [pc, #288]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 8004082:	2200      	movs	r2, #0
 8004084:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004086:	4b47      	ldr	r3, [pc, #284]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 8004088:	2200      	movs	r2, #0
 800408a:	609a      	str	r2, [r3, #8]
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800408c:	4b45      	ldr	r3, [pc, #276]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 800408e:	2200      	movs	r2, #0
 8004090:	60da      	str	r2, [r3, #12]
	  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004092:	4b44      	ldr	r3, [pc, #272]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 8004094:	2201      	movs	r2, #1
 8004096:	611a      	str	r2, [r3, #16]
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004098:	4b42      	ldr	r3, [pc, #264]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 800409a:	2204      	movs	r2, #4
 800409c:	615a      	str	r2, [r3, #20]
	  hadc1.Init.LowPowerAutoWait = DISABLE;
 800409e:	4b41      	ldr	r3, [pc, #260]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 80040a4:	4b3f      	ldr	r3, [pc, #252]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 80040a6:	2201      	movs	r2, #1
 80040a8:	765a      	strb	r2, [r3, #25]
	  hadc1.Init.NbrOfConversion = 3;
 80040aa:	4b3e      	ldr	r3, [pc, #248]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 80040ac:	2203      	movs	r2, #3
 80040ae:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80040b0:	4b3c      	ldr	r3, [pc, #240]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80040b8:	4b3a      	ldr	r3, [pc, #232]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 80040ba:	2200      	movs	r2, #0
 80040bc:	629a      	str	r2, [r3, #40]	@ 0x28
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80040be:	4b39      	ldr	r3, [pc, #228]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	62da      	str	r2, [r3, #44]	@ 0x2c
	  hadc1.Init.DMAContinuousRequests = DISABLE;
 80040c4:	4b37      	ldr	r3, [pc, #220]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80040cc:	4b35      	ldr	r3, [pc, #212]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	635a      	str	r2, [r3, #52]	@ 0x34
	  hadc1.Init.OversamplingMode = DISABLE;
 80040d2:	4b34      	ldr	r3, [pc, #208]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80040da:	4832      	ldr	r0, [pc, #200]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 80040dc:	f001 fc1a 	bl	8005914 <HAL_ADC_Init>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	bf14      	ite	ne
 80040e6:	2301      	movne	r3, #1
 80040e8:	2300      	moveq	r3, #0
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d001      	beq.n	80040f4 <_ZL12MX_ADC1_Initv+0x9c>
	  {
	    Error_Handler();
 80040f0:	f000 fae2 	bl	80046b8 <Error_Handler>
	  }

	  /** Configure the ADC multi-mode
	  */
	  multimode.Mode = ADC_MODE_INDEPENDENT;
 80040f4:	2300      	movs	r3, #0
 80040f6:	61fb      	str	r3, [r7, #28]
	  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80040f8:	f107 031c 	add.w	r3, r7, #28
 80040fc:	4619      	mov	r1, r3
 80040fe:	4829      	ldr	r0, [pc, #164]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 8004100:	f002 fdce 	bl	8006ca0 <HAL_ADCEx_MultiModeConfigChannel>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	bf14      	ite	ne
 800410a:	2301      	movne	r3, #1
 800410c:	2300      	moveq	r3, #0
 800410e:	b2db      	uxtb	r3, r3
 8004110:	2b00      	cmp	r3, #0
 8004112:	d001      	beq.n	8004118 <_ZL12MX_ADC1_Initv+0xc0>
	  {
	    Error_Handler();
 8004114:	f000 fad0 	bl	80046b8 <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 8004118:	4b24      	ldr	r3, [pc, #144]	@ (80041ac <_ZL12MX_ADC1_Initv+0x154>)
 800411a:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 800411c:	2306      	movs	r3, #6
 800411e:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8004120:	2303      	movs	r3, #3
 8004122:	60fb      	str	r3, [r7, #12]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004124:	237f      	movs	r3, #127	@ 0x7f
 8004126:	613b      	str	r3, [r7, #16]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004128:	2304      	movs	r3, #4
 800412a:	617b      	str	r3, [r7, #20]
	  sConfig.Offset = 0;
 800412c:	2300      	movs	r3, #0
 800412e:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004130:	1d3b      	adds	r3, r7, #4
 8004132:	4619      	mov	r1, r3
 8004134:	481b      	ldr	r0, [pc, #108]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 8004136:	f002 f835 	bl	80061a4 <HAL_ADC_ConfigChannel>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	bf14      	ite	ne
 8004140:	2301      	movne	r3, #1
 8004142:	2300      	moveq	r3, #0
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d001      	beq.n	800414e <_ZL12MX_ADC1_Initv+0xf6>
	  {
	    Error_Handler();
 800414a:	f000 fab5 	bl	80046b8 <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_2;
 800414e:	4b18      	ldr	r3, [pc, #96]	@ (80041b0 <_ZL12MX_ADC1_Initv+0x158>)
 8004150:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004152:	230c      	movs	r3, #12
 8004154:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004156:	1d3b      	adds	r3, r7, #4
 8004158:	4619      	mov	r1, r3
 800415a:	4812      	ldr	r0, [pc, #72]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 800415c:	f002 f822 	bl	80061a4 <HAL_ADC_ConfigChannel>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	bf14      	ite	ne
 8004166:	2301      	movne	r3, #1
 8004168:	2300      	moveq	r3, #0
 800416a:	b2db      	uxtb	r3, r3
 800416c:	2b00      	cmp	r3, #0
 800416e:	d001      	beq.n	8004174 <_ZL12MX_ADC1_Initv+0x11c>
	  {
	    Error_Handler();
 8004170:	f000 faa2 	bl	80046b8 <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_3;
 8004174:	4b0f      	ldr	r3, [pc, #60]	@ (80041b4 <_ZL12MX_ADC1_Initv+0x15c>)
 8004176:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_3;
 8004178:	2312      	movs	r3, #18
 800417a:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800417c:	1d3b      	adds	r3, r7, #4
 800417e:	4619      	mov	r1, r3
 8004180:	4808      	ldr	r0, [pc, #32]	@ (80041a4 <_ZL12MX_ADC1_Initv+0x14c>)
 8004182:	f002 f80f 	bl	80061a4 <HAL_ADC_ConfigChannel>
 8004186:	4603      	mov	r3, r0
 8004188:	2b00      	cmp	r3, #0
 800418a:	bf14      	ite	ne
 800418c:	2301      	movne	r3, #1
 800418e:	2300      	moveq	r3, #0
 8004190:	b2db      	uxtb	r3, r3
 8004192:	2b00      	cmp	r3, #0
 8004194:	d001      	beq.n	800419a <_ZL12MX_ADC1_Initv+0x142>
	  {
	    Error_Handler();
 8004196:	f000 fa8f 	bl	80046b8 <Error_Handler>
	  }
	  /* USER CODE BEGIN ADC1_Init 2 */

	  /* USER CODE END ADC1_Init 2 */
}
 800419a:	bf00      	nop
 800419c:	3728      	adds	r7, #40	@ 0x28
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	2000061c 	.word	0x2000061c
 80041a8:	50040000 	.word	0x50040000
 80041ac:	04300002 	.word	0x04300002
 80041b0:	08600004 	.word	0x08600004
 80041b4:	0c900008 	.word	0x0c900008

080041b8 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80041bc:	4b22      	ldr	r3, [pc, #136]	@ (8004248 <_ZL12MX_I2C1_Initv+0x90>)
 80041be:	4a23      	ldr	r2, [pc, #140]	@ (800424c <_ZL12MX_I2C1_Initv+0x94>)
 80041c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80041c2:	4b21      	ldr	r3, [pc, #132]	@ (8004248 <_ZL12MX_I2C1_Initv+0x90>)
 80041c4:	4a22      	ldr	r2, [pc, #136]	@ (8004250 <_ZL12MX_I2C1_Initv+0x98>)
 80041c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80041c8:	4b1f      	ldr	r3, [pc, #124]	@ (8004248 <_ZL12MX_I2C1_Initv+0x90>)
 80041ca:	2200      	movs	r2, #0
 80041cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80041ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004248 <_ZL12MX_I2C1_Initv+0x90>)
 80041d0:	2201      	movs	r2, #1
 80041d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80041d4:	4b1c      	ldr	r3, [pc, #112]	@ (8004248 <_ZL12MX_I2C1_Initv+0x90>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80041da:	4b1b      	ldr	r3, [pc, #108]	@ (8004248 <_ZL12MX_I2C1_Initv+0x90>)
 80041dc:	2200      	movs	r2, #0
 80041de:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80041e0:	4b19      	ldr	r3, [pc, #100]	@ (8004248 <_ZL12MX_I2C1_Initv+0x90>)
 80041e2:	2200      	movs	r2, #0
 80041e4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80041e6:	4b18      	ldr	r3, [pc, #96]	@ (8004248 <_ZL12MX_I2C1_Initv+0x90>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80041ec:	4b16      	ldr	r3, [pc, #88]	@ (8004248 <_ZL12MX_I2C1_Initv+0x90>)
 80041ee:	2200      	movs	r2, #0
 80041f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80041f2:	4815      	ldr	r0, [pc, #84]	@ (8004248 <_ZL12MX_I2C1_Initv+0x90>)
 80041f4:	f003 fd12 	bl	8007c1c <HAL_I2C_Init>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	bf14      	ite	ne
 80041fe:	2301      	movne	r3, #1
 8004200:	2300      	moveq	r3, #0
 8004202:	b2db      	uxtb	r3, r3
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <_ZL12MX_I2C1_Initv+0x54>
  {
    Error_Handler();
 8004208:	f000 fa56 	bl	80046b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800420c:	2100      	movs	r1, #0
 800420e:	480e      	ldr	r0, [pc, #56]	@ (8004248 <_ZL12MX_I2C1_Initv+0x90>)
 8004210:	f005 ff02 	bl	800a018 <HAL_I2CEx_ConfigAnalogFilter>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	bf14      	ite	ne
 800421a:	2301      	movne	r3, #1
 800421c:	2300      	moveq	r3, #0
 800421e:	b2db      	uxtb	r3, r3
 8004220:	2b00      	cmp	r3, #0
 8004222:	d001      	beq.n	8004228 <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 8004224:	f000 fa48 	bl	80046b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004228:	2100      	movs	r1, #0
 800422a:	4807      	ldr	r0, [pc, #28]	@ (8004248 <_ZL12MX_I2C1_Initv+0x90>)
 800422c:	f005 ff3f 	bl	800a0ae <HAL_I2CEx_ConfigDigitalFilter>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	bf14      	ite	ne
 8004236:	2301      	movne	r3, #1
 8004238:	2300      	moveq	r3, #0
 800423a:	b2db      	uxtb	r3, r3
 800423c:	2b00      	cmp	r3, #0
 800423e:	d001      	beq.n	8004244 <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 8004240:	f000 fa3a 	bl	80046b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004244:	bf00      	nop
 8004246:	bd80      	pop	{r7, pc}
 8004248:	200006cc 	.word	0x200006cc
 800424c:	40005400 	.word	0x40005400
 8004250:	2000090e 	.word	0x2000090e

08004254 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800425a:	1d3b      	adds	r3, r7, #4
 800425c:	2200      	movs	r2, #0
 800425e:	601a      	str	r2, [r3, #0]
 8004260:	605a      	str	r2, [r3, #4]
 8004262:	609a      	str	r2, [r3, #8]

	  /* USER CODE BEGIN TIM6_Init 1 */

	  /* USER CODE END TIM6_Init 1 */
	  htim6.Instance = TIM6;
 8004264:	4b19      	ldr	r3, [pc, #100]	@ (80042cc <_ZL12MX_TIM6_Initv+0x78>)
 8004266:	4a1a      	ldr	r2, [pc, #104]	@ (80042d0 <_ZL12MX_TIM6_Initv+0x7c>)
 8004268:	601a      	str	r2, [r3, #0]
	  htim6.Init.Prescaler = 1;
 800426a:	4b18      	ldr	r3, [pc, #96]	@ (80042cc <_ZL12MX_TIM6_Initv+0x78>)
 800426c:	2201      	movs	r2, #1
 800426e:	605a      	str	r2, [r3, #4]
	  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004270:	4b16      	ldr	r3, [pc, #88]	@ (80042cc <_ZL12MX_TIM6_Initv+0x78>)
 8004272:	2200      	movs	r2, #0
 8004274:	609a      	str	r2, [r3, #8]
	  htim6.Init.Period = 7999;
 8004276:	4b15      	ldr	r3, [pc, #84]	@ (80042cc <_ZL12MX_TIM6_Initv+0x78>)
 8004278:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800427c:	60da      	str	r2, [r3, #12]
	  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800427e:	4b13      	ldr	r3, [pc, #76]	@ (80042cc <_ZL12MX_TIM6_Initv+0x78>)
 8004280:	2200      	movs	r2, #0
 8004282:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004284:	4811      	ldr	r0, [pc, #68]	@ (80042cc <_ZL12MX_TIM6_Initv+0x78>)
 8004286:	f007 fb9d 	bl	800b9c4 <HAL_TIM_Base_Init>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	bf14      	ite	ne
 8004290:	2301      	movne	r3, #1
 8004292:	2300      	moveq	r3, #0
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b00      	cmp	r3, #0
 8004298:	d001      	beq.n	800429e <_ZL12MX_TIM6_Initv+0x4a>
	  {
	    Error_Handler();
 800429a:	f000 fa0d 	bl	80046b8 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800429e:	2300      	movs	r3, #0
 80042a0:	607b      	str	r3, [r7, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042a2:	2300      	movs	r3, #0
 80042a4:	60fb      	str	r3, [r7, #12]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80042a6:	1d3b      	adds	r3, r7, #4
 80042a8:	4619      	mov	r1, r3
 80042aa:	4808      	ldr	r0, [pc, #32]	@ (80042cc <_ZL12MX_TIM6_Initv+0x78>)
 80042ac:	f007 fe16 	bl	800bedc <HAL_TIMEx_MasterConfigSynchronization>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	bf14      	ite	ne
 80042b6:	2301      	movne	r3, #1
 80042b8:	2300      	moveq	r3, #0
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d001      	beq.n	80042c4 <_ZL12MX_TIM6_Initv+0x70>
	  {
	    Error_Handler();
 80042c0:	f000 f9fa 	bl	80046b8 <Error_Handler>
	  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80042c4:	bf00      	nop
 80042c6:	3710      	adds	r7, #16
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	200009e0 	.word	0x200009e0
 80042d0:	40001000 	.word	0x40001000

080042d4 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80042d8:	4b16      	ldr	r3, [pc, #88]	@ (8004334 <_ZL13MX_UART4_Initv+0x60>)
 80042da:	4a17      	ldr	r2, [pc, #92]	@ (8004338 <_ZL13MX_UART4_Initv+0x64>)
 80042dc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 57600;
 80042de:	4b15      	ldr	r3, [pc, #84]	@ (8004334 <_ZL13MX_UART4_Initv+0x60>)
 80042e0:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 80042e4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80042e6:	4b13      	ldr	r3, [pc, #76]	@ (8004334 <_ZL13MX_UART4_Initv+0x60>)
 80042e8:	2200      	movs	r2, #0
 80042ea:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80042ec:	4b11      	ldr	r3, [pc, #68]	@ (8004334 <_ZL13MX_UART4_Initv+0x60>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80042f2:	4b10      	ldr	r3, [pc, #64]	@ (8004334 <_ZL13MX_UART4_Initv+0x60>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80042f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004334 <_ZL13MX_UART4_Initv+0x60>)
 80042fa:	220c      	movs	r2, #12
 80042fc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004334 <_ZL13MX_UART4_Initv+0x60>)
 8004300:	2200      	movs	r2, #0
 8004302:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004304:	4b0b      	ldr	r3, [pc, #44]	@ (8004334 <_ZL13MX_UART4_Initv+0x60>)
 8004306:	2200      	movs	r2, #0
 8004308:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800430a:	4b0a      	ldr	r3, [pc, #40]	@ (8004334 <_ZL13MX_UART4_Initv+0x60>)
 800430c:	2200      	movs	r2, #0
 800430e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004310:	4b08      	ldr	r3, [pc, #32]	@ (8004334 <_ZL13MX_UART4_Initv+0x60>)
 8004312:	2200      	movs	r2, #0
 8004314:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004316:	4807      	ldr	r0, [pc, #28]	@ (8004334 <_ZL13MX_UART4_Initv+0x60>)
 8004318:	f007 fe86 	bl	800c028 <HAL_UART_Init>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	bf14      	ite	ne
 8004322:	2301      	movne	r3, #1
 8004324:	2300      	moveq	r3, #0
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b00      	cmp	r3, #0
 800432a:	d001      	beq.n	8004330 <_ZL13MX_UART4_Initv+0x5c>
  {
    Error_Handler();
 800432c:	f000 f9c4 	bl	80046b8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8004330:	bf00      	nop
 8004332:	bd80      	pop	{r7, pc}
 8004334:	200007b0 	.word	0x200007b0
 8004338:	40004c00 	.word	0x40004c00

0800433c <_ZL13MX_UART5_Initv>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8004340:	4b16      	ldr	r3, [pc, #88]	@ (800439c <_ZL13MX_UART5_Initv+0x60>)
 8004342:	4a17      	ldr	r2, [pc, #92]	@ (80043a0 <_ZL13MX_UART5_Initv+0x64>)
 8004344:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8004346:	4b15      	ldr	r3, [pc, #84]	@ (800439c <_ZL13MX_UART5_Initv+0x60>)
 8004348:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800434c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800434e:	4b13      	ldr	r3, [pc, #76]	@ (800439c <_ZL13MX_UART5_Initv+0x60>)
 8004350:	2200      	movs	r2, #0
 8004352:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8004354:	4b11      	ldr	r3, [pc, #68]	@ (800439c <_ZL13MX_UART5_Initv+0x60>)
 8004356:	2200      	movs	r2, #0
 8004358:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity =  UART_PARITY_NONE;
 800435a:	4b10      	ldr	r3, [pc, #64]	@ (800439c <_ZL13MX_UART5_Initv+0x60>)
 800435c:	2200      	movs	r2, #0
 800435e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8004360:	4b0e      	ldr	r3, [pc, #56]	@ (800439c <_ZL13MX_UART5_Initv+0x60>)
 8004362:	220c      	movs	r2, #12
 8004364:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004366:	4b0d      	ldr	r3, [pc, #52]	@ (800439c <_ZL13MX_UART5_Initv+0x60>)
 8004368:	2200      	movs	r2, #0
 800436a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800436c:	4b0b      	ldr	r3, [pc, #44]	@ (800439c <_ZL13MX_UART5_Initv+0x60>)
 800436e:	2200      	movs	r2, #0
 8004370:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004372:	4b0a      	ldr	r3, [pc, #40]	@ (800439c <_ZL13MX_UART5_Initv+0x60>)
 8004374:	2200      	movs	r2, #0
 8004376:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004378:	4b08      	ldr	r3, [pc, #32]	@ (800439c <_ZL13MX_UART5_Initv+0x60>)
 800437a:	2200      	movs	r2, #0
 800437c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800437e:	4807      	ldr	r0, [pc, #28]	@ (800439c <_ZL13MX_UART5_Initv+0x60>)
 8004380:	f007 fe52 	bl	800c028 <HAL_UART_Init>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	bf14      	ite	ne
 800438a:	2301      	movne	r3, #1
 800438c:	2300      	moveq	r3, #0
 800438e:	b2db      	uxtb	r3, r3
 8004390:	2b00      	cmp	r3, #0
 8004392:	d001      	beq.n	8004398 <_ZL13MX_UART5_Initv+0x5c>
  {
    Error_Handler();
 8004394:	f000 f990 	bl	80046b8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8004398:	bf00      	nop
 800439a:	bd80      	pop	{r7, pc}
 800439c:	20000838 	.word	0x20000838
 80043a0:	40005000 	.word	0x40005000

080043a4 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80043aa:	4b2a      	ldr	r3, [pc, #168]	@ (8004454 <_ZL11MX_DMA_Initv+0xb0>)
 80043ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043ae:	4a29      	ldr	r2, [pc, #164]	@ (8004454 <_ZL11MX_DMA_Initv+0xb0>)
 80043b0:	f043 0302 	orr.w	r3, r3, #2
 80043b4:	6493      	str	r3, [r2, #72]	@ 0x48
 80043b6:	4b27      	ldr	r3, [pc, #156]	@ (8004454 <_ZL11MX_DMA_Initv+0xb0>)
 80043b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	607b      	str	r3, [r7, #4]
 80043c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80043c2:	4b24      	ldr	r3, [pc, #144]	@ (8004454 <_ZL11MX_DMA_Initv+0xb0>)
 80043c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043c6:	4a23      	ldr	r2, [pc, #140]	@ (8004454 <_ZL11MX_DMA_Initv+0xb0>)
 80043c8:	f043 0301 	orr.w	r3, r3, #1
 80043cc:	6493      	str	r3, [r2, #72]	@ 0x48
 80043ce:	4b21      	ldr	r3, [pc, #132]	@ (8004454 <_ZL11MX_DMA_Initv+0xb0>)
 80043d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043d2:	f003 0301 	and.w	r3, r3, #1
 80043d6:	603b      	str	r3, [r7, #0]
 80043d8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80043da:	2200      	movs	r2, #0
 80043dc:	2100      	movs	r1, #0
 80043de:	200b      	movs	r0, #11
 80043e0:	f002 fe0d 	bl	8006ffe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80043e4:	200b      	movs	r0, #11
 80043e6:	f002 fe26 	bl	8007036 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80043ea:	2200      	movs	r2, #0
 80043ec:	2100      	movs	r1, #0
 80043ee:	2010      	movs	r0, #16
 80043f0:	f002 fe05 	bl	8006ffe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80043f4:	2010      	movs	r0, #16
 80043f6:	f002 fe1e 	bl	8007036 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80043fa:	2200      	movs	r2, #0
 80043fc:	2100      	movs	r1, #0
 80043fe:	2011      	movs	r0, #17
 8004400:	f002 fdfd 	bl	8006ffe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8004404:	2011      	movs	r0, #17
 8004406:	f002 fe16 	bl	8007036 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 800440a:	2200      	movs	r2, #0
 800440c:	2100      	movs	r1, #0
 800440e:	2038      	movs	r0, #56	@ 0x38
 8004410:	f002 fdf5 	bl	8006ffe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8004414:	2038      	movs	r0, #56	@ 0x38
 8004416:	f002 fe0e 	bl	8007036 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 800441a:	2200      	movs	r2, #0
 800441c:	2100      	movs	r1, #0
 800441e:	2039      	movs	r0, #57	@ 0x39
 8004420:	f002 fded 	bl	8006ffe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8004424:	2039      	movs	r0, #57	@ 0x39
 8004426:	f002 fe06 	bl	8007036 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 800442a:	2200      	movs	r2, #0
 800442c:	2100      	movs	r1, #0
 800442e:	203a      	movs	r0, #58	@ 0x3a
 8004430:	f002 fde5 	bl	8006ffe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8004434:	203a      	movs	r0, #58	@ 0x3a
 8004436:	f002 fdfe 	bl	8007036 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 800443a:	2200      	movs	r2, #0
 800443c:	2100      	movs	r1, #0
 800443e:	203c      	movs	r0, #60	@ 0x3c
 8004440:	f002 fddd 	bl	8006ffe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8004444:	203c      	movs	r0, #60	@ 0x3c
 8004446:	f002 fdf6 	bl	8007036 <HAL_NVIC_EnableIRQ>

}
 800444a:	bf00      	nop
 800444c:	3708      	adds	r7, #8
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	40021000 	.word	0x40021000

08004458 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b08c      	sub	sp, #48	@ 0x30
 800445c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800445e:	f107 031c 	add.w	r3, r7, #28
 8004462:	2200      	movs	r2, #0
 8004464:	601a      	str	r2, [r3, #0]
 8004466:	605a      	str	r2, [r3, #4]
 8004468:	609a      	str	r2, [r3, #8]
 800446a:	60da      	str	r2, [r3, #12]
 800446c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800446e:	4b4b      	ldr	r3, [pc, #300]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 8004470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004472:	4a4a      	ldr	r2, [pc, #296]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 8004474:	f043 0310 	orr.w	r3, r3, #16
 8004478:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800447a:	4b48      	ldr	r3, [pc, #288]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 800447c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800447e:	f003 0310 	and.w	r3, r3, #16
 8004482:	61bb      	str	r3, [r7, #24]
 8004484:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004486:	4b45      	ldr	r3, [pc, #276]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 8004488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800448a:	4a44      	ldr	r2, [pc, #272]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 800448c:	f043 0304 	orr.w	r3, r3, #4
 8004490:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004492:	4b42      	ldr	r3, [pc, #264]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 8004494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004496:	f003 0304 	and.w	r3, r3, #4
 800449a:	617b      	str	r3, [r7, #20]
 800449c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800449e:	4b3f      	ldr	r3, [pc, #252]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 80044a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044a2:	4a3e      	ldr	r2, [pc, #248]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 80044a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044aa:	4b3c      	ldr	r3, [pc, #240]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 80044ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044b2:	613b      	str	r3, [r7, #16]
 80044b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80044b6:	4b39      	ldr	r3, [pc, #228]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 80044b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ba:	4a38      	ldr	r2, [pc, #224]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 80044bc:	f043 0301 	orr.w	r3, r3, #1
 80044c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044c2:	4b36      	ldr	r3, [pc, #216]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 80044c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044c6:	f003 0301 	and.w	r3, r3, #1
 80044ca:	60fb      	str	r3, [r7, #12]
 80044cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80044ce:	4b33      	ldr	r3, [pc, #204]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 80044d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044d2:	4a32      	ldr	r2, [pc, #200]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 80044d4:	f043 0308 	orr.w	r3, r3, #8
 80044d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044da:	4b30      	ldr	r3, [pc, #192]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 80044dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044de:	f003 0308 	and.w	r3, r3, #8
 80044e2:	60bb      	str	r3, [r7, #8]
 80044e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044e6:	4b2d      	ldr	r3, [pc, #180]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 80044e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ea:	4a2c      	ldr	r2, [pc, #176]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 80044ec:	f043 0302 	orr.w	r3, r3, #2
 80044f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044f2:	4b2a      	ldr	r3, [pc, #168]	@ (800459c <_ZL12MX_GPIO_Initv+0x144>)
 80044f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	607b      	str	r3, [r7, #4]
 80044fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80044fe:	2200      	movs	r2, #0
 8004500:	210f      	movs	r1, #15
 8004502:	4827      	ldr	r0, [pc, #156]	@ (80045a0 <_ZL12MX_GPIO_Initv+0x148>)
 8004504:	f003 fb72 	bl	8007bec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8004508:	2200      	movs	r2, #0
 800450a:	2174      	movs	r1, #116	@ 0x74
 800450c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004510:	f003 fb6c 	bl	8007bec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2 | GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004514:	2200      	movs	r2, #0
 8004516:	f64f 7105 	movw	r1, #65285	@ 0xff05
 800451a:	4822      	ldr	r0, [pc, #136]	@ (80045a4 <_ZL12MX_GPIO_Initv+0x14c>)
 800451c:	f003 fb66 	bl	8007bec <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1;
 8004520:	230f      	movs	r3, #15
 8004522:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004524:	2301      	movs	r3, #1
 8004526:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004528:	2300      	movs	r3, #0
 800452a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800452c:	2300      	movs	r3, #0
 800452e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004530:	f107 031c 	add.w	r3, r7, #28
 8004534:	4619      	mov	r1, r3
 8004536:	481a      	ldr	r0, [pc, #104]	@ (80045a0 <_ZL12MX_GPIO_Initv+0x148>)
 8004538:	f003 f8bc 	bl	80076b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800453c:	2374      	movs	r3, #116	@ 0x74
 800453e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004540:	2301      	movs	r3, #1
 8004542:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004544:	2300      	movs	r3, #0
 8004546:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004548:	2300      	movs	r3, #0
 800454a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800454c:	f107 031c 	add.w	r3, r7, #28
 8004550:	4619      	mov	r1, r3
 8004552:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004556:	f003 f8ad 	bl	80076b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800455a:	2308      	movs	r3, #8
 800455c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800455e:	2300      	movs	r3, #0
 8004560:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004562:	2300      	movs	r3, #0
 8004564:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004566:	f107 031c 	add.w	r3, r7, #28
 800456a:	4619      	mov	r1, r3
 800456c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004570:	f003 f8a0 	bl	80076b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004574:	f64f 7301 	movw	r3, #65281	@ 0xff01
 8004578:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800457a:	2301      	movs	r3, #1
 800457c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457e:	2300      	movs	r3, #0
 8004580:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004582:	2300      	movs	r3, #0
 8004584:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004586:	f107 031c 	add.w	r3, r7, #28
 800458a:	4619      	mov	r1, r3
 800458c:	4805      	ldr	r0, [pc, #20]	@ (80045a4 <_ZL12MX_GPIO_Initv+0x14c>)
 800458e:	f003 f891 	bl	80076b4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004592:	bf00      	nop
 8004594:	3730      	adds	r7, #48	@ 0x30
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	40021000 	.word	0x40021000
 80045a0:	48001000 	.word	0x48001000
 80045a4:	48000c00 	.word	0x48000c00

080045a8 <HAL_ADC_ConvCpltCallback>:


// when DMA conversion is completed, HAL_ADC_ConvCpltCallback function
// will interrupt the processor. You can find this function in
// Drivers>STM32F4xx_HAL_Drivers>stm32f4xx_hal_adc.c file as __weak attribute
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
	// I set adc_conv_complete_flag variable to 1 when,
	// HAL_ADC_ConvCpltCallback function is call.
	if ( hadc->Instance == ADC1 ){
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a05      	ldr	r2, [pc, #20]	@ (80045cc <HAL_ADC_ConvCpltCallback+0x24>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d102      	bne.n	80045c0 <HAL_ADC_ConvCpltCallback+0x18>
		flagAnalog = 1;
 80045ba:	4b05      	ldr	r3, [pc, #20]	@ (80045d0 <HAL_ADC_ConvCpltCallback+0x28>)
 80045bc:	2201      	movs	r2, #1
 80045be:	701a      	strb	r2, [r3, #0]
	}
	//HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog, 3);
}
 80045c0:	bf00      	nop
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	50040000 	.word	0x50040000
 80045d0:	20001140 	.word	0x20001140

080045d4 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b082      	sub	sp, #8
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART4){
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a15      	ldr	r2, [pc, #84]	@ (8004638 <HAL_UART_RxCpltCallback+0x64>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d10a      	bne.n	80045fc <HAL_UART_RxCpltCallback+0x28>
		loraIn.insertElement(rxLora[0]);
 80045e6:	4b15      	ldr	r3, [pc, #84]	@ (800463c <HAL_UART_RxCpltCallback+0x68>)
 80045e8:	781b      	ldrb	r3, [r3, #0]
 80045ea:	4619      	mov	r1, r3
 80045ec:	4814      	ldr	r0, [pc, #80]	@ (8004640 <HAL_UART_RxCpltCallback+0x6c>)
 80045ee:	f7fc ff01 	bl	80013f4 <_ZN8fifoUart13insertElementEh>
		HAL_UART_Receive_DMA(&huart4, rxLora, sizeof(rxLora));
 80045f2:	2201      	movs	r2, #1
 80045f4:	4911      	ldr	r1, [pc, #68]	@ (800463c <HAL_UART_RxCpltCallback+0x68>)
 80045f6:	4813      	ldr	r0, [pc, #76]	@ (8004644 <HAL_UART_RxCpltCallback+0x70>)
 80045f8:	f007 fe1e 	bl	800c238 <HAL_UART_Receive_DMA>
	}

	if(huart->Instance == UART5){
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a11      	ldr	r2, [pc, #68]	@ (8004648 <HAL_UART_RxCpltCallback+0x74>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d114      	bne.n	8004630 <HAL_UART_RxCpltCallback+0x5c>
		gpsIn.insertElement(rxGps[0]);
 8004606:	4b11      	ldr	r3, [pc, #68]	@ (800464c <HAL_UART_RxCpltCallback+0x78>)
 8004608:	781b      	ldrb	r3, [r3, #0]
 800460a:	4619      	mov	r1, r3
 800460c:	4810      	ldr	r0, [pc, #64]	@ (8004650 <HAL_UART_RxCpltCallback+0x7c>)
 800460e:	f7fc fef1 	bl	80013f4 <_ZN8fifoUart13insertElementEh>
		gpsIn.insertElement(rxGps[1]);
 8004612:	4b0e      	ldr	r3, [pc, #56]	@ (800464c <HAL_UART_RxCpltCallback+0x78>)
 8004614:	785b      	ldrb	r3, [r3, #1]
 8004616:	4619      	mov	r1, r3
 8004618:	480d      	ldr	r0, [pc, #52]	@ (8004650 <HAL_UART_RxCpltCallback+0x7c>)
 800461a:	f7fc feeb 	bl	80013f4 <_ZN8fifoUart13insertElementEh>
		//HAL_UARTEx_ReceiveToIdle_DMA(&huart5, rxGps, sizeof(rxGps));
		//__HAL_UART_ENABLE_IT(&huart5, UART_IT_IDLE);
		HAL_UART_Receive_DMA(&huart5, rxGps, sizeof(rxGps));
 800461e:	2202      	movs	r2, #2
 8004620:	490a      	ldr	r1, [pc, #40]	@ (800464c <HAL_UART_RxCpltCallback+0x78>)
 8004622:	480c      	ldr	r0, [pc, #48]	@ (8004654 <HAL_UART_RxCpltCallback+0x80>)
 8004624:	f007 fe08 	bl	800c238 <HAL_UART_Receive_DMA>
		__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 8004628:	4b0a      	ldr	r3, [pc, #40]	@ (8004654 <HAL_UART_RxCpltCallback+0x80>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2210      	movs	r2, #16
 800462e:	621a      	str	r2, [r3, #32]
		//__HAL_UART_ENABLE_IT(&huart5, UART_IT_IDLE);
	}
}
 8004630:	bf00      	nop
 8004632:	3708      	adds	r7, #8
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	40004c00 	.word	0x40004c00
 800463c:	20000ae8 	.word	0x20000ae8
 8004640:	20000aec 	.word	0x20000aec
 8004644:	200007b0 	.word	0x200007b0
 8004648:	40005000 	.word	0x40005000
 800464c:	20000ad8 	.word	0x20000ad8
 8004650:	20000a98 	.word	0x20000a98
 8004654:	20000838 	.word	0x20000838

08004658 <HAL_TIM_PeriodElapsedCallback>:

/////////////////////////
// TIMER 6 - SUPERLOOP //
/////////////////////////

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a05      	ldr	r2, [pc, #20]	@ (800467c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d102      	bne.n	8004670 <HAL_TIM_PeriodElapsedCallback+0x18>
		flagSuperloop	= 1;
 800466a:	4b05      	ldr	r3, [pc, #20]	@ (8004680 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800466c:	2201      	movs	r2, #1
 800466e:	701a      	strb	r2, [r3, #0]
	}
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr
 800467c:	40001000 	.word	0x40001000
 8004680:	20001130 	.word	0x20001130

08004684 <HAL_I2C_MasterTxCpltCallback>:
///////////////////////
// I2C INTERRUPTIONS //
///////////////////////

void HAL_I2C_MasterTxCpltCallback (I2C_HandleTypeDef *hi2c)
{
 8004684:	b480      	push	{r7}
 8004686:	b083      	sub	sp, #12
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
	flagI2C_DMA	= 1;;
 800468c:	4b04      	ldr	r3, [pc, #16]	@ (80046a0 <HAL_I2C_MasterTxCpltCallback+0x1c>)
 800468e:	2201      	movs	r2, #1
 8004690:	701a      	strb	r2, [r3, #0]
}
 8004692:	bf00      	nop
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	2000109b 	.word	0x2000109b

080046a4 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback (I2C_HandleTypeDef * hi2c)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]

}
 80046ac:	bf00      	nop
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80046b8:	b480      	push	{r7}
 80046ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80046bc:	b672      	cpsid	i
}
 80046be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80046c0:	bf00      	nop
 80046c2:	e7fd      	b.n	80046c0 <Error_Handler+0x8>

080046c4 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d115      	bne.n	8004700 <_Z41__static_initialization_and_destruction_0ii+0x3c>
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80046da:	4293      	cmp	r3, r2
 80046dc:	d110      	bne.n	8004700 <_Z41__static_initialization_and_destruction_0ii+0x3c>
gpsInput gpsInput;		// Instancia de gpsInput
 80046de:	480a      	ldr	r0, [pc, #40]	@ (8004708 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 80046e0:	f7fc ff10 	bl	8001504 <_ZN8gpsInputC1Ev>
fifoUart	gpsIn;		//
 80046e4:	4809      	ldr	r0, [pc, #36]	@ (800470c <_Z41__static_initialization_and_destruction_0ii+0x48>)
 80046e6:	f7fc fe75 	bl	80013d4 <_ZN8fifoUartC1Ev>
fifoUart loraIn;			// FIFO que recibe los datos
 80046ea:	4809      	ldr	r0, [pc, #36]	@ (8004710 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80046ec:	f7fc fe72 	bl	80013d4 <_ZN8fifoUartC1Ev>
wdTimeout loraTimeWd(4000);
 80046f0:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 80046f4:	4807      	ldr	r0, [pc, #28]	@ (8004714 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 80046f6:	f7ff f857 	bl	80037a8 <_ZN9wdTimeoutC1El>
fifoCommands fifoContent;
 80046fa:	4807      	ldr	r0, [pc, #28]	@ (8004718 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80046fc:	f7ff fb04 	bl	8003d08 <_ZN12fifoCommandsC1Ev>
}
 8004700:	bf00      	nop
 8004702:	3708      	adds	r7, #8
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	20000a40 	.word	0x20000a40
 800470c:	20000a98 	.word	0x20000a98
 8004710:	20000aec 	.word	0x20000aec
 8004714:	20001080 	.word	0x20001080
 8004718:	2000109c 	.word	0x2000109c

0800471c <_GLOBAL__sub_I_hadc1>:
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
 8004720:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8004724:	2001      	movs	r0, #1
 8004726:	f7ff ffcd 	bl	80046c4 <_Z41__static_initialization_and_destruction_0ii>
 800472a:	bd80      	pop	{r7, pc}

0800472c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004732:	4b0f      	ldr	r3, [pc, #60]	@ (8004770 <HAL_MspInit+0x44>)
 8004734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004736:	4a0e      	ldr	r2, [pc, #56]	@ (8004770 <HAL_MspInit+0x44>)
 8004738:	f043 0301 	orr.w	r3, r3, #1
 800473c:	6613      	str	r3, [r2, #96]	@ 0x60
 800473e:	4b0c      	ldr	r3, [pc, #48]	@ (8004770 <HAL_MspInit+0x44>)
 8004740:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	607b      	str	r3, [r7, #4]
 8004748:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800474a:	4b09      	ldr	r3, [pc, #36]	@ (8004770 <HAL_MspInit+0x44>)
 800474c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800474e:	4a08      	ldr	r2, [pc, #32]	@ (8004770 <HAL_MspInit+0x44>)
 8004750:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004754:	6593      	str	r3, [r2, #88]	@ 0x58
 8004756:	4b06      	ldr	r3, [pc, #24]	@ (8004770 <HAL_MspInit+0x44>)
 8004758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800475a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800475e:	603b      	str	r3, [r7, #0]
 8004760:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004762:	bf00      	nop
 8004764:	370c      	adds	r7, #12
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
 800476e:	bf00      	nop
 8004770:	40021000 	.word	0x40021000

08004774 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b0ac      	sub	sp, #176	@ 0xb0
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800477c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004780:	2200      	movs	r2, #0
 8004782:	601a      	str	r2, [r3, #0]
 8004784:	605a      	str	r2, [r3, #4]
 8004786:	609a      	str	r2, [r3, #8]
 8004788:	60da      	str	r2, [r3, #12]
 800478a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800478c:	f107 0310 	add.w	r3, r7, #16
 8004790:	228c      	movs	r2, #140	@ 0x8c
 8004792:	2100      	movs	r1, #0
 8004794:	4618      	mov	r0, r3
 8004796:	f008 ffe6 	bl	800d766 <memset>
  if(hadc->Instance==ADC1)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a40      	ldr	r2, [pc, #256]	@ (80048a0 <HAL_ADC_MspInit+0x12c>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d179      	bne.n	8004898 <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80047a4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80047a8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80047aa:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80047ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 80047b2:	2303      	movs	r3, #3
 80047b4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80047b6:	2301      	movs	r3, #1
 80047b8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80047ba:	2308      	movs	r3, #8
 80047bc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80047be:	2302      	movs	r3, #2
 80047c0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80047c2:	2302      	movs	r3, #2
 80047c4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80047c6:	2302      	movs	r3, #2
 80047c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80047ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80047ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80047d0:	f107 0310 	add.w	r3, r7, #16
 80047d4:	4618      	mov	r0, r3
 80047d6:	f006 fc2b 	bl	800b030 <HAL_RCCEx_PeriphCLKConfig>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d001      	beq.n	80047e4 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80047e0:	f7ff ff6a 	bl	80046b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80047e4:	4b2f      	ldr	r3, [pc, #188]	@ (80048a4 <HAL_ADC_MspInit+0x130>)
 80047e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047e8:	4a2e      	ldr	r2, [pc, #184]	@ (80048a4 <HAL_ADC_MspInit+0x130>)
 80047ea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80047ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047f0:	4b2c      	ldr	r3, [pc, #176]	@ (80048a4 <HAL_ADC_MspInit+0x130>)
 80047f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047f8:	60fb      	str	r3, [r7, #12]
 80047fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047fc:	4b29      	ldr	r3, [pc, #164]	@ (80048a4 <HAL_ADC_MspInit+0x130>)
 80047fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004800:	4a28      	ldr	r2, [pc, #160]	@ (80048a4 <HAL_ADC_MspInit+0x130>)
 8004802:	f043 0304 	orr.w	r3, r3, #4
 8004806:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004808:	4b26      	ldr	r3, [pc, #152]	@ (80048a4 <HAL_ADC_MspInit+0x130>)
 800480a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800480c:	f003 0304 	and.w	r3, r3, #4
 8004810:	60bb      	str	r3, [r7, #8]
 8004812:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8004814:	2307      	movs	r3, #7
 8004816:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800481a:	2303      	movs	r3, #3
 800481c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004820:	2300      	movs	r3, #0
 8004822:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004826:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800482a:	4619      	mov	r1, r3
 800482c:	481e      	ldr	r0, [pc, #120]	@ (80048a8 <HAL_ADC_MspInit+0x134>)
 800482e:	f002 ff41 	bl	80076b4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004832:	4b1e      	ldr	r3, [pc, #120]	@ (80048ac <HAL_ADC_MspInit+0x138>)
 8004834:	4a1e      	ldr	r2, [pc, #120]	@ (80048b0 <HAL_ADC_MspInit+0x13c>)
 8004836:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8004838:	4b1c      	ldr	r3, [pc, #112]	@ (80048ac <HAL_ADC_MspInit+0x138>)
 800483a:	2200      	movs	r2, #0
 800483c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800483e:	4b1b      	ldr	r3, [pc, #108]	@ (80048ac <HAL_ADC_MspInit+0x138>)
 8004840:	2200      	movs	r2, #0
 8004842:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004844:	4b19      	ldr	r3, [pc, #100]	@ (80048ac <HAL_ADC_MspInit+0x138>)
 8004846:	2200      	movs	r2, #0
 8004848:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800484a:	4b18      	ldr	r3, [pc, #96]	@ (80048ac <HAL_ADC_MspInit+0x138>)
 800484c:	2280      	movs	r2, #128	@ 0x80
 800484e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004850:	4b16      	ldr	r3, [pc, #88]	@ (80048ac <HAL_ADC_MspInit+0x138>)
 8004852:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004856:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004858:	4b14      	ldr	r3, [pc, #80]	@ (80048ac <HAL_ADC_MspInit+0x138>)
 800485a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800485e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004860:	4b12      	ldr	r3, [pc, #72]	@ (80048ac <HAL_ADC_MspInit+0x138>)
 8004862:	2220      	movs	r2, #32
 8004864:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004866:	4b11      	ldr	r3, [pc, #68]	@ (80048ac <HAL_ADC_MspInit+0x138>)
 8004868:	2200      	movs	r2, #0
 800486a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800486c:	480f      	ldr	r0, [pc, #60]	@ (80048ac <HAL_ADC_MspInit+0x138>)
 800486e:	f002 fc0b 	bl	8007088 <HAL_DMA_Init>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d001      	beq.n	800487c <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 8004878:	f7ff ff1e 	bl	80046b8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a0b      	ldr	r2, [pc, #44]	@ (80048ac <HAL_ADC_MspInit+0x138>)
 8004880:	651a      	str	r2, [r3, #80]	@ 0x50
 8004882:	4a0a      	ldr	r2, [pc, #40]	@ (80048ac <HAL_ADC_MspInit+0x138>)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8004888:	2200      	movs	r2, #0
 800488a:	2100      	movs	r1, #0
 800488c:	2012      	movs	r0, #18
 800488e:	f002 fbb6 	bl	8006ffe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004892:	2012      	movs	r0, #18
 8004894:	f002 fbcf 	bl	8007036 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004898:	bf00      	nop
 800489a:	37b0      	adds	r7, #176	@ 0xb0
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	50040000 	.word	0x50040000
 80048a4:	40021000 	.word	0x40021000
 80048a8:	48000800 	.word	0x48000800
 80048ac:	20000684 	.word	0x20000684
 80048b0:	40020008 	.word	0x40020008

080048b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b0ac      	sub	sp, #176	@ 0xb0
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048bc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80048c0:	2200      	movs	r2, #0
 80048c2:	601a      	str	r2, [r3, #0]
 80048c4:	605a      	str	r2, [r3, #4]
 80048c6:	609a      	str	r2, [r3, #8]
 80048c8:	60da      	str	r2, [r3, #12]
 80048ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80048cc:	f107 0310 	add.w	r3, r7, #16
 80048d0:	228c      	movs	r2, #140	@ 0x8c
 80048d2:	2100      	movs	r1, #0
 80048d4:	4618      	mov	r0, r3
 80048d6:	f008 ff46 	bl	800d766 <memset>
  if(hi2c->Instance==I2C1)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a52      	ldr	r2, [pc, #328]	@ (8004a28 <HAL_I2C_MspInit+0x174>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	f040 809d 	bne.w	8004a20 <HAL_I2C_MspInit+0x16c>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80048e6:	2340      	movs	r3, #64	@ 0x40
 80048e8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80048ea:	2300      	movs	r3, #0
 80048ec:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80048ee:	f107 0310 	add.w	r3, r7, #16
 80048f2:	4618      	mov	r0, r3
 80048f4:	f006 fb9c 	bl	800b030 <HAL_RCCEx_PeriphCLKConfig>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d001      	beq.n	8004902 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80048fe:	f7ff fedb 	bl	80046b8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004902:	4b4a      	ldr	r3, [pc, #296]	@ (8004a2c <HAL_I2C_MspInit+0x178>)
 8004904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004906:	4a49      	ldr	r2, [pc, #292]	@ (8004a2c <HAL_I2C_MspInit+0x178>)
 8004908:	f043 0302 	orr.w	r3, r3, #2
 800490c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800490e:	4b47      	ldr	r3, [pc, #284]	@ (8004a2c <HAL_I2C_MspInit+0x178>)
 8004910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004912:	f003 0302 	and.w	r3, r3, #2
 8004916:	60fb      	str	r3, [r7, #12]
 8004918:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800491a:	23c0      	movs	r3, #192	@ 0xc0
 800491c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004920:	2312      	movs	r3, #18
 8004922:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004926:	2300      	movs	r3, #0
 8004928:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800492c:	2303      	movs	r3, #3
 800492e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004932:	2304      	movs	r3, #4
 8004934:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004938:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800493c:	4619      	mov	r1, r3
 800493e:	483c      	ldr	r0, [pc, #240]	@ (8004a30 <HAL_I2C_MspInit+0x17c>)
 8004940:	f002 feb8 	bl	80076b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004944:	4b39      	ldr	r3, [pc, #228]	@ (8004a2c <HAL_I2C_MspInit+0x178>)
 8004946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004948:	4a38      	ldr	r2, [pc, #224]	@ (8004a2c <HAL_I2C_MspInit+0x178>)
 800494a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800494e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004950:	4b36      	ldr	r3, [pc, #216]	@ (8004a2c <HAL_I2C_MspInit+0x178>)
 8004952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004954:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004958:	60bb      	str	r3, [r7, #8]
 800495a:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 800495c:	4b35      	ldr	r3, [pc, #212]	@ (8004a34 <HAL_I2C_MspInit+0x180>)
 800495e:	4a36      	ldr	r2, [pc, #216]	@ (8004a38 <HAL_I2C_MspInit+0x184>)
 8004960:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_3;
 8004962:	4b34      	ldr	r3, [pc, #208]	@ (8004a34 <HAL_I2C_MspInit+0x180>)
 8004964:	2203      	movs	r2, #3
 8004966:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004968:	4b32      	ldr	r3, [pc, #200]	@ (8004a34 <HAL_I2C_MspInit+0x180>)
 800496a:	2200      	movs	r2, #0
 800496c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800496e:	4b31      	ldr	r3, [pc, #196]	@ (8004a34 <HAL_I2C_MspInit+0x180>)
 8004970:	2200      	movs	r2, #0
 8004972:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004974:	4b2f      	ldr	r3, [pc, #188]	@ (8004a34 <HAL_I2C_MspInit+0x180>)
 8004976:	2280      	movs	r2, #128	@ 0x80
 8004978:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800497a:	4b2e      	ldr	r3, [pc, #184]	@ (8004a34 <HAL_I2C_MspInit+0x180>)
 800497c:	2200      	movs	r2, #0
 800497e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004980:	4b2c      	ldr	r3, [pc, #176]	@ (8004a34 <HAL_I2C_MspInit+0x180>)
 8004982:	2200      	movs	r2, #0
 8004984:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8004986:	4b2b      	ldr	r3, [pc, #172]	@ (8004a34 <HAL_I2C_MspInit+0x180>)
 8004988:	2200      	movs	r2, #0
 800498a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800498c:	4b29      	ldr	r3, [pc, #164]	@ (8004a34 <HAL_I2C_MspInit+0x180>)
 800498e:	2200      	movs	r2, #0
 8004990:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8004992:	4828      	ldr	r0, [pc, #160]	@ (8004a34 <HAL_I2C_MspInit+0x180>)
 8004994:	f002 fb78 	bl	8007088 <HAL_DMA_Init>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d001      	beq.n	80049a2 <HAL_I2C_MspInit+0xee>
    {
      Error_Handler();
 800499e:	f7ff fe8b 	bl	80046b8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a23      	ldr	r2, [pc, #140]	@ (8004a34 <HAL_I2C_MspInit+0x180>)
 80049a6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80049a8:	4a22      	ldr	r2, [pc, #136]	@ (8004a34 <HAL_I2C_MspInit+0x180>)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80049ae:	4b23      	ldr	r3, [pc, #140]	@ (8004a3c <HAL_I2C_MspInit+0x188>)
 80049b0:	4a23      	ldr	r2, [pc, #140]	@ (8004a40 <HAL_I2C_MspInit+0x18c>)
 80049b2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 80049b4:	4b21      	ldr	r3, [pc, #132]	@ (8004a3c <HAL_I2C_MspInit+0x188>)
 80049b6:	2203      	movs	r2, #3
 80049b8:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80049ba:	4b20      	ldr	r3, [pc, #128]	@ (8004a3c <HAL_I2C_MspInit+0x188>)
 80049bc:	2210      	movs	r2, #16
 80049be:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80049c0:	4b1e      	ldr	r3, [pc, #120]	@ (8004a3c <HAL_I2C_MspInit+0x188>)
 80049c2:	2200      	movs	r2, #0
 80049c4:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80049c6:	4b1d      	ldr	r3, [pc, #116]	@ (8004a3c <HAL_I2C_MspInit+0x188>)
 80049c8:	2280      	movs	r2, #128	@ 0x80
 80049ca:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80049cc:	4b1b      	ldr	r3, [pc, #108]	@ (8004a3c <HAL_I2C_MspInit+0x188>)
 80049ce:	2200      	movs	r2, #0
 80049d0:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80049d2:	4b1a      	ldr	r3, [pc, #104]	@ (8004a3c <HAL_I2C_MspInit+0x188>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80049d8:	4b18      	ldr	r3, [pc, #96]	@ (8004a3c <HAL_I2C_MspInit+0x188>)
 80049da:	2200      	movs	r2, #0
 80049dc:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80049de:	4b17      	ldr	r3, [pc, #92]	@ (8004a3c <HAL_I2C_MspInit+0x188>)
 80049e0:	2200      	movs	r2, #0
 80049e2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80049e4:	4815      	ldr	r0, [pc, #84]	@ (8004a3c <HAL_I2C_MspInit+0x188>)
 80049e6:	f002 fb4f 	bl	8007088 <HAL_DMA_Init>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d001      	beq.n	80049f4 <HAL_I2C_MspInit+0x140>
    {
      Error_Handler();
 80049f0:	f7ff fe62 	bl	80046b8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a11      	ldr	r2, [pc, #68]	@ (8004a3c <HAL_I2C_MspInit+0x188>)
 80049f8:	639a      	str	r2, [r3, #56]	@ 0x38
 80049fa:	4a10      	ldr	r2, [pc, #64]	@ (8004a3c <HAL_I2C_MspInit+0x188>)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004a00:	2200      	movs	r2, #0
 8004a02:	2100      	movs	r1, #0
 8004a04:	201f      	movs	r0, #31
 8004a06:	f002 fafa 	bl	8006ffe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004a0a:	201f      	movs	r0, #31
 8004a0c:	f002 fb13 	bl	8007036 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004a10:	2200      	movs	r2, #0
 8004a12:	2100      	movs	r1, #0
 8004a14:	2020      	movs	r0, #32
 8004a16:	f002 faf2 	bl	8006ffe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004a1a:	2020      	movs	r0, #32
 8004a1c:	f002 fb0b 	bl	8007036 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004a20:	bf00      	nop
 8004a22:	37b0      	adds	r7, #176	@ 0xb0
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	40005400 	.word	0x40005400
 8004a2c:	40021000 	.word	0x40021000
 8004a30:	48000400 	.word	0x48000400
 8004a34:	20000720 	.word	0x20000720
 8004a38:	40020080 	.word	0x40020080
 8004a3c:	20000768 	.word	0x20000768
 8004a40:	4002006c 	.word	0x4002006c

08004a44 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a0d      	ldr	r2, [pc, #52]	@ (8004a88 <HAL_TIM_Base_MspInit+0x44>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d113      	bne.n	8004a7e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004a56:	4b0d      	ldr	r3, [pc, #52]	@ (8004a8c <HAL_TIM_Base_MspInit+0x48>)
 8004a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a5a:	4a0c      	ldr	r2, [pc, #48]	@ (8004a8c <HAL_TIM_Base_MspInit+0x48>)
 8004a5c:	f043 0310 	orr.w	r3, r3, #16
 8004a60:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a62:	4b0a      	ldr	r3, [pc, #40]	@ (8004a8c <HAL_TIM_Base_MspInit+0x48>)
 8004a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a66:	f003 0310 	and.w	r3, r3, #16
 8004a6a:	60fb      	str	r3, [r7, #12]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004a6e:	2200      	movs	r2, #0
 8004a70:	2100      	movs	r1, #0
 8004a72:	2036      	movs	r0, #54	@ 0x36
 8004a74:	f002 fac3 	bl	8006ffe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004a78:	2036      	movs	r0, #54	@ 0x36
 8004a7a:	f002 fadc 	bl	8007036 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8004a7e:	bf00      	nop
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	40001000 	.word	0x40001000
 8004a8c:	40021000 	.word	0x40021000

08004a90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b0b0      	sub	sp, #192	@ 0xc0
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a98:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	601a      	str	r2, [r3, #0]
 8004aa0:	605a      	str	r2, [r3, #4]
 8004aa2:	609a      	str	r2, [r3, #8]
 8004aa4:	60da      	str	r2, [r3, #12]
 8004aa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004aa8:	f107 0320 	add.w	r3, r7, #32
 8004aac:	228c      	movs	r2, #140	@ 0x8c
 8004aae:	2100      	movs	r1, #0
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f008 fe58 	bl	800d766 <memset>
  if(huart->Instance==UART4)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a4d      	ldr	r2, [pc, #308]	@ (8004bf0 <HAL_UART_MspInit+0x160>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	f040 80a3 	bne.w	8004c08 <HAL_UART_MspInit+0x178>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8004ac2:	2308      	movs	r3, #8
 8004ac4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004aca:	f107 0320 	add.w	r3, r7, #32
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f006 faae 	bl	800b030 <HAL_RCCEx_PeriphCLKConfig>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d001      	beq.n	8004ade <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004ada:	f7ff fded 	bl	80046b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004ade:	4b45      	ldr	r3, [pc, #276]	@ (8004bf4 <HAL_UART_MspInit+0x164>)
 8004ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ae2:	4a44      	ldr	r2, [pc, #272]	@ (8004bf4 <HAL_UART_MspInit+0x164>)
 8004ae4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004ae8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004aea:	4b42      	ldr	r3, [pc, #264]	@ (8004bf4 <HAL_UART_MspInit+0x164>)
 8004aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004af2:	61fb      	str	r3, [r7, #28]
 8004af4:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004af6:	4b3f      	ldr	r3, [pc, #252]	@ (8004bf4 <HAL_UART_MspInit+0x164>)
 8004af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004afa:	4a3e      	ldr	r2, [pc, #248]	@ (8004bf4 <HAL_UART_MspInit+0x164>)
 8004afc:	f043 0301 	orr.w	r3, r3, #1
 8004b00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b02:	4b3c      	ldr	r3, [pc, #240]	@ (8004bf4 <HAL_UART_MspInit+0x164>)
 8004b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b06:	f003 0301 	and.w	r3, r3, #1
 8004b0a:	61bb      	str	r3, [r7, #24]
 8004b0c:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b14:	2302      	movs	r3, #2
 8004b16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b20:	2303      	movs	r3, #3
 8004b22:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004b26:	2308      	movs	r3, #8
 8004b28:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b2c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8004b30:	4619      	mov	r1, r3
 8004b32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004b36:	f002 fdbd 	bl	80076b4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 8004b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8004bf8 <HAL_UART_MspInit+0x168>)
 8004b3c:	4a2f      	ldr	r2, [pc, #188]	@ (8004bfc <HAL_UART_MspInit+0x16c>)
 8004b3e:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 8004b40:	4b2d      	ldr	r3, [pc, #180]	@ (8004bf8 <HAL_UART_MspInit+0x168>)
 8004b42:	2202      	movs	r2, #2
 8004b44:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b46:	4b2c      	ldr	r3, [pc, #176]	@ (8004bf8 <HAL_UART_MspInit+0x168>)
 8004b48:	2200      	movs	r2, #0
 8004b4a:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b4c:	4b2a      	ldr	r3, [pc, #168]	@ (8004bf8 <HAL_UART_MspInit+0x168>)
 8004b4e:	2200      	movs	r2, #0
 8004b50:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b52:	4b29      	ldr	r3, [pc, #164]	@ (8004bf8 <HAL_UART_MspInit+0x168>)
 8004b54:	2280      	movs	r2, #128	@ 0x80
 8004b56:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b58:	4b27      	ldr	r3, [pc, #156]	@ (8004bf8 <HAL_UART_MspInit+0x168>)
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b5e:	4b26      	ldr	r3, [pc, #152]	@ (8004bf8 <HAL_UART_MspInit+0x168>)
 8004b60:	2200      	movs	r2, #0
 8004b62:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8004b64:	4b24      	ldr	r3, [pc, #144]	@ (8004bf8 <HAL_UART_MspInit+0x168>)
 8004b66:	2200      	movs	r2, #0
 8004b68:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004b6a:	4b23      	ldr	r3, [pc, #140]	@ (8004bf8 <HAL_UART_MspInit+0x168>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8004b70:	4821      	ldr	r0, [pc, #132]	@ (8004bf8 <HAL_UART_MspInit+0x168>)
 8004b72:	f002 fa89 	bl	8007088 <HAL_DMA_Init>
 8004b76:	4603      	mov	r3, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d001      	beq.n	8004b80 <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 8004b7c:	f7ff fd9c 	bl	80046b8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	4a1d      	ldr	r2, [pc, #116]	@ (8004bf8 <HAL_UART_MspInit+0x168>)
 8004b84:	675a      	str	r2, [r3, #116]	@ 0x74
 8004b86:	4a1c      	ldr	r2, [pc, #112]	@ (8004bf8 <HAL_UART_MspInit+0x168>)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel3;
 8004b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8004c00 <HAL_UART_MspInit+0x170>)
 8004b8e:	4a1d      	ldr	r2, [pc, #116]	@ (8004c04 <HAL_UART_MspInit+0x174>)
 8004b90:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_2;
 8004b92:	4b1b      	ldr	r3, [pc, #108]	@ (8004c00 <HAL_UART_MspInit+0x170>)
 8004b94:	2202      	movs	r2, #2
 8004b96:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004b98:	4b19      	ldr	r3, [pc, #100]	@ (8004c00 <HAL_UART_MspInit+0x170>)
 8004b9a:	2210      	movs	r2, #16
 8004b9c:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b9e:	4b18      	ldr	r3, [pc, #96]	@ (8004c00 <HAL_UART_MspInit+0x170>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004ba4:	4b16      	ldr	r3, [pc, #88]	@ (8004c00 <HAL_UART_MspInit+0x170>)
 8004ba6:	2280      	movs	r2, #128	@ 0x80
 8004ba8:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004baa:	4b15      	ldr	r3, [pc, #84]	@ (8004c00 <HAL_UART_MspInit+0x170>)
 8004bac:	2200      	movs	r2, #0
 8004bae:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004bb0:	4b13      	ldr	r3, [pc, #76]	@ (8004c00 <HAL_UART_MspInit+0x170>)
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8004bb6:	4b12      	ldr	r3, [pc, #72]	@ (8004c00 <HAL_UART_MspInit+0x170>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004bbc:	4b10      	ldr	r3, [pc, #64]	@ (8004c00 <HAL_UART_MspInit+0x170>)
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8004bc2:	480f      	ldr	r0, [pc, #60]	@ (8004c00 <HAL_UART_MspInit+0x170>)
 8004bc4:	f002 fa60 	bl	8007088 <HAL_DMA_Init>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d001      	beq.n	8004bd2 <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 8004bce:	f7ff fd73 	bl	80046b8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4a0a      	ldr	r2, [pc, #40]	@ (8004c00 <HAL_UART_MspInit+0x170>)
 8004bd6:	671a      	str	r2, [r3, #112]	@ 0x70
 8004bd8:	4a09      	ldr	r2, [pc, #36]	@ (8004c00 <HAL_UART_MspInit+0x170>)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8004bde:	2200      	movs	r2, #0
 8004be0:	2100      	movs	r1, #0
 8004be2:	2034      	movs	r0, #52	@ 0x34
 8004be4:	f002 fa0b 	bl	8006ffe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8004be8:	2034      	movs	r0, #52	@ 0x34
 8004bea:	f002 fa24 	bl	8007036 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8004bee:	e0c9      	b.n	8004d84 <HAL_UART_MspInit+0x2f4>
 8004bf0:	40004c00 	.word	0x40004c00
 8004bf4:	40021000 	.word	0x40021000
 8004bf8:	200008c0 	.word	0x200008c0
 8004bfc:	40020458 	.word	0x40020458
 8004c00:	20000908 	.word	0x20000908
 8004c04:	40020430 	.word	0x40020430
  else if(huart->Instance==UART5)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a5f      	ldr	r2, [pc, #380]	@ (8004d8c <HAL_UART_MspInit+0x2fc>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	f040 80b8 	bne.w	8004d84 <HAL_UART_MspInit+0x2f4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8004c14:	2310      	movs	r3, #16
 8004c16:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_HSI;
 8004c18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c1c:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c1e:	f107 0320 	add.w	r3, r7, #32
 8004c22:	4618      	mov	r0, r3
 8004c24:	f006 fa04 	bl	800b030 <HAL_RCCEx_PeriphCLKConfig>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d001      	beq.n	8004c32 <HAL_UART_MspInit+0x1a2>
      Error_Handler();
 8004c2e:	f7ff fd43 	bl	80046b8 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8004c32:	4b57      	ldr	r3, [pc, #348]	@ (8004d90 <HAL_UART_MspInit+0x300>)
 8004c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c36:	4a56      	ldr	r2, [pc, #344]	@ (8004d90 <HAL_UART_MspInit+0x300>)
 8004c38:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c3e:	4b54      	ldr	r3, [pc, #336]	@ (8004d90 <HAL_UART_MspInit+0x300>)
 8004c40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c46:	617b      	str	r3, [r7, #20]
 8004c48:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c4a:	4b51      	ldr	r3, [pc, #324]	@ (8004d90 <HAL_UART_MspInit+0x300>)
 8004c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c4e:	4a50      	ldr	r2, [pc, #320]	@ (8004d90 <HAL_UART_MspInit+0x300>)
 8004c50:	f043 0304 	orr.w	r3, r3, #4
 8004c54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c56:	4b4e      	ldr	r3, [pc, #312]	@ (8004d90 <HAL_UART_MspInit+0x300>)
 8004c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c5a:	f003 0304 	and.w	r3, r3, #4
 8004c5e:	613b      	str	r3, [r7, #16]
 8004c60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004c62:	4b4b      	ldr	r3, [pc, #300]	@ (8004d90 <HAL_UART_MspInit+0x300>)
 8004c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c66:	4a4a      	ldr	r2, [pc, #296]	@ (8004d90 <HAL_UART_MspInit+0x300>)
 8004c68:	f043 0308 	orr.w	r3, r3, #8
 8004c6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c6e:	4b48      	ldr	r3, [pc, #288]	@ (8004d90 <HAL_UART_MspInit+0x300>)
 8004c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c72:	f003 0308 	and.w	r3, r3, #8
 8004c76:	60fb      	str	r3, [r7, #12]
 8004c78:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004c7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c82:	2302      	movs	r3, #2
 8004c84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004c94:	2308      	movs	r3, #8
 8004c96:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c9a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	483c      	ldr	r0, [pc, #240]	@ (8004d94 <HAL_UART_MspInit+0x304>)
 8004ca2:	f002 fd07 	bl	80076b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004ca6:	2304      	movs	r3, #4
 8004ca8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cac:	2302      	movs	r3, #2
 8004cae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004cbe:	2308      	movs	r3, #8
 8004cc0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004cc4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8004cc8:	4619      	mov	r1, r3
 8004cca:	4833      	ldr	r0, [pc, #204]	@ (8004d98 <HAL_UART_MspInit+0x308>)
 8004ccc:	f002 fcf2 	bl	80076b4 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA2_Channel2;
 8004cd0:	4b32      	ldr	r3, [pc, #200]	@ (8004d9c <HAL_UART_MspInit+0x30c>)
 8004cd2:	4a33      	ldr	r2, [pc, #204]	@ (8004da0 <HAL_UART_MspInit+0x310>)
 8004cd4:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_2;
 8004cd6:	4b31      	ldr	r3, [pc, #196]	@ (8004d9c <HAL_UART_MspInit+0x30c>)
 8004cd8:	2202      	movs	r2, #2
 8004cda:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004cdc:	4b2f      	ldr	r3, [pc, #188]	@ (8004d9c <HAL_UART_MspInit+0x30c>)
 8004cde:	2200      	movs	r2, #0
 8004ce0:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ce2:	4b2e      	ldr	r3, [pc, #184]	@ (8004d9c <HAL_UART_MspInit+0x30c>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ce8:	4b2c      	ldr	r3, [pc, #176]	@ (8004d9c <HAL_UART_MspInit+0x30c>)
 8004cea:	2280      	movs	r2, #128	@ 0x80
 8004cec:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004cee:	4b2b      	ldr	r3, [pc, #172]	@ (8004d9c <HAL_UART_MspInit+0x30c>)
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004cf4:	4b29      	ldr	r3, [pc, #164]	@ (8004d9c <HAL_UART_MspInit+0x30c>)
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 8004cfa:	4b28      	ldr	r3, [pc, #160]	@ (8004d9c <HAL_UART_MspInit+0x30c>)
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004d00:	4b26      	ldr	r3, [pc, #152]	@ (8004d9c <HAL_UART_MspInit+0x30c>)
 8004d02:	2200      	movs	r2, #0
 8004d04:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8004d06:	4825      	ldr	r0, [pc, #148]	@ (8004d9c <HAL_UART_MspInit+0x30c>)
 8004d08:	f002 f9be 	bl	8007088 <HAL_DMA_Init>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <HAL_UART_MspInit+0x286>
      Error_Handler();
 8004d12:	f7ff fcd1 	bl	80046b8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a20      	ldr	r2, [pc, #128]	@ (8004d9c <HAL_UART_MspInit+0x30c>)
 8004d1a:	675a      	str	r2, [r3, #116]	@ 0x74
 8004d1c:	4a1f      	ldr	r2, [pc, #124]	@ (8004d9c <HAL_UART_MspInit+0x30c>)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_uart5_tx.Instance = DMA2_Channel1;
 8004d22:	4b20      	ldr	r3, [pc, #128]	@ (8004da4 <HAL_UART_MspInit+0x314>)
 8004d24:	4a20      	ldr	r2, [pc, #128]	@ (8004da8 <HAL_UART_MspInit+0x318>)
 8004d26:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Request = DMA_REQUEST_2;
 8004d28:	4b1e      	ldr	r3, [pc, #120]	@ (8004da4 <HAL_UART_MspInit+0x314>)
 8004d2a:	2202      	movs	r2, #2
 8004d2c:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004d2e:	4b1d      	ldr	r3, [pc, #116]	@ (8004da4 <HAL_UART_MspInit+0x314>)
 8004d30:	2210      	movs	r2, #16
 8004d32:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d34:	4b1b      	ldr	r3, [pc, #108]	@ (8004da4 <HAL_UART_MspInit+0x314>)
 8004d36:	2200      	movs	r2, #0
 8004d38:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004d3a:	4b1a      	ldr	r3, [pc, #104]	@ (8004da4 <HAL_UART_MspInit+0x314>)
 8004d3c:	2280      	movs	r2, #128	@ 0x80
 8004d3e:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d40:	4b18      	ldr	r3, [pc, #96]	@ (8004da4 <HAL_UART_MspInit+0x314>)
 8004d42:	2200      	movs	r2, #0
 8004d44:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d46:	4b17      	ldr	r3, [pc, #92]	@ (8004da4 <HAL_UART_MspInit+0x314>)
 8004d48:	2200      	movs	r2, #0
 8004d4a:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 8004d4c:	4b15      	ldr	r3, [pc, #84]	@ (8004da4 <HAL_UART_MspInit+0x314>)
 8004d4e:	2200      	movs	r2, #0
 8004d50:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004d52:	4b14      	ldr	r3, [pc, #80]	@ (8004da4 <HAL_UART_MspInit+0x314>)
 8004d54:	2200      	movs	r2, #0
 8004d56:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8004d58:	4812      	ldr	r0, [pc, #72]	@ (8004da4 <HAL_UART_MspInit+0x314>)
 8004d5a:	f002 f995 	bl	8007088 <HAL_DMA_Init>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d001      	beq.n	8004d68 <HAL_UART_MspInit+0x2d8>
      Error_Handler();
 8004d64:	f7ff fca8 	bl	80046b8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a0e      	ldr	r2, [pc, #56]	@ (8004da4 <HAL_UART_MspInit+0x314>)
 8004d6c:	671a      	str	r2, [r3, #112]	@ 0x70
 8004d6e:	4a0d      	ldr	r2, [pc, #52]	@ (8004da4 <HAL_UART_MspInit+0x314>)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8004d74:	2200      	movs	r2, #0
 8004d76:	2100      	movs	r1, #0
 8004d78:	2035      	movs	r0, #53	@ 0x35
 8004d7a:	f002 f940 	bl	8006ffe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8004d7e:	2035      	movs	r0, #53	@ 0x35
 8004d80:	f002 f959 	bl	8007036 <HAL_NVIC_EnableIRQ>
}
 8004d84:	bf00      	nop
 8004d86:	37c0      	adds	r7, #192	@ 0xc0
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	40005000 	.word	0x40005000
 8004d90:	40021000 	.word	0x40021000
 8004d94:	48000800 	.word	0x48000800
 8004d98:	48000c00 	.word	0x48000c00
 8004d9c:	20000950 	.word	0x20000950
 8004da0:	4002041c 	.word	0x4002041c
 8004da4:	20000998 	.word	0x20000998
 8004da8:	40020408 	.word	0x40020408

08004dac <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  if(huart->Instance==UART4)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a20      	ldr	r2, [pc, #128]	@ (8004e3c <HAL_UART_MspDeInit+0x90>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d118      	bne.n	8004df0 <HAL_UART_MspDeInit+0x44>
  {
  /* USER CODE BEGIN UART4_MspDeInit 0 */

  /* USER CODE END UART4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 8004dbe:	4b20      	ldr	r3, [pc, #128]	@ (8004e40 <HAL_UART_MspDeInit+0x94>)
 8004dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dc2:	4a1f      	ldr	r2, [pc, #124]	@ (8004e40 <HAL_UART_MspDeInit+0x94>)
 8004dc4:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8004dc8:	6593      	str	r3, [r2, #88]	@ 0x58

    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 8004dca:	2103      	movs	r1, #3
 8004dcc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004dd0:	f002 fe02 	bl	80079d8 <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f002 fa0d 	bl	80071f8 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004de2:	4618      	mov	r0, r3
 8004de4:	f002 fa08 	bl	80071f8 <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 8004de8:	2034      	movs	r0, #52	@ 0x34
 8004dea:	f002 f932 	bl	8007052 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN UART5_MspDeInit 1 */

  /* USER CODE END UART5_MspDeInit 1 */
  }

}
 8004dee:	e020      	b.n	8004e32 <HAL_UART_MspDeInit+0x86>
  else if(huart->Instance==UART5)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a13      	ldr	r2, [pc, #76]	@ (8004e44 <HAL_UART_MspDeInit+0x98>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d11b      	bne.n	8004e32 <HAL_UART_MspDeInit+0x86>
    __HAL_RCC_UART5_CLK_DISABLE();
 8004dfa:	4b11      	ldr	r3, [pc, #68]	@ (8004e40 <HAL_UART_MspDeInit+0x94>)
 8004dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dfe:	4a10      	ldr	r2, [pc, #64]	@ (8004e40 <HAL_UART_MspDeInit+0x94>)
 8004e00:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004e04:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 8004e06:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004e0a:	480f      	ldr	r0, [pc, #60]	@ (8004e48 <HAL_UART_MspDeInit+0x9c>)
 8004e0c:	f002 fde4 	bl	80079d8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 8004e10:	2104      	movs	r1, #4
 8004e12:	480e      	ldr	r0, [pc, #56]	@ (8004e4c <HAL_UART_MspDeInit+0xa0>)
 8004e14:	f002 fde0 	bl	80079d8 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f002 f9eb 	bl	80071f8 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e26:	4618      	mov	r0, r3
 8004e28:	f002 f9e6 	bl	80071f8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 8004e2c:	2035      	movs	r0, #53	@ 0x35
 8004e2e:	f002 f910 	bl	8007052 <HAL_NVIC_DisableIRQ>
}
 8004e32:	bf00      	nop
 8004e34:	3708      	adds	r7, #8
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	40004c00 	.word	0x40004c00
 8004e40:	40021000 	.word	0x40021000
 8004e44:	40005000 	.word	0x40005000
 8004e48:	48000800 	.word	0x48000800
 8004e4c:	48000c00 	.word	0x48000c00

08004e50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e50:	b480      	push	{r7}
 8004e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004e54:	bf00      	nop
 8004e56:	e7fd      	b.n	8004e54 <NMI_Handler+0x4>

08004e58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e5c:	bf00      	nop
 8004e5e:	e7fd      	b.n	8004e5c <HardFault_Handler+0x4>

08004e60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e60:	b480      	push	{r7}
 8004e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e64:	bf00      	nop
 8004e66:	e7fd      	b.n	8004e64 <MemManage_Handler+0x4>

08004e68 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e6c:	bf00      	nop
 8004e6e:	e7fd      	b.n	8004e6c <BusFault_Handler+0x4>

08004e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e70:	b480      	push	{r7}
 8004e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e74:	bf00      	nop
 8004e76:	e7fd      	b.n	8004e74 <UsageFault_Handler+0x4>

08004e78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e7c:	bf00      	nop
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr

08004e86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e86:	b480      	push	{r7}
 8004e88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e8a:	bf00      	nop
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e94:	b480      	push	{r7}
 8004e96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e98:	bf00      	nop
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr

08004ea2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ea2:	b580      	push	{r7, lr}
 8004ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004ea6:	f000 faeb 	bl	8005480 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004eaa:	bf00      	nop
 8004eac:	bd80      	pop	{r7, pc}
	...

08004eb0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004eb4:	4802      	ldr	r0, [pc, #8]	@ (8004ec0 <DMA1_Channel1_IRQHandler+0x10>)
 8004eb6:	f002 fb10 	bl	80074da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004eba:	bf00      	nop
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	20000684 	.word	0x20000684

08004ec4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8004ec8:	4802      	ldr	r0, [pc, #8]	@ (8004ed4 <DMA1_Channel6_IRQHandler+0x10>)
 8004eca:	f002 fb06 	bl	80074da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8004ece:	bf00      	nop
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	20000768 	.word	0x20000768

08004ed8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8004edc:	4802      	ldr	r0, [pc, #8]	@ (8004ee8 <DMA1_Channel7_IRQHandler+0x10>)
 8004ede:	f002 fafc 	bl	80074da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8004ee2:	bf00      	nop
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	bf00      	nop
 8004ee8:	20000720 	.word	0x20000720

08004eec <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004ef0:	4802      	ldr	r0, [pc, #8]	@ (8004efc <ADC1_2_IRQHandler+0x10>)
 8004ef2:	f000 ff1f 	bl	8005d34 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004ef6:	bf00      	nop
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	2000061c 	.word	0x2000061c

08004f00 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004f04:	4802      	ldr	r0, [pc, #8]	@ (8004f10 <I2C1_EV_IRQHandler+0x10>)
 8004f06:	f003 fa43 	bl	8008390 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004f0a:	bf00      	nop
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	200006cc 	.word	0x200006cc

08004f14 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004f18:	4802      	ldr	r0, [pc, #8]	@ (8004f24 <I2C1_ER_IRQHandler+0x10>)
 8004f1a:	f003 fa53 	bl	80083c4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004f1e:	bf00      	nop
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	200006cc 	.word	0x200006cc

08004f28 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004f2c:	4802      	ldr	r0, [pc, #8]	@ (8004f38 <UART4_IRQHandler+0x10>)
 8004f2e:	f007 f9cf 	bl	800c2d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8004f32:	bf00      	nop
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	200007b0 	.word	0x200007b0

08004f3c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8004f40:	4802      	ldr	r0, [pc, #8]	@ (8004f4c <UART5_IRQHandler+0x10>)
 8004f42:	f007 f9c5 	bl	800c2d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8004f46:	bf00      	nop
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	20000838 	.word	0x20000838

08004f50 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004f54:	4802      	ldr	r0, [pc, #8]	@ (8004f60 <TIM6_DAC_IRQHandler+0x10>)
 8004f56:	f006 fdfd 	bl	800bb54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004f5a:	bf00      	nop
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	200009e0 	.word	0x200009e0

08004f64 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8004f68:	4802      	ldr	r0, [pc, #8]	@ (8004f74 <DMA2_Channel1_IRQHandler+0x10>)
 8004f6a:	f002 fab6 	bl	80074da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8004f6e:	bf00      	nop
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	bf00      	nop
 8004f74:	20000998 	.word	0x20000998

08004f78 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8004f7c:	4802      	ldr	r0, [pc, #8]	@ (8004f88 <DMA2_Channel2_IRQHandler+0x10>)
 8004f7e:	f002 faac 	bl	80074da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8004f82:	bf00      	nop
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	20000950 	.word	0x20000950

08004f8c <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8004f90:	4802      	ldr	r0, [pc, #8]	@ (8004f9c <DMA2_Channel3_IRQHandler+0x10>)
 8004f92:	f002 faa2 	bl	80074da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8004f96:	bf00      	nop
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	20000908 	.word	0x20000908

08004fa0 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8004fa4:	4802      	ldr	r0, [pc, #8]	@ (8004fb0 <DMA2_Channel5_IRQHandler+0x10>)
 8004fa6:	f002 fa98 	bl	80074da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 8004faa:	bf00      	nop
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	200008c0 	.word	0x200008c0

08004fb4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004fb8:	4b06      	ldr	r3, [pc, #24]	@ (8004fd4 <SystemInit+0x20>)
 8004fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fbe:	4a05      	ldr	r2, [pc, #20]	@ (8004fd4 <SystemInit+0x20>)
 8004fc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004fc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8004fc8:	bf00      	nop
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
 8004fd2:	bf00      	nop
 8004fd4:	e000ed00 	.word	0xe000ed00

08004fd8 <_Z8tcpInputv>:
uint32_t limitTcpSys	= 21600000/superloop;	// Limite para fijar datos system
bool flagSetSys;							// Indica que se debe enviar system

/*****	INPUT	*****/

void tcpInput(){
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	af00      	add	r7, sp, #0
	tcpData();
 8004fdc:	f000 f840 	bl	8005060 <_Z7tcpDatav>
	tcpSystem();
 8004fe0:	f000 f806 	bl	8004ff0 <_Z9tcpSystemv>
	tcpGps();
 8004fe4:	f000 f89a 	bl	800511c <_Z6tcpGpsv>
	tcpInLora();
 8004fe8:	f000 f872 	bl	80050d0 <_Z9tcpInLorav>
}
 8004fec:	bf00      	nop
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <_Z9tcpSystemv>:
 *
 *	OUTPUT	:	flagSetSys | Indica que se debe enviar un paquete con datos del sistema
 *
 */

void tcpSystem(){
 8004ff0:	b480      	push	{r7}
 8004ff2:	af00      	add	r7, sp, #0
	switch( stateTcpSys ){
 8004ff4:	4b16      	ldr	r3, [pc, #88]	@ (8005050 <_Z9tcpSystemv+0x60>)
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d002      	beq.n	8005002 <_Z9tcpSystemv+0x12>
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d013      	beq.n	8005028 <_Z9tcpSystemv+0x38>
 8005000:	e01c      	b.n	800503c <_Z9tcpSystemv+0x4c>
	/////////////////////////
	// S0 - WAIT FOR LIMIT //
	/////////////////////////

	case 0:
		countTcpSys++;						// Suma 1 al contador
 8005002:	4b14      	ldr	r3, [pc, #80]	@ (8005054 <_Z9tcpSystemv+0x64>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	3301      	adds	r3, #1
 8005008:	4a12      	ldr	r2, [pc, #72]	@ (8005054 <_Z9tcpSystemv+0x64>)
 800500a:	6013      	str	r3, [r2, #0]

		if ( countTcpSys >= limitTcpSys ){	// Si pasa el limite
 800500c:	4b11      	ldr	r3, [pc, #68]	@ (8005054 <_Z9tcpSystemv+0x64>)
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	4b11      	ldr	r3, [pc, #68]	@ (8005058 <_Z9tcpSystemv+0x68>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	429a      	cmp	r2, r3
 8005016:	d303      	bcc.n	8005020 <_Z9tcpSystemv+0x30>
			stateTcpSys	= 1;				// Pasa a S1
 8005018:	4b0d      	ldr	r3, [pc, #52]	@ (8005050 <_Z9tcpSystemv+0x60>)
 800501a:	2201      	movs	r2, #1
 800501c:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateTcpSys	= 0;				// Espera en S0
		}
		break;
 800501e:	e011      	b.n	8005044 <_Z9tcpSystemv+0x54>
			stateTcpSys	= 0;				// Espera en S0
 8005020:	4b0b      	ldr	r3, [pc, #44]	@ (8005050 <_Z9tcpSystemv+0x60>)
 8005022:	2200      	movs	r2, #0
 8005024:	701a      	strb	r2, [r3, #0]
		break;
 8005026:	e00d      	b.n	8005044 <_Z9tcpSystemv+0x54>
	///////////////////
	// S1 - SET DATA //
	///////////////////

	case 1:
		flagSetSys	= 1;	// Indica que se debe enviar datos
 8005028:	4b0c      	ldr	r3, [pc, #48]	@ (800505c <_Z9tcpSystemv+0x6c>)
 800502a:	2201      	movs	r2, #1
 800502c:	701a      	strb	r2, [r3, #0]
		countTcpSys	= 0;	// Reinicia contador
 800502e:	4b09      	ldr	r3, [pc, #36]	@ (8005054 <_Z9tcpSystemv+0x64>)
 8005030:	2200      	movs	r2, #0
 8005032:	601a      	str	r2, [r3, #0]
		stateTcpSys	= 0;	// Vuelve a S0
 8005034:	4b06      	ldr	r3, [pc, #24]	@ (8005050 <_Z9tcpSystemv+0x60>)
 8005036:	2200      	movs	r2, #0
 8005038:	701a      	strb	r2, [r3, #0]
		break;
 800503a:	e003      	b.n	8005044 <_Z9tcpSystemv+0x54>

	default:
		stateTcpSys	= 0;
 800503c:	4b04      	ldr	r3, [pc, #16]	@ (8005050 <_Z9tcpSystemv+0x60>)
 800503e:	2200      	movs	r2, #0
 8005040:	701a      	strb	r2, [r3, #0]
		break;
 8005042:	bf00      	nop
	}
}
 8005044:	bf00      	nop
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	20001159 	.word	0x20001159
 8005054:	2000115c 	.word	0x2000115c
 8005058:	20001160 	.word	0x20001160
 800505c:	20001164 	.word	0x20001164

08005060 <_Z7tcpDatav>:
 *
 *	OUTPUT	:	flagSetData | Indica que se debe enviar
 *
 */

void tcpData(){
 8005060:	b480      	push	{r7}
 8005062:	af00      	add	r7, sp, #0
	switch( stateTcpData ){
 8005064:	4b16      	ldr	r3, [pc, #88]	@ (80050c0 <_Z7tcpDatav+0x60>)
 8005066:	781b      	ldrb	r3, [r3, #0]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d002      	beq.n	8005072 <_Z7tcpDatav+0x12>
 800506c:	2b01      	cmp	r3, #1
 800506e:	d013      	beq.n	8005098 <_Z7tcpDatav+0x38>
 8005070:	e01c      	b.n	80050ac <_Z7tcpDatav+0x4c>
	/////////////////////////
	// S0 - WAIT FOR LIMIT //
	/////////////////////////

	case 0:
		countTcpData++;							// Suma 1 al contador
 8005072:	4b14      	ldr	r3, [pc, #80]	@ (80050c4 <_Z7tcpDatav+0x64>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	3301      	adds	r3, #1
 8005078:	4a12      	ldr	r2, [pc, #72]	@ (80050c4 <_Z7tcpDatav+0x64>)
 800507a:	6013      	str	r3, [r2, #0]

		if ( countTcpData >= limitTcpData ){	// Si pasa el limite
 800507c:	4b11      	ldr	r3, [pc, #68]	@ (80050c4 <_Z7tcpDatav+0x64>)
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	4b11      	ldr	r3, [pc, #68]	@ (80050c8 <_Z7tcpDatav+0x68>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	429a      	cmp	r2, r3
 8005086:	d303      	bcc.n	8005090 <_Z7tcpDatav+0x30>
			stateTcpData	= 1;				// Pasa a S1
 8005088:	4b0d      	ldr	r3, [pc, #52]	@ (80050c0 <_Z7tcpDatav+0x60>)
 800508a:	2201      	movs	r2, #1
 800508c:	701a      	strb	r2, [r3, #0]
		}
		else{									// Si no
			stateTcpData	= 0;				// Espera en S0
		}
		break;
 800508e:	e011      	b.n	80050b4 <_Z7tcpDatav+0x54>
			stateTcpData	= 0;				// Espera en S0
 8005090:	4b0b      	ldr	r3, [pc, #44]	@ (80050c0 <_Z7tcpDatav+0x60>)
 8005092:	2200      	movs	r2, #0
 8005094:	701a      	strb	r2, [r3, #0]
		break;
 8005096:	e00d      	b.n	80050b4 <_Z7tcpDatav+0x54>
	///////////////////
	// S1 - SET DATA //
	///////////////////

	case 1:
		flagSetData		= 1;	// Indica que se debe enviar datos
 8005098:	4b0c      	ldr	r3, [pc, #48]	@ (80050cc <_Z7tcpDatav+0x6c>)
 800509a:	2201      	movs	r2, #1
 800509c:	701a      	strb	r2, [r3, #0]
		countTcpData	= 0;	// Reinicia contador
 800509e:	4b09      	ldr	r3, [pc, #36]	@ (80050c4 <_Z7tcpDatav+0x64>)
 80050a0:	2200      	movs	r2, #0
 80050a2:	601a      	str	r2, [r3, #0]

		stateTcpData	= 0;	// Vuelve a S0
 80050a4:	4b06      	ldr	r3, [pc, #24]	@ (80050c0 <_Z7tcpDatav+0x60>)
 80050a6:	2200      	movs	r2, #0
 80050a8:	701a      	strb	r2, [r3, #0]
		break;
 80050aa:	e003      	b.n	80050b4 <_Z7tcpDatav+0x54>

	default:
		stateTcpData	= 0;
 80050ac:	4b04      	ldr	r3, [pc, #16]	@ (80050c0 <_Z7tcpDatav+0x60>)
 80050ae:	2200      	movs	r2, #0
 80050b0:	701a      	strb	r2, [r3, #0]
		break;
 80050b2:	bf00      	nop
	}
}
 80050b4:	bf00      	nop
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	2000114d 	.word	0x2000114d
 80050c4:	20001150 	.word	0x20001150
 80050c8:	20001154 	.word	0x20001154
 80050cc:	20001158 	.word	0x20001158

080050d0 <_Z9tcpInLorav>:
 *
 *	OUTPUT	:	loraDecision.response()
 *				loraDecision.disable()
 */

void tcpInLora(){
 80050d0:	b580      	push	{r7, lr}
 80050d2:	af00      	add	r7, sp, #0
	if ( loraCheck.check() ){					// Si hay respuesta nueva
 80050d4:	480d      	ldr	r0, [pc, #52]	@ (800510c <_Z9tcpInLorav+0x3c>)
 80050d6:	f7fe fc3a 	bl	800394e <_ZN9loraCheck5checkEv>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d00c      	beq.n	80050fa <_Z9tcpInLorav+0x2a>
		busTcpLora	= loraCheck.response();		// Copia el codigo de respuesta
 80050e0:	480a      	ldr	r0, [pc, #40]	@ (800510c <_Z9tcpInLorav+0x3c>)
 80050e2:	f7fe fc45 	bl	8003970 <_ZN9loraCheck8responseEv>
 80050e6:	4603      	mov	r3, r0
 80050e8:	461a      	mov	r2, r3
 80050ea:	4b09      	ldr	r3, [pc, #36]	@ (8005110 <_Z9tcpInLorav+0x40>)
 80050ec:	701a      	strb	r2, [r3, #0]
		loraDecision.response( busTcpLora );	// Inserta en lora Decision
 80050ee:	4b08      	ldr	r3, [pc, #32]	@ (8005110 <_Z9tcpInLorav+0x40>)
 80050f0:	781b      	ldrb	r3, [r3, #0]
 80050f2:	4619      	mov	r1, r3
 80050f4:	4807      	ldr	r0, [pc, #28]	@ (8005114 <_Z9tcpInLorav+0x44>)
 80050f6:	f7fe fd46 	bl	8003b86 <_ZN12loraDecision8responseEh>
			busTcpLora	= 6;
		}*/

	}

	if ( flagWdLora ){			// Si hay WD
 80050fa:	4b07      	ldr	r3, [pc, #28]	@ (8005118 <_Z9tcpInLorav+0x48>)
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d002      	beq.n	8005108 <_Z9tcpInLorav+0x38>
		loraDecision.disable();	// Deshabilita tcp y app
 8005102:	4804      	ldr	r0, [pc, #16]	@ (8005114 <_Z9tcpInLorav+0x44>)
 8005104:	f7fe fdcf 	bl	8003ca6 <_ZN12loraDecision7disableEv>
	}
}
 8005108:	bf00      	nop
 800510a:	bd80      	pop	{r7, pc}
 800510c:	20000b6c 	.word	0x20000b6c
 8005110:	2000114c 	.word	0x2000114c
 8005114:	20000b80 	.word	0x20000b80
 8005118:	20000534 	.word	0x20000534

0800511c <_Z6tcpGpsv>:
 *
 *	OUTPUT	:	flagGpsSaved
 *				startGps
 */

void tcpGps(){
 800511c:	b480      	push	{r7}
 800511e:	af00      	add	r7, sp, #0
	switch ( stateGpsTcp ){
 8005120:	4b22      	ldr	r3, [pc, #136]	@ (80051ac <_Z6tcpGpsv+0x90>)
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	2b02      	cmp	r3, #2
 8005126:	d021      	beq.n	800516c <_Z6tcpGpsv+0x50>
 8005128:	2b02      	cmp	r3, #2
 800512a:	dc38      	bgt.n	800519e <_Z6tcpGpsv+0x82>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d002      	beq.n	8005136 <_Z6tcpGpsv+0x1a>
 8005130:	2b01      	cmp	r3, #1
 8005132:	d014      	beq.n	800515e <_Z6tcpGpsv+0x42>
			stateGpsTcp	= 2;				// Se queda en S2
		}
		break;

	default:
		break;
 8005134:	e033      	b.n	800519e <_Z6tcpGpsv+0x82>
		if ( savedGps ){		// Si se guardó un valor de GPS
 8005136:	4b1e      	ldr	r3, [pc, #120]	@ (80051b0 <_Z6tcpGpsv+0x94>)
 8005138:	781b      	ldrb	r3, [r3, #0]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d003      	beq.n	8005146 <_Z6tcpGpsv+0x2a>
			stateGpsTcp	= 1;	// Pasa a S1
 800513e:	4b1b      	ldr	r3, [pc, #108]	@ (80051ac <_Z6tcpGpsv+0x90>)
 8005140:	2201      	movs	r2, #1
 8005142:	701a      	strb	r2, [r3, #0]
		break;
 8005144:	e02c      	b.n	80051a0 <_Z6tcpGpsv+0x84>
		else if( stopGps ){		// Si se paró la recepcion de datos
 8005146:	4b1b      	ldr	r3, [pc, #108]	@ (80051b4 <_Z6tcpGpsv+0x98>)
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d003      	beq.n	8005156 <_Z6tcpGpsv+0x3a>
			stateGpsTcp	= 2;	// Pasa a S2
 800514e:	4b17      	ldr	r3, [pc, #92]	@ (80051ac <_Z6tcpGpsv+0x90>)
 8005150:	2202      	movs	r2, #2
 8005152:	701a      	strb	r2, [r3, #0]
		break;
 8005154:	e024      	b.n	80051a0 <_Z6tcpGpsv+0x84>
			stateGpsTcp	= 0;	// Espera en S0
 8005156:	4b15      	ldr	r3, [pc, #84]	@ (80051ac <_Z6tcpGpsv+0x90>)
 8005158:	2200      	movs	r2, #0
 800515a:	701a      	strb	r2, [r3, #0]
		break;
 800515c:	e020      	b.n	80051a0 <_Z6tcpGpsv+0x84>
		flagGpsSaved	= 1;	// Indica que se guardó un mensaje
 800515e:	4b16      	ldr	r3, [pc, #88]	@ (80051b8 <_Z6tcpGpsv+0x9c>)
 8005160:	2201      	movs	r2, #1
 8005162:	701a      	strb	r2, [r3, #0]
		stateGpsTcp		= 2;	// Pasa a S3
 8005164:	4b11      	ldr	r3, [pc, #68]	@ (80051ac <_Z6tcpGpsv+0x90>)
 8005166:	2202      	movs	r2, #2
 8005168:	701a      	strb	r2, [r3, #0]
		break;
 800516a:	e019      	b.n	80051a0 <_Z6tcpGpsv+0x84>
		countGpsTcp++;						// Suma 1 al contador
 800516c:	4b13      	ldr	r3, [pc, #76]	@ (80051bc <_Z6tcpGpsv+0xa0>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	3301      	adds	r3, #1
 8005172:	4a12      	ldr	r2, [pc, #72]	@ (80051bc <_Z6tcpGpsv+0xa0>)
 8005174:	6013      	str	r3, [r2, #0]
		if ( countGpsTcp >= limitGpsTcp ){	// Si pasa el limite
 8005176:	4b11      	ldr	r3, [pc, #68]	@ (80051bc <_Z6tcpGpsv+0xa0>)
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	4b11      	ldr	r3, [pc, #68]	@ (80051c0 <_Z6tcpGpsv+0xa4>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	429a      	cmp	r2, r3
 8005180:	d309      	bcc.n	8005196 <_Z6tcpGpsv+0x7a>
			startGps	= 1;				// Indica inicio de medicion gps
 8005182:	4b10      	ldr	r3, [pc, #64]	@ (80051c4 <_Z6tcpGpsv+0xa8>)
 8005184:	2201      	movs	r2, #1
 8005186:	701a      	strb	r2, [r3, #0]
			countGpsTcp	= 0;				// Reinicia contador
 8005188:	4b0c      	ldr	r3, [pc, #48]	@ (80051bc <_Z6tcpGpsv+0xa0>)
 800518a:	2200      	movs	r2, #0
 800518c:	601a      	str	r2, [r3, #0]
			stateGpsTcp	= 0;				// Vuelve a S0
 800518e:	4b07      	ldr	r3, [pc, #28]	@ (80051ac <_Z6tcpGpsv+0x90>)
 8005190:	2200      	movs	r2, #0
 8005192:	701a      	strb	r2, [r3, #0]
		break;
 8005194:	e004      	b.n	80051a0 <_Z6tcpGpsv+0x84>
			stateGpsTcp	= 2;				// Se queda en S2
 8005196:	4b05      	ldr	r3, [pc, #20]	@ (80051ac <_Z6tcpGpsv+0x90>)
 8005198:	2202      	movs	r2, #2
 800519a:	701a      	strb	r2, [r3, #0]
		break;
 800519c:	e000      	b.n	80051a0 <_Z6tcpGpsv+0x84>
		break;
 800519e:	bf00      	nop
	}
}
 80051a0:	bf00      	nop
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop
 80051ac:	20001141 	.word	0x20001141
 80051b0:	20000ae6 	.word	0x20000ae6
 80051b4:	20000ae5 	.word	0x20000ae5
 80051b8:	20001142 	.word	0x20001142
 80051bc:	20001144 	.word	0x20001144
 80051c0:	20001148 	.word	0x20001148
 80051c4:	20000393 	.word	0x20000393

080051c8 <_Z41__static_initialization_and_destruction_0ii>:
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d11f      	bne.n	8005218 <_Z41__static_initialization_and_destruction_0ii+0x50>
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80051de:	4293      	cmp	r3, r2
 80051e0:	d11a      	bne.n	8005218 <_Z41__static_initialization_and_destruction_0ii+0x50>
uint32_t limitGpsTcp = 43200000/superloop;// Tiempo que esta apagado GPS
 80051e2:	4b10      	ldr	r3, [pc, #64]	@ (8005224 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 80051e4:	781b      	ldrb	r3, [r3, #0]
 80051e6:	461a      	mov	r2, r3
 80051e8:	4b0f      	ldr	r3, [pc, #60]	@ (8005228 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 80051ea:	fb93 f3f2 	sdiv	r3, r3, r2
 80051ee:	461a      	mov	r2, r3
 80051f0:	4b0e      	ldr	r3, [pc, #56]	@ (800522c <_Z41__static_initialization_and_destruction_0ii+0x64>)
 80051f2:	601a      	str	r2, [r3, #0]
uint32_t limitTcpData	= 120000/superloop;	// Limite para fijar datos
 80051f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005224 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	461a      	mov	r2, r3
 80051fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005230 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80051fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8005200:	461a      	mov	r2, r3
 8005202:	4b0c      	ldr	r3, [pc, #48]	@ (8005234 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8005204:	601a      	str	r2, [r3, #0]
uint32_t limitTcpSys	= 21600000/superloop;	// Limite para fijar datos system
 8005206:	4b07      	ldr	r3, [pc, #28]	@ (8005224 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	461a      	mov	r2, r3
 800520c:	4b0a      	ldr	r3, [pc, #40]	@ (8005238 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 800520e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005212:	461a      	mov	r2, r3
 8005214:	4b09      	ldr	r3, [pc, #36]	@ (800523c <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8005216:	601a      	str	r2, [r3, #0]
}
 8005218:	bf00      	nop
 800521a:	370c      	adds	r7, #12
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr
 8005224:	20000395 	.word	0x20000395
 8005228:	02932e00 	.word	0x02932e00
 800522c:	20001148 	.word	0x20001148
 8005230:	0001d4c0 	.word	0x0001d4c0
 8005234:	20001154 	.word	0x20001154
 8005238:	01499700 	.word	0x01499700
 800523c:	20001160 	.word	0x20001160

08005240 <_GLOBAL__sub_I_stateGpsTcp>:
 8005240:	b580      	push	{r7, lr}
 8005242:	af00      	add	r7, sp, #0
 8005244:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8005248:	2001      	movs	r0, #1
 800524a:	f7ff ffbd 	bl	80051c8 <_Z41__static_initialization_and_destruction_0ii>
 800524e:	bd80      	pop	{r7, pc}

08005250 <_Z9tcpOutputv>:
uint16_t countTcpLoraOut;							// Contador para esperar
const uint16_t limitTcpLoraOut	= 1000/superloop;	// Limite para enviar comando

/*****	OUTPUT	*****/

void tcpOutput(){
 8005250:	b580      	push	{r7, lr}
 8005252:	af00      	add	r7, sp, #0
	tcpOutLora();
 8005254:	f000 f802 	bl	800525c <_Z10tcpOutLorav>
}
 8005258:	bf00      	nop
 800525a:	bd80      	pop	{r7, pc}

0800525c <_Z10tcpOutLorav>:

void tcpOutLora(){
 800525c:	b580      	push	{r7, lr}
 800525e:	af00      	add	r7, sp, #0
	switch( stateTpcLoraOut ){
 8005260:	4b2a      	ldr	r3, [pc, #168]	@ (800530c <_Z10tcpOutLorav+0xb0>)
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	2b02      	cmp	r3, #2
 8005266:	d028      	beq.n	80052ba <_Z10tcpOutLorav+0x5e>
 8005268:	2b02      	cmp	r3, #2
 800526a:	dc48      	bgt.n	80052fe <_Z10tcpOutLorav+0xa2>
 800526c:	2b00      	cmp	r3, #0
 800526e:	d002      	beq.n	8005276 <_Z10tcpOutLorav+0x1a>
 8005270:	2b01      	cmp	r3, #1
 8005272:	d00e      	beq.n	8005292 <_Z10tcpOutLorav+0x36>
 8005274:	e043      	b.n	80052fe <_Z10tcpOutLorav+0xa2>
	///////////////////////
	// S0 - WAIT COMMAND //
	///////////////////////

	case 0:
		if ( loraSelect.newCommand() ){	// Si hay nuevo comando
 8005276:	4826      	ldr	r0, [pc, #152]	@ (8005310 <_Z10tcpOutLorav+0xb4>)
 8005278:	f7fe fc41 	bl	8003afe <_ZN10loraSelect10newCommandEv>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d003      	beq.n	800528a <_Z10tcpOutLorav+0x2e>
 			stateTpcLoraOut	= 1;		// Pasa a S1
 8005282:	4b22      	ldr	r3, [pc, #136]	@ (800530c <_Z10tcpOutLorav+0xb0>)
 8005284:	2201      	movs	r2, #1
 8005286:	701a      	strb	r2, [r3, #0]
		}
		else{							// Si no
			stateTpcLoraOut	= 0;		// Queda en S0
		}
		break;
 8005288:	e03d      	b.n	8005306 <_Z10tcpOutLorav+0xaa>
			stateTpcLoraOut	= 0;		// Queda en S0
 800528a:	4b20      	ldr	r3, [pc, #128]	@ (800530c <_Z10tcpOutLorav+0xb0>)
 800528c:	2200      	movs	r2, #0
 800528e:	701a      	strb	r2, [r3, #0]
		break;
 8005290:	e039      	b.n	8005306 <_Z10tcpOutLorav+0xaa>
	////////////////////////
	// S1 - WAIT FOR SEND //
	////////////////////////

	case 1:
		countTcpLoraOut++;							// Suma 1 al contador
 8005292:	4b20      	ldr	r3, [pc, #128]	@ (8005314 <_Z10tcpOutLorav+0xb8>)
 8005294:	881b      	ldrh	r3, [r3, #0]
 8005296:	3301      	adds	r3, #1
 8005298:	b29a      	uxth	r2, r3
 800529a:	4b1e      	ldr	r3, [pc, #120]	@ (8005314 <_Z10tcpOutLorav+0xb8>)
 800529c:	801a      	strh	r2, [r3, #0]

		if ( countTcpLoraOut >= limitTcpLoraOut ){	// Si llega al limite
 800529e:	4b1d      	ldr	r3, [pc, #116]	@ (8005314 <_Z10tcpOutLorav+0xb8>)
 80052a0:	881a      	ldrh	r2, [r3, #0]
 80052a2:	4b1d      	ldr	r3, [pc, #116]	@ (8005318 <_Z10tcpOutLorav+0xbc>)
 80052a4:	881b      	ldrh	r3, [r3, #0]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d303      	bcc.n	80052b2 <_Z10tcpOutLorav+0x56>
			stateTpcLoraOut	= 2;					// Pasa a S2
 80052aa:	4b18      	ldr	r3, [pc, #96]	@ (800530c <_Z10tcpOutLorav+0xb0>)
 80052ac:	2202      	movs	r2, #2
 80052ae:	701a      	strb	r2, [r3, #0]
		}
		else{										// Si no
			stateTpcLoraOut	= 1;					// Queda en S1
		}
		break;
 80052b0:	e029      	b.n	8005306 <_Z10tcpOutLorav+0xaa>
			stateTpcLoraOut	= 1;					// Queda en S1
 80052b2:	4b16      	ldr	r3, [pc, #88]	@ (800530c <_Z10tcpOutLorav+0xb0>)
 80052b4:	2201      	movs	r2, #1
 80052b6:	701a      	strb	r2, [r3, #0]
		break;
 80052b8:	e025      	b.n	8005306 <_Z10tcpOutLorav+0xaa>
	/////////////////////////////
	// S2 - CONFIG BY TRANSMIT //
	/////////////////////////////

	case 2:
		countTcpLoraOut	= 0;										// Reinicia contador
 80052ba:	4b16      	ldr	r3, [pc, #88]	@ (8005314 <_Z10tcpOutLorav+0xb8>)
 80052bc:	2200      	movs	r2, #0
 80052be:	801a      	strh	r2, [r3, #0]

		loraTxCommand0 	= loraSelect.getCommand();					// Guarda comando
 80052c0:	4813      	ldr	r0, [pc, #76]	@ (8005310 <_Z10tcpOutLorav+0xb4>)
 80052c2:	f7fe fc2d 	bl	8003b20 <_ZN10loraSelect10getCommandEv>
 80052c6:	4603      	mov	r3, r0
 80052c8:	4a14      	ldr	r2, [pc, #80]	@ (800531c <_Z10tcpOutLorav+0xc0>)
 80052ca:	6013      	str	r3, [r2, #0]
		sizeTxCommand0	= loraSelect.getCommandSize();				// Guarda tamaño de comando
 80052cc:	4810      	ldr	r0, [pc, #64]	@ (8005310 <_Z10tcpOutLorav+0xb4>)
 80052ce:	f7fe fc33 	bl	8003b38 <_ZN10loraSelect14getCommandSizeEv>
 80052d2:	4603      	mov	r3, r0
 80052d4:	461a      	mov	r2, r3
 80052d6:	4b12      	ldr	r3, [pc, #72]	@ (8005320 <_Z10tcpOutLorav+0xc4>)
 80052d8:	701a      	strb	r2, [r3, #0]

		loraCheck.setIdealResponses( loraSelect.qttyResponses() );	// Guarda largo de lista de respuestas
 80052da:	480d      	ldr	r0, [pc, #52]	@ (8005310 <_Z10tcpOutLorav+0xb4>)
 80052dc:	f7fe fc38 	bl	8003b50 <_ZN10loraSelect13qttyResponsesEv>
 80052e0:	4603      	mov	r3, r0
 80052e2:	4619      	mov	r1, r3
 80052e4:	480f      	ldr	r0, [pc, #60]	@ (8005324 <_Z10tcpOutLorav+0xc8>)
 80052e6:	f7fe fad6 	bl	8003896 <_ZN9loraCheck17setIdealResponsesEh>
		loraDecision.reset();										// Reinicia TCP
 80052ea:	480f      	ldr	r0, [pc, #60]	@ (8005328 <_Z10tcpOutLorav+0xcc>)
 80052ec:	f7fe fcc5 	bl	8003c7a <_ZN12loraDecision5resetEv>
		flagTxLora	= 1;											// Transmite
 80052f0:	4b0e      	ldr	r3, [pc, #56]	@ (800532c <_Z10tcpOutLorav+0xd0>)
 80052f2:	2201      	movs	r2, #1
 80052f4:	701a      	strb	r2, [r3, #0]
		stateTpcLoraOut	= 0;										// Vuelve a S0
 80052f6:	4b05      	ldr	r3, [pc, #20]	@ (800530c <_Z10tcpOutLorav+0xb0>)
 80052f8:	2200      	movs	r2, #0
 80052fa:	701a      	strb	r2, [r3, #0]
		break;
 80052fc:	e003      	b.n	8005306 <_Z10tcpOutLorav+0xaa>

	default:
		stateTpcLoraOut	= 0;
 80052fe:	4b03      	ldr	r3, [pc, #12]	@ (800530c <_Z10tcpOutLorav+0xb0>)
 8005300:	2200      	movs	r2, #0
 8005302:	701a      	strb	r2, [r3, #0]
		break;
 8005304:	bf00      	nop
	}

}
 8005306:	bf00      	nop
 8005308:	bd80      	pop	{r7, pc}
 800530a:	bf00      	nop
 800530c:	2000116d 	.word	0x2000116d
 8005310:	20000b88 	.word	0x20000b88
 8005314:	2000116e 	.word	0x2000116e
 8005318:	20001170 	.word	0x20001170
 800531c:	20001168 	.word	0x20001168
 8005320:	2000116c 	.word	0x2000116c
 8005324:	20000b6c 	.word	0x20000b6c
 8005328:	20000b80 	.word	0x20000b80
 800532c:	200004e9 	.word	0x200004e9

08005330 <_Z41__static_initialization_and_destruction_0ii>:
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2b01      	cmp	r3, #1
 800533e:	d10e      	bne.n	800535e <_Z41__static_initialization_and_destruction_0ii+0x2e>
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005346:	4293      	cmp	r3, r2
 8005348:	d109      	bne.n	800535e <_Z41__static_initialization_and_destruction_0ii+0x2e>
const uint16_t limitTcpLoraOut	= 1000/superloop;	// Limite para enviar comando
 800534a:	4b08      	ldr	r3, [pc, #32]	@ (800536c <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 800534c:	781b      	ldrb	r3, [r3, #0]
 800534e:	461a      	mov	r2, r3
 8005350:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005354:	fb93 f3f2 	sdiv	r3, r3, r2
 8005358:	b29a      	uxth	r2, r3
 800535a:	4b05      	ldr	r3, [pc, #20]	@ (8005370 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800535c:	801a      	strh	r2, [r3, #0]
}
 800535e:	bf00      	nop
 8005360:	370c      	adds	r7, #12
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	20000395 	.word	0x20000395
 8005370:	20001170 	.word	0x20001170

08005374 <_GLOBAL__sub_I_loraTxCommand0>:
 8005374:	b580      	push	{r7, lr}
 8005376:	af00      	add	r7, sp, #0
 8005378:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800537c:	2001      	movs	r0, #1
 800537e:	f7ff ffd7 	bl	8005330 <_Z41__static_initialization_and_destruction_0ii>
 8005382:	bd80      	pop	{r7, pc}

08005384 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005384:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80053bc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005388:	f7ff fe14 	bl	8004fb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800538c:	480c      	ldr	r0, [pc, #48]	@ (80053c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800538e:	490d      	ldr	r1, [pc, #52]	@ (80053c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005390:	4a0d      	ldr	r2, [pc, #52]	@ (80053c8 <LoopForever+0xe>)
  movs r3, #0
 8005392:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005394:	e002      	b.n	800539c <LoopCopyDataInit>

08005396 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005396:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005398:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800539a:	3304      	adds	r3, #4

0800539c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800539c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800539e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80053a0:	d3f9      	bcc.n	8005396 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80053a2:	4a0a      	ldr	r2, [pc, #40]	@ (80053cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80053a4:	4c0a      	ldr	r4, [pc, #40]	@ (80053d0 <LoopForever+0x16>)
  movs r3, #0
 80053a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80053a8:	e001      	b.n	80053ae <LoopFillZerobss>

080053aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80053aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80053ac:	3204      	adds	r2, #4

080053ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80053ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80053b0:	d3fb      	bcc.n	80053aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80053b2:	f008 f9e1 	bl	800d778 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80053b6:	f7fe fce5 	bl	8003d84 <main>

080053ba <LoopForever>:

LoopForever:
    b LoopForever
 80053ba:	e7fe      	b.n	80053ba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80053bc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80053c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80053c4:	200003a4 	.word	0x200003a4
  ldr r2, =_sidata
 80053c8:	0800d854 	.word	0x0800d854
  ldr r2, =_sbss
 80053cc:	200003a4 	.word	0x200003a4
  ldr r4, =_ebss
 80053d0:	20001178 	.word	0x20001178

080053d4 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80053d4:	e7fe      	b.n	80053d4 <ADC3_IRQHandler>

080053d6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80053d6:	b580      	push	{r7, lr}
 80053d8:	b082      	sub	sp, #8
 80053da:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80053dc:	2300      	movs	r3, #0
 80053de:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80053e0:	2003      	movs	r0, #3
 80053e2:	f001 fe01 	bl	8006fe8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80053e6:	200f      	movs	r0, #15
 80053e8:	f000 f80e 	bl	8005408 <HAL_InitTick>
 80053ec:	4603      	mov	r3, r0
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d002      	beq.n	80053f8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	71fb      	strb	r3, [r7, #7]
 80053f6:	e001      	b.n	80053fc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80053f8:	f7ff f998 	bl	800472c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80053fc:	79fb      	ldrb	r3, [r7, #7]
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3708      	adds	r7, #8
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
	...

08005408 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005410:	2300      	movs	r3, #0
 8005412:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005414:	4b17      	ldr	r3, [pc, #92]	@ (8005474 <HAL_InitTick+0x6c>)
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d023      	beq.n	8005464 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800541c:	4b16      	ldr	r3, [pc, #88]	@ (8005478 <HAL_InitTick+0x70>)
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	4b14      	ldr	r3, [pc, #80]	@ (8005474 <HAL_InitTick+0x6c>)
 8005422:	781b      	ldrb	r3, [r3, #0]
 8005424:	4619      	mov	r1, r3
 8005426:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800542a:	fbb3 f3f1 	udiv	r3, r3, r1
 800542e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005432:	4618      	mov	r0, r3
 8005434:	f001 fe1b 	bl	800706e <HAL_SYSTICK_Config>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d10f      	bne.n	800545e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2b0f      	cmp	r3, #15
 8005442:	d809      	bhi.n	8005458 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005444:	2200      	movs	r2, #0
 8005446:	6879      	ldr	r1, [r7, #4]
 8005448:	f04f 30ff 	mov.w	r0, #4294967295
 800544c:	f001 fdd7 	bl	8006ffe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005450:	4a0a      	ldr	r2, [pc, #40]	@ (800547c <HAL_InitTick+0x74>)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6013      	str	r3, [r2, #0]
 8005456:	e007      	b.n	8005468 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	73fb      	strb	r3, [r7, #15]
 800545c:	e004      	b.n	8005468 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	73fb      	strb	r3, [r7, #15]
 8005462:	e001      	b.n	8005468 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005468:	7bfb      	ldrb	r3, [r7, #15]
}
 800546a:	4618      	mov	r0, r3
 800546c:	3710      	adds	r7, #16
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop
 8005474:	200003a0 	.word	0x200003a0
 8005478:	20000398 	.word	0x20000398
 800547c:	2000039c 	.word	0x2000039c

08005480 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005480:	b480      	push	{r7}
 8005482:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005484:	4b06      	ldr	r3, [pc, #24]	@ (80054a0 <HAL_IncTick+0x20>)
 8005486:	781b      	ldrb	r3, [r3, #0]
 8005488:	461a      	mov	r2, r3
 800548a:	4b06      	ldr	r3, [pc, #24]	@ (80054a4 <HAL_IncTick+0x24>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4413      	add	r3, r2
 8005490:	4a04      	ldr	r2, [pc, #16]	@ (80054a4 <HAL_IncTick+0x24>)
 8005492:	6013      	str	r3, [r2, #0]
}
 8005494:	bf00      	nop
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr
 800549e:	bf00      	nop
 80054a0:	200003a0 	.word	0x200003a0
 80054a4:	20001174 	.word	0x20001174

080054a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80054a8:	b480      	push	{r7}
 80054aa:	af00      	add	r7, sp, #0
  return uwTick;
 80054ac:	4b03      	ldr	r3, [pc, #12]	@ (80054bc <HAL_GetTick+0x14>)
 80054ae:	681b      	ldr	r3, [r3, #0]
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr
 80054ba:	bf00      	nop
 80054bc:	20001174 	.word	0x20001174

080054c0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80054c0:	b480      	push	{r7}
 80054c2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80054c4:	4b05      	ldr	r3, [pc, #20]	@ (80054dc <HAL_SuspendTick+0x1c>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a04      	ldr	r2, [pc, #16]	@ (80054dc <HAL_SuspendTick+0x1c>)
 80054ca:	f023 0302 	bic.w	r3, r3, #2
 80054ce:	6013      	str	r3, [r2, #0]
}
 80054d0:	bf00      	nop
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop
 80054dc:	e000e010 	.word	0xe000e010

080054e0 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80054e0:	b480      	push	{r7}
 80054e2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 80054e4:	4b05      	ldr	r3, [pc, #20]	@ (80054fc <HAL_ResumeTick+0x1c>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a04      	ldr	r2, [pc, #16]	@ (80054fc <HAL_ResumeTick+0x1c>)
 80054ea:	f043 0302 	orr.w	r3, r3, #2
 80054ee:	6013      	str	r3, [r2, #0]
}
 80054f0:	bf00      	nop
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
 80054fa:	bf00      	nop
 80054fc:	e000e010 	.word	0xe000e010

08005500 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005500:	b480      	push	{r7}
 8005502:	b083      	sub	sp, #12
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	431a      	orrs	r2, r3
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	609a      	str	r2, [r3, #8]
}
 800551a:	bf00      	nop
 800551c:	370c      	adds	r7, #12
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr

08005526 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005526:	b480      	push	{r7}
 8005528:	b083      	sub	sp, #12
 800552a:	af00      	add	r7, sp, #0
 800552c:	6078      	str	r0, [r7, #4]
 800552e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	431a      	orrs	r2, r3
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	609a      	str	r2, [r3, #8]
}
 8005540:	bf00      	nop
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800555c:	4618      	mov	r0, r3
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005568:	b480      	push	{r7}
 800556a:	b087      	sub	sp, #28
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	607a      	str	r2, [r7, #4]
 8005574:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	3360      	adds	r3, #96	@ 0x60
 800557a:	461a      	mov	r2, r3
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	4413      	add	r3, r2
 8005582:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	4b08      	ldr	r3, [pc, #32]	@ (80055ac <LL_ADC_SetOffset+0x44>)
 800558a:	4013      	ands	r3, r2
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8005592:	683a      	ldr	r2, [r7, #0]
 8005594:	430a      	orrs	r2, r1
 8005596:	4313      	orrs	r3, r2
 8005598:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80055a0:	bf00      	nop
 80055a2:	371c      	adds	r7, #28
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr
 80055ac:	03fff000 	.word	0x03fff000

080055b0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b085      	sub	sp, #20
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
 80055b8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	3360      	adds	r3, #96	@ 0x60
 80055be:	461a      	mov	r2, r3
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	4413      	add	r3, r2
 80055c6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3714      	adds	r7, #20
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80055dc:	b480      	push	{r7}
 80055de:	b087      	sub	sp, #28
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	3360      	adds	r3, #96	@ 0x60
 80055ec:	461a      	mov	r2, r3
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	009b      	lsls	r3, r3, #2
 80055f2:	4413      	add	r3, r2
 80055f4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	431a      	orrs	r2, r3
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005606:	bf00      	nop
 8005608:	371c      	adds	r7, #28
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr

08005612 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005612:	b480      	push	{r7}
 8005614:	b083      	sub	sp, #12
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
 800561a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	695b      	ldr	r3, [r3, #20]
 8005620:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	431a      	orrs	r2, r3
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	615a      	str	r2, [r3, #20]
}
 800562c:	bf00      	nop
 800562e:	370c      	adds	r7, #12
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr

08005638 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005648:	2b00      	cmp	r3, #0
 800564a:	d101      	bne.n	8005650 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800564c:	2301      	movs	r3, #1
 800564e:	e000      	b.n	8005652 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	370c      	adds	r7, #12
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr

0800565e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800565e:	b480      	push	{r7}
 8005660:	b087      	sub	sp, #28
 8005662:	af00      	add	r7, sp, #0
 8005664:	60f8      	str	r0, [r7, #12]
 8005666:	60b9      	str	r1, [r7, #8]
 8005668:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	3330      	adds	r3, #48	@ 0x30
 800566e:	461a      	mov	r2, r3
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	0a1b      	lsrs	r3, r3, #8
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	f003 030c 	and.w	r3, r3, #12
 800567a:	4413      	add	r3, r2
 800567c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	f003 031f 	and.w	r3, r3, #31
 8005688:	211f      	movs	r1, #31
 800568a:	fa01 f303 	lsl.w	r3, r1, r3
 800568e:	43db      	mvns	r3, r3
 8005690:	401a      	ands	r2, r3
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	0e9b      	lsrs	r3, r3, #26
 8005696:	f003 011f 	and.w	r1, r3, #31
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	f003 031f 	and.w	r3, r3, #31
 80056a0:	fa01 f303 	lsl.w	r3, r1, r3
 80056a4:	431a      	orrs	r2, r3
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80056aa:	bf00      	nop
 80056ac:	371c      	adds	r7, #28
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr

080056b6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80056b6:	b480      	push	{r7}
 80056b8:	b083      	sub	sp, #12
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056c2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d101      	bne.n	80056ce <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80056ca:	2301      	movs	r3, #1
 80056cc:	e000      	b.n	80056d0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80056ce:	2300      	movs	r3, #0
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	370c      	adds	r7, #12
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr

080056dc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80056dc:	b480      	push	{r7}
 80056de:	b087      	sub	sp, #28
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	3314      	adds	r3, #20
 80056ec:	461a      	mov	r2, r3
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	0e5b      	lsrs	r3, r3, #25
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	f003 0304 	and.w	r3, r3, #4
 80056f8:	4413      	add	r3, r2
 80056fa:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	0d1b      	lsrs	r3, r3, #20
 8005704:	f003 031f 	and.w	r3, r3, #31
 8005708:	2107      	movs	r1, #7
 800570a:	fa01 f303 	lsl.w	r3, r1, r3
 800570e:	43db      	mvns	r3, r3
 8005710:	401a      	ands	r2, r3
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	0d1b      	lsrs	r3, r3, #20
 8005716:	f003 031f 	and.w	r3, r3, #31
 800571a:	6879      	ldr	r1, [r7, #4]
 800571c:	fa01 f303 	lsl.w	r3, r1, r3
 8005720:	431a      	orrs	r2, r3
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005726:	bf00      	nop
 8005728:	371c      	adds	r7, #28
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr
	...

08005734 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005734:	b480      	push	{r7}
 8005736:	b085      	sub	sp, #20
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800574c:	43db      	mvns	r3, r3
 800574e:	401a      	ands	r2, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f003 0318 	and.w	r3, r3, #24
 8005756:	4908      	ldr	r1, [pc, #32]	@ (8005778 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005758:	40d9      	lsrs	r1, r3
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	400b      	ands	r3, r1
 800575e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005762:	431a      	orrs	r2, r3
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800576a:	bf00      	nop
 800576c:	3714      	adds	r7, #20
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	0007ffff 	.word	0x0007ffff

0800577c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800577c:	b480      	push	{r7}
 800577e:	b083      	sub	sp, #12
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	f003 031f 	and.w	r3, r3, #31
}
 800578c:	4618      	mov	r0, r3
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	370c      	adds	r7, #12
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr

080057b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b083      	sub	sp, #12
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80057c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	6093      	str	r3, [r2, #8]
}
 80057cc:	bf00      	nop
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr

080057d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80057d8:	b480      	push	{r7}
 80057da:	b083      	sub	sp, #12
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80057e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057ec:	d101      	bne.n	80057f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80057ee:	2301      	movs	r3, #1
 80057f0:	e000      	b.n	80057f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005810:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005814:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800581c:	bf00      	nop
 800581e:	370c      	adds	r7, #12
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005838:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800583c:	d101      	bne.n	8005842 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800583e:	2301      	movs	r3, #1
 8005840:	e000      	b.n	8005844 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005842:	2300      	movs	r3, #0
}
 8005844:	4618      	mov	r0, r3
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005860:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005864:	f043 0201 	orr.w	r2, r3, #1
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800586c:	bf00      	nop
 800586e:	370c      	adds	r7, #12
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f003 0301 	and.w	r3, r3, #1
 8005888:	2b01      	cmp	r3, #1
 800588a:	d101      	bne.n	8005890 <LL_ADC_IsEnabled+0x18>
 800588c:	2301      	movs	r3, #1
 800588e:	e000      	b.n	8005892 <LL_ADC_IsEnabled+0x1a>
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	370c      	adds	r7, #12
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr

0800589e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800589e:	b480      	push	{r7}
 80058a0:	b083      	sub	sp, #12
 80058a2:	af00      	add	r7, sp, #0
 80058a4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80058ae:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80058b2:	f043 0204 	orr.w	r2, r3, #4
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80058ba:	bf00      	nop
 80058bc:	370c      	adds	r7, #12
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr

080058c6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80058c6:	b480      	push	{r7}
 80058c8:	b083      	sub	sp, #12
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	f003 0304 	and.w	r3, r3, #4
 80058d6:	2b04      	cmp	r3, #4
 80058d8:	d101      	bne.n	80058de <LL_ADC_REG_IsConversionOngoing+0x18>
 80058da:	2301      	movs	r3, #1
 80058dc:	e000      	b.n	80058e0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80058de:	2300      	movs	r3, #0
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	370c      	adds	r7, #12
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr

080058ec <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f003 0308 	and.w	r3, r3, #8
 80058fc:	2b08      	cmp	r3, #8
 80058fe:	d101      	bne.n	8005904 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005900:	2301      	movs	r3, #1
 8005902:	e000      	b.n	8005906 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	370c      	adds	r7, #12
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr
	...

08005914 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005914:	b590      	push	{r4, r7, lr}
 8005916:	b089      	sub	sp, #36	@ 0x24
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800591c:	2300      	movs	r3, #0
 800591e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005920:	2300      	movs	r3, #0
 8005922:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d101      	bne.n	800592e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e133      	b.n	8005b96 <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005938:	2b00      	cmp	r3, #0
 800593a:	d109      	bne.n	8005950 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f7fe ff19 	bl	8004774 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4618      	mov	r0, r3
 8005956:	f7ff ff3f 	bl	80057d8 <LL_ADC_IsDeepPowerDownEnabled>
 800595a:	4603      	mov	r3, r0
 800595c:	2b00      	cmp	r3, #0
 800595e:	d004      	beq.n	800596a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4618      	mov	r0, r3
 8005966:	f7ff ff25 	bl	80057b4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4618      	mov	r0, r3
 8005970:	f7ff ff5a 	bl	8005828 <LL_ADC_IsInternalRegulatorEnabled>
 8005974:	4603      	mov	r3, r0
 8005976:	2b00      	cmp	r3, #0
 8005978:	d115      	bne.n	80059a6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4618      	mov	r0, r3
 8005980:	f7ff ff3e 	bl	8005800 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005984:	4b86      	ldr	r3, [pc, #536]	@ (8005ba0 <HAL_ADC_Init+0x28c>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	099b      	lsrs	r3, r3, #6
 800598a:	4a86      	ldr	r2, [pc, #536]	@ (8005ba4 <HAL_ADC_Init+0x290>)
 800598c:	fba2 2303 	umull	r2, r3, r2, r3
 8005990:	099b      	lsrs	r3, r3, #6
 8005992:	3301      	adds	r3, #1
 8005994:	005b      	lsls	r3, r3, #1
 8005996:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005998:	e002      	b.n	80059a0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	3b01      	subs	r3, #1
 800599e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d1f9      	bne.n	800599a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7ff ff3c 	bl	8005828 <LL_ADC_IsInternalRegulatorEnabled>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d10d      	bne.n	80059d2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059ba:	f043 0210 	orr.w	r2, r3, #16
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059c6:	f043 0201 	orr.w	r2, r3, #1
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80059ce:	2301      	movs	r3, #1
 80059d0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4618      	mov	r0, r3
 80059d8:	f7ff ff75 	bl	80058c6 <LL_ADC_REG_IsConversionOngoing>
 80059dc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059e2:	f003 0310 	and.w	r3, r3, #16
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	f040 80cc 	bne.w	8005b84 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f040 80c8 	bne.w	8005b84 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059f8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80059fc:	f043 0202 	orr.w	r2, r3, #2
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f7ff ff35 	bl	8005878 <LL_ADC_IsEnabled>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d115      	bne.n	8005a40 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005a14:	4864      	ldr	r0, [pc, #400]	@ (8005ba8 <HAL_ADC_Init+0x294>)
 8005a16:	f7ff ff2f 	bl	8005878 <LL_ADC_IsEnabled>
 8005a1a:	4604      	mov	r4, r0
 8005a1c:	4863      	ldr	r0, [pc, #396]	@ (8005bac <HAL_ADC_Init+0x298>)
 8005a1e:	f7ff ff2b 	bl	8005878 <LL_ADC_IsEnabled>
 8005a22:	4603      	mov	r3, r0
 8005a24:	431c      	orrs	r4, r3
 8005a26:	4862      	ldr	r0, [pc, #392]	@ (8005bb0 <HAL_ADC_Init+0x29c>)
 8005a28:	f7ff ff26 	bl	8005878 <LL_ADC_IsEnabled>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	4323      	orrs	r3, r4
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d105      	bne.n	8005a40 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	4619      	mov	r1, r3
 8005a3a:	485e      	ldr	r0, [pc, #376]	@ (8005bb4 <HAL_ADC_Init+0x2a0>)
 8005a3c:	f7ff fd60 	bl	8005500 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	7e5b      	ldrb	r3, [r3, #25]
 8005a44:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005a4a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005a50:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005a56:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a5e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005a60:	4313      	orrs	r3, r2
 8005a62:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d106      	bne.n	8005a7c <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a72:	3b01      	subs	r3, #1
 8005a74:	045b      	lsls	r3, r3, #17
 8005a76:	69ba      	ldr	r2, [r7, #24]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d009      	beq.n	8005a98 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a88:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a90:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005a92:	69ba      	ldr	r2, [r7, #24]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	68da      	ldr	r2, [r3, #12]
 8005a9e:	4b46      	ldr	r3, [pc, #280]	@ (8005bb8 <HAL_ADC_Init+0x2a4>)
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	6812      	ldr	r2, [r2, #0]
 8005aa6:	69b9      	ldr	r1, [r7, #24]
 8005aa8:	430b      	orrs	r3, r1
 8005aaa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f7ff ff1b 	bl	80058ec <LL_ADC_INJ_IsConversionOngoing>
 8005ab6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d140      	bne.n	8005b40 <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d13d      	bne.n	8005b40 <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	7e1b      	ldrb	r3, [r3, #24]
 8005acc:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005ace:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005ad6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	68db      	ldr	r3, [r3, #12]
 8005ae2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005ae6:	f023 0306 	bic.w	r3, r3, #6
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	6812      	ldr	r2, [r2, #0]
 8005aee:	69b9      	ldr	r1, [r7, #24]
 8005af0:	430b      	orrs	r3, r1
 8005af2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d118      	bne.n	8005b30 <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	691b      	ldr	r3, [r3, #16]
 8005b04:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005b08:	f023 0304 	bic.w	r3, r3, #4
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005b14:	4311      	orrs	r1, r2
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005b1a:	4311      	orrs	r1, r2
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005b20:	430a      	orrs	r2, r1
 8005b22:	431a      	orrs	r2, r3
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f042 0201 	orr.w	r2, r2, #1
 8005b2c:	611a      	str	r2, [r3, #16]
 8005b2e:	e007      	b.n	8005b40 <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	691a      	ldr	r2, [r3, #16]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f022 0201 	bic.w	r2, r2, #1
 8005b3e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	691b      	ldr	r3, [r3, #16]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d10c      	bne.n	8005b62 <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b4e:	f023 010f 	bic.w	r1, r3, #15
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	69db      	ldr	r3, [r3, #28]
 8005b56:	1e5a      	subs	r2, r3, #1
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	430a      	orrs	r2, r1
 8005b5e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b60:	e007      	b.n	8005b72 <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f022 020f 	bic.w	r2, r2, #15
 8005b70:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b76:	f023 0303 	bic.w	r3, r3, #3
 8005b7a:	f043 0201 	orr.w	r2, r3, #1
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	659a      	str	r2, [r3, #88]	@ 0x58
 8005b82:	e007      	b.n	8005b94 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b88:	f043 0210 	orr.w	r2, r3, #16
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005b94:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3724      	adds	r7, #36	@ 0x24
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd90      	pop	{r4, r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	20000398 	.word	0x20000398
 8005ba4:	053e2d63 	.word	0x053e2d63
 8005ba8:	50040000 	.word	0x50040000
 8005bac:	50040100 	.word	0x50040100
 8005bb0:	50040200 	.word	0x50040200
 8005bb4:	50040300 	.word	0x50040300
 8005bb8:	fff0c007 	.word	0xfff0c007

08005bbc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b086      	sub	sp, #24
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	60b9      	str	r1, [r7, #8]
 8005bc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005bc8:	4853      	ldr	r0, [pc, #332]	@ (8005d18 <HAL_ADC_Start_DMA+0x15c>)
 8005bca:	f7ff fdd7 	bl	800577c <LL_ADC_GetMultimode>
 8005bce:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f7ff fe76 	bl	80058c6 <LL_ADC_REG_IsConversionOngoing>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	f040 8093 	bne.w	8005d08 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d101      	bne.n	8005bf0 <HAL_ADC_Start_DMA+0x34>
 8005bec:	2302      	movs	r3, #2
 8005bee:	e08e      	b.n	8005d0e <HAL_ADC_Start_DMA+0x152>
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a47      	ldr	r2, [pc, #284]	@ (8005d1c <HAL_ADC_Start_DMA+0x160>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d008      	beq.n	8005c14 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d005      	beq.n	8005c14 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	2b05      	cmp	r3, #5
 8005c0c:	d002      	beq.n	8005c14 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	2b09      	cmp	r3, #9
 8005c12:	d172      	bne.n	8005cfa <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005c14:	68f8      	ldr	r0, [r7, #12]
 8005c16:	f000 fed1 	bl	80069bc <ADC_Enable>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005c1e:	7dfb      	ldrb	r3, [r7, #23]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d165      	bne.n	8005cf0 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c28:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005c2c:	f023 0301 	bic.w	r3, r3, #1
 8005c30:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a38      	ldr	r2, [pc, #224]	@ (8005d20 <HAL_ADC_Start_DMA+0x164>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d002      	beq.n	8005c48 <HAL_ADC_Start_DMA+0x8c>
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	e000      	b.n	8005c4a <HAL_ADC_Start_DMA+0x8e>
 8005c48:	4b36      	ldr	r3, [pc, #216]	@ (8005d24 <HAL_ADC_Start_DMA+0x168>)
 8005c4a:	68fa      	ldr	r2, [r7, #12]
 8005c4c:	6812      	ldr	r2, [r2, #0]
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d002      	beq.n	8005c58 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d105      	bne.n	8005c64 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c5c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d006      	beq.n	8005c7e <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c74:	f023 0206 	bic.w	r2, r3, #6
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005c7c:	e002      	b.n	8005c84 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2200      	movs	r2, #0
 8005c82:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c88:	4a27      	ldr	r2, [pc, #156]	@ (8005d28 <HAL_ADC_Start_DMA+0x16c>)
 8005c8a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c90:	4a26      	ldr	r2, [pc, #152]	@ (8005d2c <HAL_ADC_Start_DMA+0x170>)
 8005c92:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c98:	4a25      	ldr	r2, [pc, #148]	@ (8005d30 <HAL_ADC_Start_DMA+0x174>)
 8005c9a:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	221c      	movs	r2, #28
 8005ca2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	685a      	ldr	r2, [r3, #4]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f042 0210 	orr.w	r2, r2, #16
 8005cba:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	68da      	ldr	r2, [r3, #12]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f042 0201 	orr.w	r2, r2, #1
 8005cca:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	3340      	adds	r3, #64	@ 0x40
 8005cd6:	4619      	mov	r1, r3
 8005cd8:	68ba      	ldr	r2, [r7, #8]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f001 fb1e 	bl	800731c <HAL_DMA_Start_IT>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f7ff fdd8 	bl	800589e <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005cee:	e00d      	b.n	8005d0c <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      if (tmp_hal_status == HAL_OK)
 8005cf8:	e008      	b.n	8005d0c <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2200      	movs	r2, #0
 8005d02:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8005d06:	e001      	b.n	8005d0c <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005d08:	2302      	movs	r3, #2
 8005d0a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005d0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3718      	adds	r7, #24
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}
 8005d16:	bf00      	nop
 8005d18:	50040300 	.word	0x50040300
 8005d1c:	50040200 	.word	0x50040200
 8005d20:	50040100 	.word	0x50040100
 8005d24:	50040000 	.word	0x50040000
 8005d28:	08006ac9 	.word	0x08006ac9
 8005d2c:	08006ba1 	.word	0x08006ba1
 8005d30:	08006bbd 	.word	0x08006bbd

08005d34 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b08a      	sub	sp, #40	@ 0x28
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d50:	4882      	ldr	r0, [pc, #520]	@ (8005f5c <HAL_ADC_IRQHandler+0x228>)
 8005d52:	f7ff fd13 	bl	800577c <LL_ADC_GetMultimode>
 8005d56:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005d58:	69fb      	ldr	r3, [r7, #28]
 8005d5a:	f003 0302 	and.w	r3, r3, #2
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d017      	beq.n	8005d92 <HAL_ADC_IRQHandler+0x5e>
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	f003 0302 	and.w	r3, r3, #2
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d012      	beq.n	8005d92 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d70:	f003 0310 	and.w	r3, r3, #16
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d105      	bne.n	8005d84 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d7c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f000 ff81 	bl	8006c8c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2202      	movs	r2, #2
 8005d90:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	f003 0304 	and.w	r3, r3, #4
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d004      	beq.n	8005da6 <HAL_ADC_IRQHandler+0x72>
 8005d9c:	69bb      	ldr	r3, [r7, #24]
 8005d9e:	f003 0304 	and.w	r3, r3, #4
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d10a      	bne.n	8005dbc <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f000 8083 	beq.w	8005eb8 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005db2:	69bb      	ldr	r3, [r7, #24]
 8005db4:	f003 0308 	and.w	r3, r3, #8
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d07d      	beq.n	8005eb8 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dc0:	f003 0310 	and.w	r3, r3, #16
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d105      	bne.n	8005dd4 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dcc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f7ff fc2d 	bl	8005638 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d062      	beq.n	8005eaa <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a5d      	ldr	r2, [pc, #372]	@ (8005f60 <HAL_ADC_IRQHandler+0x22c>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d002      	beq.n	8005df4 <HAL_ADC_IRQHandler+0xc0>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	e000      	b.n	8005df6 <HAL_ADC_IRQHandler+0xc2>
 8005df4:	4b5b      	ldr	r3, [pc, #364]	@ (8005f64 <HAL_ADC_IRQHandler+0x230>)
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	6812      	ldr	r2, [r2, #0]
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d008      	beq.n	8005e10 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d005      	beq.n	8005e10 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	2b05      	cmp	r3, #5
 8005e08:	d002      	beq.n	8005e10 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	2b09      	cmp	r3, #9
 8005e0e:	d104      	bne.n	8005e1a <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	623b      	str	r3, [r7, #32]
 8005e18:	e00c      	b.n	8005e34 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a50      	ldr	r2, [pc, #320]	@ (8005f60 <HAL_ADC_IRQHandler+0x22c>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d002      	beq.n	8005e2a <HAL_ADC_IRQHandler+0xf6>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	e000      	b.n	8005e2c <HAL_ADC_IRQHandler+0xf8>
 8005e2a:	4b4e      	ldr	r3, [pc, #312]	@ (8005f64 <HAL_ADC_IRQHandler+0x230>)
 8005e2c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005e34:	6a3b      	ldr	r3, [r7, #32]
 8005e36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d135      	bne.n	8005eaa <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 0308 	and.w	r3, r3, #8
 8005e48:	2b08      	cmp	r3, #8
 8005e4a:	d12e      	bne.n	8005eaa <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4618      	mov	r0, r3
 8005e52:	f7ff fd38 	bl	80058c6 <LL_ADC_REG_IsConversionOngoing>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d11a      	bne.n	8005e92 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	685a      	ldr	r2, [r3, #4]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f022 020c 	bic.w	r2, r2, #12
 8005e6a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e70:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d112      	bne.n	8005eaa <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e88:	f043 0201 	orr.w	r2, r3, #1
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	659a      	str	r2, [r3, #88]	@ 0x58
 8005e90:	e00b      	b.n	8005eaa <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e96:	f043 0210 	orr.w	r2, r3, #16
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ea2:	f043 0201 	orr.w	r2, r3, #1
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f7fe fb7c 	bl	80045a8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	220c      	movs	r2, #12
 8005eb6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005eb8:	69fb      	ldr	r3, [r7, #28]
 8005eba:	f003 0320 	and.w	r3, r3, #32
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d004      	beq.n	8005ecc <HAL_ADC_IRQHandler+0x198>
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	f003 0320 	and.w	r3, r3, #32
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d10b      	bne.n	8005ee4 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	f000 809f 	beq.w	8006016 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005ed8:	69bb      	ldr	r3, [r7, #24]
 8005eda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	f000 8099 	beq.w	8006016 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ee8:	f003 0310 	and.w	r3, r3, #16
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d105      	bne.n	8005efc <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ef4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4618      	mov	r0, r3
 8005f02:	f7ff fbd8 	bl	80056b6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005f06:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f7ff fb93 	bl	8005638 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005f12:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a11      	ldr	r2, [pc, #68]	@ (8005f60 <HAL_ADC_IRQHandler+0x22c>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d002      	beq.n	8005f24 <HAL_ADC_IRQHandler+0x1f0>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	e000      	b.n	8005f26 <HAL_ADC_IRQHandler+0x1f2>
 8005f24:	4b0f      	ldr	r3, [pc, #60]	@ (8005f64 <HAL_ADC_IRQHandler+0x230>)
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	6812      	ldr	r2, [r2, #0]
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d008      	beq.n	8005f40 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d005      	beq.n	8005f40 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	2b06      	cmp	r3, #6
 8005f38:	d002      	beq.n	8005f40 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	2b07      	cmp	r3, #7
 8005f3e:	d104      	bne.n	8005f4a <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	623b      	str	r3, [r7, #32]
 8005f48:	e013      	b.n	8005f72 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a04      	ldr	r2, [pc, #16]	@ (8005f60 <HAL_ADC_IRQHandler+0x22c>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d009      	beq.n	8005f68 <HAL_ADC_IRQHandler+0x234>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	e007      	b.n	8005f6a <HAL_ADC_IRQHandler+0x236>
 8005f5a:	bf00      	nop
 8005f5c:	50040300 	.word	0x50040300
 8005f60:	50040100 	.word	0x50040100
 8005f64:	50040000 	.word	0x50040000
 8005f68:	4b7d      	ldr	r3, [pc, #500]	@ (8006160 <HAL_ADC_IRQHandler+0x42c>)
 8005f6a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d047      	beq.n	8006008 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005f78:	6a3b      	ldr	r3, [r7, #32]
 8005f7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d007      	beq.n	8005f92 <HAL_ADC_IRQHandler+0x25e>
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d03f      	beq.n	8006008 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005f88:	6a3b      	ldr	r3, [r7, #32]
 8005f8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d13a      	bne.n	8006008 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f9c:	2b40      	cmp	r3, #64	@ 0x40
 8005f9e:	d133      	bne.n	8006008 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005fa0:	6a3b      	ldr	r3, [r7, #32]
 8005fa2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d12e      	bne.n	8006008 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f7ff fc9c 	bl	80058ec <LL_ADC_INJ_IsConversionOngoing>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d11a      	bne.n	8005ff0 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	685a      	ldr	r2, [r3, #4]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005fc8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fce:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d112      	bne.n	8006008 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fe6:	f043 0201 	orr.w	r2, r3, #1
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	659a      	str	r2, [r3, #88]	@ 0x58
 8005fee:	e00b      	b.n	8006008 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ff4:	f043 0210 	orr.w	r2, r3, #16
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006000:	f043 0201 	orr.w	r2, r3, #1
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 fe17 	bl	8006c3c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2260      	movs	r2, #96	@ 0x60
 8006014:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800601c:	2b00      	cmp	r3, #0
 800601e:	d011      	beq.n	8006044 <HAL_ADC_IRQHandler+0x310>
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006026:	2b00      	cmp	r3, #0
 8006028:	d00c      	beq.n	8006044 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800602e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 f8a0 	bl	800617c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	2280      	movs	r2, #128	@ 0x80
 8006042:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800604a:	2b00      	cmp	r3, #0
 800604c:	d012      	beq.n	8006074 <HAL_ADC_IRQHandler+0x340>
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006054:	2b00      	cmp	r3, #0
 8006056:	d00d      	beq.n	8006074 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800605c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f000 fdfd 	bl	8006c64 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006072:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800607a:	2b00      	cmp	r3, #0
 800607c:	d012      	beq.n	80060a4 <HAL_ADC_IRQHandler+0x370>
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006084:	2b00      	cmp	r3, #0
 8006086:	d00d      	beq.n	80060a4 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800608c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	f000 fdef 	bl	8006c78 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80060a2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	f003 0310 	and.w	r3, r3, #16
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d036      	beq.n	800611c <HAL_ADC_IRQHandler+0x3e8>
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	f003 0310 	and.w	r3, r3, #16
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d031      	beq.n	800611c <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d102      	bne.n	80060c6 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80060c0:	2301      	movs	r3, #1
 80060c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80060c4:	e014      	b.n	80060f0 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d008      	beq.n	80060de <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80060cc:	4825      	ldr	r0, [pc, #148]	@ (8006164 <HAL_ADC_IRQHandler+0x430>)
 80060ce:	f7ff fb63 	bl	8005798 <LL_ADC_GetMultiDMATransfer>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d00b      	beq.n	80060f0 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80060d8:	2301      	movs	r3, #1
 80060da:	627b      	str	r3, [r7, #36]	@ 0x24
 80060dc:	e008      	b.n	80060f0 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d001      	beq.n	80060f0 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80060ec:	2301      	movs	r3, #1
 80060ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80060f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	d10e      	bne.n	8006114 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060fa:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006106:	f043 0202 	orr.w	r2, r3, #2
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 f83e 	bl	8006190 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2210      	movs	r2, #16
 800611a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006122:	2b00      	cmp	r3, #0
 8006124:	d018      	beq.n	8006158 <HAL_ADC_IRQHandler+0x424>
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800612c:	2b00      	cmp	r3, #0
 800612e:	d013      	beq.n	8006158 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006134:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006140:	f043 0208 	orr.w	r2, r3, #8
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006150:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f000 fd7c 	bl	8006c50 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8006158:	bf00      	nop
 800615a:	3728      	adds	r7, #40	@ 0x28
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}
 8006160:	50040000 	.word	0x50040000
 8006164:	50040300 	.word	0x50040300

08006168 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006170:	bf00      	nop
 8006172:	370c      	adds	r7, #12
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr

0800617c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800617c:	b480      	push	{r7}
 800617e:	b083      	sub	sp, #12
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006184:	bf00      	nop
 8006186:	370c      	adds	r7, #12
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr

08006190 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006190:	b480      	push	{r7}
 8006192:	b083      	sub	sp, #12
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006198:	bf00      	nop
 800619a:	370c      	adds	r7, #12
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b0b6      	sub	sp, #216	@ 0xd8
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80061ae:	2300      	movs	r3, #0
 80061b0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80061b4:	2300      	movs	r3, #0
 80061b6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d101      	bne.n	80061c6 <HAL_ADC_ConfigChannel+0x22>
 80061c2:	2302      	movs	r3, #2
 80061c4:	e3e3      	b.n	800698e <HAL_ADC_ConfigChannel+0x7ea>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4618      	mov	r0, r3
 80061d4:	f7ff fb77 	bl	80058c6 <LL_ADC_REG_IsConversionOngoing>
 80061d8:	4603      	mov	r3, r0
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f040 83c4 	bne.w	8006968 <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	2b05      	cmp	r3, #5
 80061ee:	d824      	bhi.n	800623a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	3b02      	subs	r3, #2
 80061f6:	2b03      	cmp	r3, #3
 80061f8:	d81b      	bhi.n	8006232 <HAL_ADC_ConfigChannel+0x8e>
 80061fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006200 <HAL_ADC_ConfigChannel+0x5c>)
 80061fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006200:	08006211 	.word	0x08006211
 8006204:	08006219 	.word	0x08006219
 8006208:	08006221 	.word	0x08006221
 800620c:	08006229 	.word	0x08006229
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8006210:	230c      	movs	r3, #12
 8006212:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006216:	e010      	b.n	800623a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8006218:	2312      	movs	r3, #18
 800621a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800621e:	e00c      	b.n	800623a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8006220:	2318      	movs	r3, #24
 8006222:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006226:	e008      	b.n	800623a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8006228:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800622c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006230:	e003      	b.n	800623a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8006232:	2306      	movs	r3, #6
 8006234:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006238:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6818      	ldr	r0, [r3, #0]
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	461a      	mov	r2, r3
 8006244:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8006248:	f7ff fa09 	bl	800565e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4618      	mov	r0, r3
 8006252:	f7ff fb38 	bl	80058c6 <LL_ADC_REG_IsConversionOngoing>
 8006256:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4618      	mov	r0, r3
 8006260:	f7ff fb44 	bl	80058ec <LL_ADC_INJ_IsConversionOngoing>
 8006264:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006268:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800626c:	2b00      	cmp	r3, #0
 800626e:	f040 81bf 	bne.w	80065f0 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006272:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006276:	2b00      	cmp	r3, #0
 8006278:	f040 81ba 	bne.w	80065f0 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006284:	d10f      	bne.n	80062a6 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6818      	ldr	r0, [r3, #0]
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	2200      	movs	r2, #0
 8006290:	4619      	mov	r1, r3
 8006292:	f7ff fa23 	bl	80056dc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800629e:	4618      	mov	r0, r3
 80062a0:	f7ff f9b7 	bl	8005612 <LL_ADC_SetSamplingTimeCommonConfig>
 80062a4:	e00e      	b.n	80062c4 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6818      	ldr	r0, [r3, #0]
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	6819      	ldr	r1, [r3, #0]
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	461a      	mov	r2, r3
 80062b4:	f7ff fa12 	bl	80056dc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2100      	movs	r1, #0
 80062be:	4618      	mov	r0, r3
 80062c0:	f7ff f9a7 	bl	8005612 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	695a      	ldr	r2, [r3, #20]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	68db      	ldr	r3, [r3, #12]
 80062ce:	08db      	lsrs	r3, r3, #3
 80062d0:	f003 0303 	and.w	r3, r3, #3
 80062d4:	005b      	lsls	r3, r3, #1
 80062d6:	fa02 f303 	lsl.w	r3, r2, r3
 80062da:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	691b      	ldr	r3, [r3, #16]
 80062e2:	2b04      	cmp	r3, #4
 80062e4:	d00a      	beq.n	80062fc <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6818      	ldr	r0, [r3, #0]
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	6919      	ldr	r1, [r3, #16]
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80062f6:	f7ff f937 	bl	8005568 <LL_ADC_SetOffset>
 80062fa:	e179      	b.n	80065f0 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	2100      	movs	r1, #0
 8006302:	4618      	mov	r0, r3
 8006304:	f7ff f954 	bl	80055b0 <LL_ADC_GetOffsetChannel>
 8006308:	4603      	mov	r3, r0
 800630a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800630e:	2b00      	cmp	r3, #0
 8006310:	d10a      	bne.n	8006328 <HAL_ADC_ConfigChannel+0x184>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	2100      	movs	r1, #0
 8006318:	4618      	mov	r0, r3
 800631a:	f7ff f949 	bl	80055b0 <LL_ADC_GetOffsetChannel>
 800631e:	4603      	mov	r3, r0
 8006320:	0e9b      	lsrs	r3, r3, #26
 8006322:	f003 021f 	and.w	r2, r3, #31
 8006326:	e01e      	b.n	8006366 <HAL_ADC_ConfigChannel+0x1c2>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2100      	movs	r1, #0
 800632e:	4618      	mov	r0, r3
 8006330:	f7ff f93e 	bl	80055b0 <LL_ADC_GetOffsetChannel>
 8006334:	4603      	mov	r3, r0
 8006336:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800633a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800633e:	fa93 f3a3 	rbit	r3, r3
 8006342:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006346:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800634a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800634e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006352:	2b00      	cmp	r3, #0
 8006354:	d101      	bne.n	800635a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8006356:	2320      	movs	r3, #32
 8006358:	e004      	b.n	8006364 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800635a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800635e:	fab3 f383 	clz	r3, r3
 8006362:	b2db      	uxtb	r3, r3
 8006364:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800636e:	2b00      	cmp	r3, #0
 8006370:	d105      	bne.n	800637e <HAL_ADC_ConfigChannel+0x1da>
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	0e9b      	lsrs	r3, r3, #26
 8006378:	f003 031f 	and.w	r3, r3, #31
 800637c:	e018      	b.n	80063b0 <HAL_ADC_ConfigChannel+0x20c>
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006386:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800638a:	fa93 f3a3 	rbit	r3, r3
 800638e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8006392:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006396:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800639a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d101      	bne.n	80063a6 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80063a2:	2320      	movs	r3, #32
 80063a4:	e004      	b.n	80063b0 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80063a6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80063aa:	fab3 f383 	clz	r3, r3
 80063ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d106      	bne.n	80063c2 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2200      	movs	r2, #0
 80063ba:	2100      	movs	r1, #0
 80063bc:	4618      	mov	r0, r3
 80063be:	f7ff f90d 	bl	80055dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	2101      	movs	r1, #1
 80063c8:	4618      	mov	r0, r3
 80063ca:	f7ff f8f1 	bl	80055b0 <LL_ADC_GetOffsetChannel>
 80063ce:	4603      	mov	r3, r0
 80063d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d10a      	bne.n	80063ee <HAL_ADC_ConfigChannel+0x24a>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2101      	movs	r1, #1
 80063de:	4618      	mov	r0, r3
 80063e0:	f7ff f8e6 	bl	80055b0 <LL_ADC_GetOffsetChannel>
 80063e4:	4603      	mov	r3, r0
 80063e6:	0e9b      	lsrs	r3, r3, #26
 80063e8:	f003 021f 	and.w	r2, r3, #31
 80063ec:	e01e      	b.n	800642c <HAL_ADC_ConfigChannel+0x288>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	2101      	movs	r1, #1
 80063f4:	4618      	mov	r0, r3
 80063f6:	f7ff f8db 	bl	80055b0 <LL_ADC_GetOffsetChannel>
 80063fa:	4603      	mov	r3, r0
 80063fc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006400:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006404:	fa93 f3a3 	rbit	r3, r3
 8006408:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800640c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006410:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8006414:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006418:	2b00      	cmp	r3, #0
 800641a:	d101      	bne.n	8006420 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 800641c:	2320      	movs	r3, #32
 800641e:	e004      	b.n	800642a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8006420:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006424:	fab3 f383 	clz	r3, r3
 8006428:	b2db      	uxtb	r3, r3
 800642a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006434:	2b00      	cmp	r3, #0
 8006436:	d105      	bne.n	8006444 <HAL_ADC_ConfigChannel+0x2a0>
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	0e9b      	lsrs	r3, r3, #26
 800643e:	f003 031f 	and.w	r3, r3, #31
 8006442:	e018      	b.n	8006476 <HAL_ADC_ConfigChannel+0x2d2>
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800644c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006450:	fa93 f3a3 	rbit	r3, r3
 8006454:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8006458:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800645c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8006460:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006464:	2b00      	cmp	r3, #0
 8006466:	d101      	bne.n	800646c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8006468:	2320      	movs	r3, #32
 800646a:	e004      	b.n	8006476 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 800646c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006470:	fab3 f383 	clz	r3, r3
 8006474:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006476:	429a      	cmp	r2, r3
 8006478:	d106      	bne.n	8006488 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	2200      	movs	r2, #0
 8006480:	2101      	movs	r1, #1
 8006482:	4618      	mov	r0, r3
 8006484:	f7ff f8aa 	bl	80055dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	2102      	movs	r1, #2
 800648e:	4618      	mov	r0, r3
 8006490:	f7ff f88e 	bl	80055b0 <LL_ADC_GetOffsetChannel>
 8006494:	4603      	mov	r3, r0
 8006496:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800649a:	2b00      	cmp	r3, #0
 800649c:	d10a      	bne.n	80064b4 <HAL_ADC_ConfigChannel+0x310>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2102      	movs	r1, #2
 80064a4:	4618      	mov	r0, r3
 80064a6:	f7ff f883 	bl	80055b0 <LL_ADC_GetOffsetChannel>
 80064aa:	4603      	mov	r3, r0
 80064ac:	0e9b      	lsrs	r3, r3, #26
 80064ae:	f003 021f 	and.w	r2, r3, #31
 80064b2:	e01e      	b.n	80064f2 <HAL_ADC_ConfigChannel+0x34e>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2102      	movs	r1, #2
 80064ba:	4618      	mov	r0, r3
 80064bc:	f7ff f878 	bl	80055b0 <LL_ADC_GetOffsetChannel>
 80064c0:	4603      	mov	r3, r0
 80064c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80064ca:	fa93 f3a3 	rbit	r3, r3
 80064ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80064d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80064d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80064da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d101      	bne.n	80064e6 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80064e2:	2320      	movs	r3, #32
 80064e4:	e004      	b.n	80064f0 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80064e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80064ea:	fab3 f383 	clz	r3, r3
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d105      	bne.n	800650a <HAL_ADC_ConfigChannel+0x366>
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	0e9b      	lsrs	r3, r3, #26
 8006504:	f003 031f 	and.w	r3, r3, #31
 8006508:	e014      	b.n	8006534 <HAL_ADC_ConfigChannel+0x390>
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006510:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006512:	fa93 f3a3 	rbit	r3, r3
 8006516:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8006518:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800651a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800651e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006522:	2b00      	cmp	r3, #0
 8006524:	d101      	bne.n	800652a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8006526:	2320      	movs	r3, #32
 8006528:	e004      	b.n	8006534 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800652a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800652e:	fab3 f383 	clz	r3, r3
 8006532:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006534:	429a      	cmp	r2, r3
 8006536:	d106      	bne.n	8006546 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2200      	movs	r2, #0
 800653e:	2102      	movs	r1, #2
 8006540:	4618      	mov	r0, r3
 8006542:	f7ff f84b 	bl	80055dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2103      	movs	r1, #3
 800654c:	4618      	mov	r0, r3
 800654e:	f7ff f82f 	bl	80055b0 <LL_ADC_GetOffsetChannel>
 8006552:	4603      	mov	r3, r0
 8006554:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006558:	2b00      	cmp	r3, #0
 800655a:	d10a      	bne.n	8006572 <HAL_ADC_ConfigChannel+0x3ce>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	2103      	movs	r1, #3
 8006562:	4618      	mov	r0, r3
 8006564:	f7ff f824 	bl	80055b0 <LL_ADC_GetOffsetChannel>
 8006568:	4603      	mov	r3, r0
 800656a:	0e9b      	lsrs	r3, r3, #26
 800656c:	f003 021f 	and.w	r2, r3, #31
 8006570:	e017      	b.n	80065a2 <HAL_ADC_ConfigChannel+0x3fe>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	2103      	movs	r1, #3
 8006578:	4618      	mov	r0, r3
 800657a:	f7ff f819 	bl	80055b0 <LL_ADC_GetOffsetChannel>
 800657e:	4603      	mov	r3, r0
 8006580:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006582:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006584:	fa93 f3a3 	rbit	r3, r3
 8006588:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800658a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800658c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800658e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006590:	2b00      	cmp	r3, #0
 8006592:	d101      	bne.n	8006598 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8006594:	2320      	movs	r3, #32
 8006596:	e003      	b.n	80065a0 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8006598:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800659a:	fab3 f383 	clz	r3, r3
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d105      	bne.n	80065ba <HAL_ADC_ConfigChannel+0x416>
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	0e9b      	lsrs	r3, r3, #26
 80065b4:	f003 031f 	and.w	r3, r3, #31
 80065b8:	e011      	b.n	80065de <HAL_ADC_ConfigChannel+0x43a>
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80065c2:	fa93 f3a3 	rbit	r3, r3
 80065c6:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80065c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065ca:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80065cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d101      	bne.n	80065d6 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80065d2:	2320      	movs	r3, #32
 80065d4:	e003      	b.n	80065de <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80065d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80065d8:	fab3 f383 	clz	r3, r3
 80065dc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80065de:	429a      	cmp	r2, r3
 80065e0:	d106      	bne.n	80065f0 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2200      	movs	r2, #0
 80065e8:	2103      	movs	r1, #3
 80065ea:	4618      	mov	r0, r3
 80065ec:	f7fe fff6 	bl	80055dc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4618      	mov	r0, r3
 80065f6:	f7ff f93f 	bl	8005878 <LL_ADC_IsEnabled>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	f040 813f 	bne.w	8006880 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6818      	ldr	r0, [r3, #0]
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	6819      	ldr	r1, [r3, #0]
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	461a      	mov	r2, r3
 8006610:	f7ff f890 	bl	8005734 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	4a8e      	ldr	r2, [pc, #568]	@ (8006854 <HAL_ADC_ConfigChannel+0x6b0>)
 800661a:	4293      	cmp	r3, r2
 800661c:	f040 8130 	bne.w	8006880 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800662c:	2b00      	cmp	r3, #0
 800662e:	d10b      	bne.n	8006648 <HAL_ADC_ConfigChannel+0x4a4>
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	0e9b      	lsrs	r3, r3, #26
 8006636:	3301      	adds	r3, #1
 8006638:	f003 031f 	and.w	r3, r3, #31
 800663c:	2b09      	cmp	r3, #9
 800663e:	bf94      	ite	ls
 8006640:	2301      	movls	r3, #1
 8006642:	2300      	movhi	r3, #0
 8006644:	b2db      	uxtb	r3, r3
 8006646:	e019      	b.n	800667c <HAL_ADC_ConfigChannel+0x4d8>
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800664e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006650:	fa93 f3a3 	rbit	r3, r3
 8006654:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8006656:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006658:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800665a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800665c:	2b00      	cmp	r3, #0
 800665e:	d101      	bne.n	8006664 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8006660:	2320      	movs	r3, #32
 8006662:	e003      	b.n	800666c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8006664:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006666:	fab3 f383 	clz	r3, r3
 800666a:	b2db      	uxtb	r3, r3
 800666c:	3301      	adds	r3, #1
 800666e:	f003 031f 	and.w	r3, r3, #31
 8006672:	2b09      	cmp	r3, #9
 8006674:	bf94      	ite	ls
 8006676:	2301      	movls	r3, #1
 8006678:	2300      	movhi	r3, #0
 800667a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800667c:	2b00      	cmp	r3, #0
 800667e:	d079      	beq.n	8006774 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006688:	2b00      	cmp	r3, #0
 800668a:	d107      	bne.n	800669c <HAL_ADC_ConfigChannel+0x4f8>
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	0e9b      	lsrs	r3, r3, #26
 8006692:	3301      	adds	r3, #1
 8006694:	069b      	lsls	r3, r3, #26
 8006696:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800669a:	e015      	b.n	80066c8 <HAL_ADC_ConfigChannel+0x524>
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066a4:	fa93 f3a3 	rbit	r3, r3
 80066a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80066aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066ac:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80066ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d101      	bne.n	80066b8 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80066b4:	2320      	movs	r3, #32
 80066b6:	e003      	b.n	80066c0 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80066b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066ba:	fab3 f383 	clz	r3, r3
 80066be:	b2db      	uxtb	r3, r3
 80066c0:	3301      	adds	r3, #1
 80066c2:	069b      	lsls	r3, r3, #26
 80066c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d109      	bne.n	80066e8 <HAL_ADC_ConfigChannel+0x544>
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	0e9b      	lsrs	r3, r3, #26
 80066da:	3301      	adds	r3, #1
 80066dc:	f003 031f 	and.w	r3, r3, #31
 80066e0:	2101      	movs	r1, #1
 80066e2:	fa01 f303 	lsl.w	r3, r1, r3
 80066e6:	e017      	b.n	8006718 <HAL_ADC_ConfigChannel+0x574>
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066f0:	fa93 f3a3 	rbit	r3, r3
 80066f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80066f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066f8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80066fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d101      	bne.n	8006704 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8006700:	2320      	movs	r3, #32
 8006702:	e003      	b.n	800670c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8006704:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006706:	fab3 f383 	clz	r3, r3
 800670a:	b2db      	uxtb	r3, r3
 800670c:	3301      	adds	r3, #1
 800670e:	f003 031f 	and.w	r3, r3, #31
 8006712:	2101      	movs	r1, #1
 8006714:	fa01 f303 	lsl.w	r3, r1, r3
 8006718:	ea42 0103 	orr.w	r1, r2, r3
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006724:	2b00      	cmp	r3, #0
 8006726:	d10a      	bne.n	800673e <HAL_ADC_ConfigChannel+0x59a>
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	0e9b      	lsrs	r3, r3, #26
 800672e:	3301      	adds	r3, #1
 8006730:	f003 021f 	and.w	r2, r3, #31
 8006734:	4613      	mov	r3, r2
 8006736:	005b      	lsls	r3, r3, #1
 8006738:	4413      	add	r3, r2
 800673a:	051b      	lsls	r3, r3, #20
 800673c:	e018      	b.n	8006770 <HAL_ADC_ConfigChannel+0x5cc>
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006744:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006746:	fa93 f3a3 	rbit	r3, r3
 800674a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800674c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800674e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8006750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006752:	2b00      	cmp	r3, #0
 8006754:	d101      	bne.n	800675a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8006756:	2320      	movs	r3, #32
 8006758:	e003      	b.n	8006762 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800675a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800675c:	fab3 f383 	clz	r3, r3
 8006760:	b2db      	uxtb	r3, r3
 8006762:	3301      	adds	r3, #1
 8006764:	f003 021f 	and.w	r2, r3, #31
 8006768:	4613      	mov	r3, r2
 800676a:	005b      	lsls	r3, r3, #1
 800676c:	4413      	add	r3, r2
 800676e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006770:	430b      	orrs	r3, r1
 8006772:	e080      	b.n	8006876 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800677c:	2b00      	cmp	r3, #0
 800677e:	d107      	bne.n	8006790 <HAL_ADC_ConfigChannel+0x5ec>
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	0e9b      	lsrs	r3, r3, #26
 8006786:	3301      	adds	r3, #1
 8006788:	069b      	lsls	r3, r3, #26
 800678a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800678e:	e015      	b.n	80067bc <HAL_ADC_ConfigChannel+0x618>
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006798:	fa93 f3a3 	rbit	r3, r3
 800679c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800679e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80067a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d101      	bne.n	80067ac <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80067a8:	2320      	movs	r3, #32
 80067aa:	e003      	b.n	80067b4 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80067ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ae:	fab3 f383 	clz	r3, r3
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	3301      	adds	r3, #1
 80067b6:	069b      	lsls	r3, r3, #26
 80067b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d109      	bne.n	80067dc <HAL_ADC_ConfigChannel+0x638>
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	0e9b      	lsrs	r3, r3, #26
 80067ce:	3301      	adds	r3, #1
 80067d0:	f003 031f 	and.w	r3, r3, #31
 80067d4:	2101      	movs	r1, #1
 80067d6:	fa01 f303 	lsl.w	r3, r1, r3
 80067da:	e017      	b.n	800680c <HAL_ADC_ConfigChannel+0x668>
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067e2:	69fb      	ldr	r3, [r7, #28]
 80067e4:	fa93 f3a3 	rbit	r3, r3
 80067e8:	61bb      	str	r3, [r7, #24]
  return result;
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80067ee:	6a3b      	ldr	r3, [r7, #32]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d101      	bne.n	80067f8 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80067f4:	2320      	movs	r3, #32
 80067f6:	e003      	b.n	8006800 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80067f8:	6a3b      	ldr	r3, [r7, #32]
 80067fa:	fab3 f383 	clz	r3, r3
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	3301      	adds	r3, #1
 8006802:	f003 031f 	and.w	r3, r3, #31
 8006806:	2101      	movs	r1, #1
 8006808:	fa01 f303 	lsl.w	r3, r1, r3
 800680c:	ea42 0103 	orr.w	r1, r2, r3
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006818:	2b00      	cmp	r3, #0
 800681a:	d10d      	bne.n	8006838 <HAL_ADC_ConfigChannel+0x694>
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	0e9b      	lsrs	r3, r3, #26
 8006822:	3301      	adds	r3, #1
 8006824:	f003 021f 	and.w	r2, r3, #31
 8006828:	4613      	mov	r3, r2
 800682a:	005b      	lsls	r3, r3, #1
 800682c:	4413      	add	r3, r2
 800682e:	3b1e      	subs	r3, #30
 8006830:	051b      	lsls	r3, r3, #20
 8006832:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006836:	e01d      	b.n	8006874 <HAL_ADC_ConfigChannel+0x6d0>
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	fa93 f3a3 	rbit	r3, r3
 8006844:	60fb      	str	r3, [r7, #12]
  return result;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d103      	bne.n	8006858 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8006850:	2320      	movs	r3, #32
 8006852:	e005      	b.n	8006860 <HAL_ADC_ConfigChannel+0x6bc>
 8006854:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	fab3 f383 	clz	r3, r3
 800685e:	b2db      	uxtb	r3, r3
 8006860:	3301      	adds	r3, #1
 8006862:	f003 021f 	and.w	r2, r3, #31
 8006866:	4613      	mov	r3, r2
 8006868:	005b      	lsls	r3, r3, #1
 800686a:	4413      	add	r3, r2
 800686c:	3b1e      	subs	r3, #30
 800686e:	051b      	lsls	r3, r3, #20
 8006870:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006874:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006876:	683a      	ldr	r2, [r7, #0]
 8006878:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800687a:	4619      	mov	r1, r3
 800687c:	f7fe ff2e 	bl	80056dc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	4b44      	ldr	r3, [pc, #272]	@ (8006998 <HAL_ADC_ConfigChannel+0x7f4>)
 8006886:	4013      	ands	r3, r2
 8006888:	2b00      	cmp	r3, #0
 800688a:	d07a      	beq.n	8006982 <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800688c:	4843      	ldr	r0, [pc, #268]	@ (800699c <HAL_ADC_ConfigChannel+0x7f8>)
 800688e:	f7fe fe5d 	bl	800554c <LL_ADC_GetCommonPathInternalCh>
 8006892:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a41      	ldr	r2, [pc, #260]	@ (80069a0 <HAL_ADC_ConfigChannel+0x7fc>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d12c      	bne.n	80068fa <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80068a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80068a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d126      	bne.n	80068fa <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a3c      	ldr	r2, [pc, #240]	@ (80069a4 <HAL_ADC_ConfigChannel+0x800>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d004      	beq.n	80068c0 <HAL_ADC_ConfigChannel+0x71c>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a3b      	ldr	r2, [pc, #236]	@ (80069a8 <HAL_ADC_ConfigChannel+0x804>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d15d      	bne.n	800697c <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80068c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80068c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80068c8:	4619      	mov	r1, r3
 80068ca:	4834      	ldr	r0, [pc, #208]	@ (800699c <HAL_ADC_ConfigChannel+0x7f8>)
 80068cc:	f7fe fe2b 	bl	8005526 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80068d0:	4b36      	ldr	r3, [pc, #216]	@ (80069ac <HAL_ADC_ConfigChannel+0x808>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	099b      	lsrs	r3, r3, #6
 80068d6:	4a36      	ldr	r2, [pc, #216]	@ (80069b0 <HAL_ADC_ConfigChannel+0x80c>)
 80068d8:	fba2 2303 	umull	r2, r3, r2, r3
 80068dc:	099b      	lsrs	r3, r3, #6
 80068de:	1c5a      	adds	r2, r3, #1
 80068e0:	4613      	mov	r3, r2
 80068e2:	005b      	lsls	r3, r3, #1
 80068e4:	4413      	add	r3, r2
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80068ea:	e002      	b.n	80068f2 <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	3b01      	subs	r3, #1
 80068f0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d1f9      	bne.n	80068ec <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80068f8:	e040      	b.n	800697c <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a2d      	ldr	r2, [pc, #180]	@ (80069b4 <HAL_ADC_ConfigChannel+0x810>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d118      	bne.n	8006936 <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006904:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006908:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800690c:	2b00      	cmp	r3, #0
 800690e:	d112      	bne.n	8006936 <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a23      	ldr	r2, [pc, #140]	@ (80069a4 <HAL_ADC_ConfigChannel+0x800>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d004      	beq.n	8006924 <HAL_ADC_ConfigChannel+0x780>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a22      	ldr	r2, [pc, #136]	@ (80069a8 <HAL_ADC_ConfigChannel+0x804>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d12d      	bne.n	8006980 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006924:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006928:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800692c:	4619      	mov	r1, r3
 800692e:	481b      	ldr	r0, [pc, #108]	@ (800699c <HAL_ADC_ConfigChannel+0x7f8>)
 8006930:	f7fe fdf9 	bl	8005526 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006934:	e024      	b.n	8006980 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a1f      	ldr	r2, [pc, #124]	@ (80069b8 <HAL_ADC_ConfigChannel+0x814>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d120      	bne.n	8006982 <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006940:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006944:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006948:	2b00      	cmp	r3, #0
 800694a:	d11a      	bne.n	8006982 <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a14      	ldr	r2, [pc, #80]	@ (80069a4 <HAL_ADC_ConfigChannel+0x800>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d115      	bne.n	8006982 <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006956:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800695a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800695e:	4619      	mov	r1, r3
 8006960:	480e      	ldr	r0, [pc, #56]	@ (800699c <HAL_ADC_ConfigChannel+0x7f8>)
 8006962:	f7fe fde0 	bl	8005526 <LL_ADC_SetCommonPathInternalCh>
 8006966:	e00c      	b.n	8006982 <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800696c:	f043 0220 	orr.w	r2, r3, #32
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800697a:	e002      	b.n	8006982 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800697c:	bf00      	nop
 800697e:	e000      	b.n	8006982 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006980:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800698a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800698e:	4618      	mov	r0, r3
 8006990:	37d8      	adds	r7, #216	@ 0xd8
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}
 8006996:	bf00      	nop
 8006998:	80080000 	.word	0x80080000
 800699c:	50040300 	.word	0x50040300
 80069a0:	c7520000 	.word	0xc7520000
 80069a4:	50040000 	.word	0x50040000
 80069a8:	50040200 	.word	0x50040200
 80069ac:	20000398 	.word	0x20000398
 80069b0:	053e2d63 	.word	0x053e2d63
 80069b4:	cb840000 	.word	0xcb840000
 80069b8:	80000001 	.word	0x80000001

080069bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b084      	sub	sp, #16
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80069c4:	2300      	movs	r3, #0
 80069c6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4618      	mov	r0, r3
 80069ce:	f7fe ff53 	bl	8005878 <LL_ADC_IsEnabled>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d169      	bne.n	8006aac <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	689a      	ldr	r2, [r3, #8]
 80069de:	4b36      	ldr	r3, [pc, #216]	@ (8006ab8 <ADC_Enable+0xfc>)
 80069e0:	4013      	ands	r3, r2
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d00d      	beq.n	8006a02 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069ea:	f043 0210 	orr.w	r2, r3, #16
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069f6:	f043 0201 	orr.w	r2, r3, #1
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80069fe:	2301      	movs	r3, #1
 8006a00:	e055      	b.n	8006aae <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4618      	mov	r0, r3
 8006a08:	f7fe ff22 	bl	8005850 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006a0c:	482b      	ldr	r0, [pc, #172]	@ (8006abc <ADC_Enable+0x100>)
 8006a0e:	f7fe fd9d 	bl	800554c <LL_ADC_GetCommonPathInternalCh>
 8006a12:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006a14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d013      	beq.n	8006a44 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006a1c:	4b28      	ldr	r3, [pc, #160]	@ (8006ac0 <ADC_Enable+0x104>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	099b      	lsrs	r3, r3, #6
 8006a22:	4a28      	ldr	r2, [pc, #160]	@ (8006ac4 <ADC_Enable+0x108>)
 8006a24:	fba2 2303 	umull	r2, r3, r2, r3
 8006a28:	099b      	lsrs	r3, r3, #6
 8006a2a:	1c5a      	adds	r2, r3, #1
 8006a2c:	4613      	mov	r3, r2
 8006a2e:	005b      	lsls	r3, r3, #1
 8006a30:	4413      	add	r3, r2
 8006a32:	009b      	lsls	r3, r3, #2
 8006a34:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006a36:	e002      	b.n	8006a3e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	3b01      	subs	r3, #1
 8006a3c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d1f9      	bne.n	8006a38 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006a44:	f7fe fd30 	bl	80054a8 <HAL_GetTick>
 8006a48:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006a4a:	e028      	b.n	8006a9e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4618      	mov	r0, r3
 8006a52:	f7fe ff11 	bl	8005878 <LL_ADC_IsEnabled>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d104      	bne.n	8006a66 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4618      	mov	r0, r3
 8006a62:	f7fe fef5 	bl	8005850 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006a66:	f7fe fd1f 	bl	80054a8 <HAL_GetTick>
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	1ad3      	subs	r3, r2, r3
 8006a70:	2b02      	cmp	r3, #2
 8006a72:	d914      	bls.n	8006a9e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 0301 	and.w	r3, r3, #1
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d00d      	beq.n	8006a9e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a86:	f043 0210 	orr.w	r2, r3, #16
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a92:	f043 0201 	orr.w	r2, r3, #1
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e007      	b.n	8006aae <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f003 0301 	and.w	r3, r3, #1
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d1cf      	bne.n	8006a4c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006aac:	2300      	movs	r3, #0
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3710      	adds	r7, #16
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	8000003f 	.word	0x8000003f
 8006abc:	50040300 	.word	0x50040300
 8006ac0:	20000398 	.word	0x20000398
 8006ac4:	053e2d63 	.word	0x053e2d63

08006ac8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b084      	sub	sp, #16
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ad4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ada:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d14b      	bne.n	8006b7a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ae6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 0308 	and.w	r3, r3, #8
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d021      	beq.n	8006b40 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7fe fd99 	bl	8005638 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006b06:	4603      	mov	r3, r0
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d032      	beq.n	8006b72 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d12b      	bne.n	8006b72 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b1e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d11f      	bne.n	8006b72 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b36:	f043 0201 	orr.w	r2, r3, #1
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	659a      	str	r2, [r3, #88]	@ 0x58
 8006b3e:	e018      	b.n	8006b72 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	f003 0302 	and.w	r3, r3, #2
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d111      	bne.n	8006b72 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b52:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d105      	bne.n	8006b72 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b6a:	f043 0201 	orr.w	r2, r3, #1
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006b72:	68f8      	ldr	r0, [r7, #12]
 8006b74:	f7fd fd18 	bl	80045a8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006b78:	e00e      	b.n	8006b98 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b7e:	f003 0310 	and.w	r3, r3, #16
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d003      	beq.n	8006b8e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006b86:	68f8      	ldr	r0, [r7, #12]
 8006b88:	f7ff fb02 	bl	8006190 <HAL_ADC_ErrorCallback>
}
 8006b8c:	e004      	b.n	8006b98 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	4798      	blx	r3
}
 8006b98:	bf00      	nop
 8006b9a:	3710      	adds	r7, #16
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b084      	sub	sp, #16
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bac:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006bae:	68f8      	ldr	r0, [r7, #12]
 8006bb0:	f7ff fada 	bl	8006168 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006bb4:	bf00      	nop
 8006bb6:	3710      	adds	r7, #16
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}

08006bbc <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bc8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bda:	f043 0204 	orr.w	r2, r3, #4
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006be2:	68f8      	ldr	r0, [r7, #12]
 8006be4:	f7ff fad4 	bl	8006190 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006be8:	bf00      	nop
 8006bea:	3710      	adds	r7, #16
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <LL_ADC_IsEnabled>:
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b083      	sub	sp, #12
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	689b      	ldr	r3, [r3, #8]
 8006bfc:	f003 0301 	and.w	r3, r3, #1
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d101      	bne.n	8006c08 <LL_ADC_IsEnabled+0x18>
 8006c04:	2301      	movs	r3, #1
 8006c06:	e000      	b.n	8006c0a <LL_ADC_IsEnabled+0x1a>
 8006c08:	2300      	movs	r3, #0
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	370c      	adds	r7, #12
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c14:	4770      	bx	lr

08006c16 <LL_ADC_REG_IsConversionOngoing>:
{
 8006c16:	b480      	push	{r7}
 8006c18:	b083      	sub	sp, #12
 8006c1a:	af00      	add	r7, sp, #0
 8006c1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f003 0304 	and.w	r3, r3, #4
 8006c26:	2b04      	cmp	r3, #4
 8006c28:	d101      	bne.n	8006c2e <LL_ADC_REG_IsConversionOngoing+0x18>
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e000      	b.n	8006c30 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006c2e:	2300      	movs	r3, #0
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr

08006c3c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b083      	sub	sp, #12
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8006c44:	bf00      	nop
 8006c46:	370c      	adds	r7, #12
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4e:	4770      	bx	lr

08006c50 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b083      	sub	sp, #12
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8006c58:	bf00      	nop
 8006c5a:	370c      	adds	r7, #12
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	4770      	bx	lr

08006c64 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b083      	sub	sp, #12
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8006c6c:	bf00      	nop
 8006c6e:	370c      	adds	r7, #12
 8006c70:	46bd      	mov	sp, r7
 8006c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c76:	4770      	bx	lr

08006c78 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b083      	sub	sp, #12
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8006c80:	bf00      	nop
 8006c82:	370c      	adds	r7, #12
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr

08006c8c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b083      	sub	sp, #12
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8006c94:	bf00      	nop
 8006c96:	370c      	adds	r7, #12
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr

08006ca0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8006ca0:	b590      	push	{r4, r7, lr}
 8006ca2:	b0a1      	sub	sp, #132	@ 0x84
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006caa:	2300      	movs	r3, #0
 8006cac:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d101      	bne.n	8006cbe <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006cba:	2302      	movs	r3, #2
 8006cbc:	e093      	b.n	8006de6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8006cca:	2300      	movs	r3, #0
 8006ccc:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a47      	ldr	r2, [pc, #284]	@ (8006df0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d102      	bne.n	8006cde <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006cd8:	4b46      	ldr	r3, [pc, #280]	@ (8006df4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8006cda:	60fb      	str	r3, [r7, #12]
 8006cdc:	e001      	b.n	8006ce2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8006cde:	2300      	movs	r3, #0
 8006ce0:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d10b      	bne.n	8006d00 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cec:	f043 0220 	orr.w	r2, r3, #32
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e072      	b.n	8006de6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	4618      	mov	r0, r3
 8006d04:	f7ff ff87 	bl	8006c16 <LL_ADC_REG_IsConversionOngoing>
 8006d08:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f7ff ff81 	bl	8006c16 <LL_ADC_REG_IsConversionOngoing>
 8006d14:	4603      	mov	r3, r0
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d154      	bne.n	8006dc4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8006d1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d151      	bne.n	8006dc4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006d20:	4b35      	ldr	r3, [pc, #212]	@ (8006df8 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8006d22:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d02c      	beq.n	8006d86 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006d2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	6859      	ldr	r1, [r3, #4]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006d3e:	035b      	lsls	r3, r3, #13
 8006d40:	430b      	orrs	r3, r1
 8006d42:	431a      	orrs	r2, r3
 8006d44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d46:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006d48:	4829      	ldr	r0, [pc, #164]	@ (8006df0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8006d4a:	f7ff ff51 	bl	8006bf0 <LL_ADC_IsEnabled>
 8006d4e:	4604      	mov	r4, r0
 8006d50:	4828      	ldr	r0, [pc, #160]	@ (8006df4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8006d52:	f7ff ff4d 	bl	8006bf0 <LL_ADC_IsEnabled>
 8006d56:	4603      	mov	r3, r0
 8006d58:	431c      	orrs	r4, r3
 8006d5a:	4828      	ldr	r0, [pc, #160]	@ (8006dfc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006d5c:	f7ff ff48 	bl	8006bf0 <LL_ADC_IsEnabled>
 8006d60:	4603      	mov	r3, r0
 8006d62:	4323      	orrs	r3, r4
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d137      	bne.n	8006dd8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006d68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006d70:	f023 030f 	bic.w	r3, r3, #15
 8006d74:	683a      	ldr	r2, [r7, #0]
 8006d76:	6811      	ldr	r1, [r2, #0]
 8006d78:	683a      	ldr	r2, [r7, #0]
 8006d7a:	6892      	ldr	r2, [r2, #8]
 8006d7c:	430a      	orrs	r2, r1
 8006d7e:	431a      	orrs	r2, r3
 8006d80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d82:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006d84:	e028      	b.n	8006dd8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006d86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006d8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d90:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006d92:	4817      	ldr	r0, [pc, #92]	@ (8006df0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8006d94:	f7ff ff2c 	bl	8006bf0 <LL_ADC_IsEnabled>
 8006d98:	4604      	mov	r4, r0
 8006d9a:	4816      	ldr	r0, [pc, #88]	@ (8006df4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8006d9c:	f7ff ff28 	bl	8006bf0 <LL_ADC_IsEnabled>
 8006da0:	4603      	mov	r3, r0
 8006da2:	431c      	orrs	r4, r3
 8006da4:	4815      	ldr	r0, [pc, #84]	@ (8006dfc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006da6:	f7ff ff23 	bl	8006bf0 <LL_ADC_IsEnabled>
 8006daa:	4603      	mov	r3, r0
 8006dac:	4323      	orrs	r3, r4
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d112      	bne.n	8006dd8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006db2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006dba:	f023 030f 	bic.w	r3, r3, #15
 8006dbe:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006dc0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006dc2:	e009      	b.n	8006dd8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dc8:	f043 0220 	orr.w	r2, r3, #32
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8006dd6:	e000      	b.n	8006dda <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006dd8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8006de2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3784      	adds	r7, #132	@ 0x84
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd90      	pop	{r4, r7, pc}
 8006dee:	bf00      	nop
 8006df0:	50040000 	.word	0x50040000
 8006df4:	50040100 	.word	0x50040100
 8006df8:	50040300 	.word	0x50040300
 8006dfc:	50040200 	.word	0x50040200

08006e00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b085      	sub	sp, #20
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f003 0307 	and.w	r3, r3, #7
 8006e0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006e10:	4b0c      	ldr	r3, [pc, #48]	@ (8006e44 <__NVIC_SetPriorityGrouping+0x44>)
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006e16:	68ba      	ldr	r2, [r7, #8]
 8006e18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006e28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006e2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006e32:	4a04      	ldr	r2, [pc, #16]	@ (8006e44 <__NVIC_SetPriorityGrouping+0x44>)
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	60d3      	str	r3, [r2, #12]
}
 8006e38:	bf00      	nop
 8006e3a:	3714      	adds	r7, #20
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr
 8006e44:	e000ed00 	.word	0xe000ed00

08006e48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e4c:	4b04      	ldr	r3, [pc, #16]	@ (8006e60 <__NVIC_GetPriorityGrouping+0x18>)
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	0a1b      	lsrs	r3, r3, #8
 8006e52:	f003 0307 	and.w	r3, r3, #7
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr
 8006e60:	e000ed00 	.word	0xe000ed00

08006e64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	db0b      	blt.n	8006e8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006e76:	79fb      	ldrb	r3, [r7, #7]
 8006e78:	f003 021f 	and.w	r2, r3, #31
 8006e7c:	4907      	ldr	r1, [pc, #28]	@ (8006e9c <__NVIC_EnableIRQ+0x38>)
 8006e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e82:	095b      	lsrs	r3, r3, #5
 8006e84:	2001      	movs	r0, #1
 8006e86:	fa00 f202 	lsl.w	r2, r0, r2
 8006e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006e8e:	bf00      	nop
 8006e90:	370c      	adds	r7, #12
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr
 8006e9a:	bf00      	nop
 8006e9c:	e000e100 	.word	0xe000e100

08006ea0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	db12      	blt.n	8006ed8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006eb2:	79fb      	ldrb	r3, [r7, #7]
 8006eb4:	f003 021f 	and.w	r2, r3, #31
 8006eb8:	490a      	ldr	r1, [pc, #40]	@ (8006ee4 <__NVIC_DisableIRQ+0x44>)
 8006eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ebe:	095b      	lsrs	r3, r3, #5
 8006ec0:	2001      	movs	r0, #1
 8006ec2:	fa00 f202 	lsl.w	r2, r0, r2
 8006ec6:	3320      	adds	r3, #32
 8006ec8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006ecc:	f3bf 8f4f 	dsb	sy
}
 8006ed0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006ed2:	f3bf 8f6f 	isb	sy
}
 8006ed6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8006ed8:	bf00      	nop
 8006eda:	370c      	adds	r7, #12
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr
 8006ee4:	e000e100 	.word	0xe000e100

08006ee8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b083      	sub	sp, #12
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	4603      	mov	r3, r0
 8006ef0:	6039      	str	r1, [r7, #0]
 8006ef2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	db0a      	blt.n	8006f12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	b2da      	uxtb	r2, r3
 8006f00:	490c      	ldr	r1, [pc, #48]	@ (8006f34 <__NVIC_SetPriority+0x4c>)
 8006f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f06:	0112      	lsls	r2, r2, #4
 8006f08:	b2d2      	uxtb	r2, r2
 8006f0a:	440b      	add	r3, r1
 8006f0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006f10:	e00a      	b.n	8006f28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	b2da      	uxtb	r2, r3
 8006f16:	4908      	ldr	r1, [pc, #32]	@ (8006f38 <__NVIC_SetPriority+0x50>)
 8006f18:	79fb      	ldrb	r3, [r7, #7]
 8006f1a:	f003 030f 	and.w	r3, r3, #15
 8006f1e:	3b04      	subs	r3, #4
 8006f20:	0112      	lsls	r2, r2, #4
 8006f22:	b2d2      	uxtb	r2, r2
 8006f24:	440b      	add	r3, r1
 8006f26:	761a      	strb	r2, [r3, #24]
}
 8006f28:	bf00      	nop
 8006f2a:	370c      	adds	r7, #12
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr
 8006f34:	e000e100 	.word	0xe000e100
 8006f38:	e000ed00 	.word	0xe000ed00

08006f3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b089      	sub	sp, #36	@ 0x24
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	60f8      	str	r0, [r7, #12]
 8006f44:	60b9      	str	r1, [r7, #8]
 8006f46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f003 0307 	and.w	r3, r3, #7
 8006f4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006f50:	69fb      	ldr	r3, [r7, #28]
 8006f52:	f1c3 0307 	rsb	r3, r3, #7
 8006f56:	2b04      	cmp	r3, #4
 8006f58:	bf28      	it	cs
 8006f5a:	2304      	movcs	r3, #4
 8006f5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006f5e:	69fb      	ldr	r3, [r7, #28]
 8006f60:	3304      	adds	r3, #4
 8006f62:	2b06      	cmp	r3, #6
 8006f64:	d902      	bls.n	8006f6c <NVIC_EncodePriority+0x30>
 8006f66:	69fb      	ldr	r3, [r7, #28]
 8006f68:	3b03      	subs	r3, #3
 8006f6a:	e000      	b.n	8006f6e <NVIC_EncodePriority+0x32>
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f70:	f04f 32ff 	mov.w	r2, #4294967295
 8006f74:	69bb      	ldr	r3, [r7, #24]
 8006f76:	fa02 f303 	lsl.w	r3, r2, r3
 8006f7a:	43da      	mvns	r2, r3
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	401a      	ands	r2, r3
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f84:	f04f 31ff 	mov.w	r1, #4294967295
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8006f8e:	43d9      	mvns	r1, r3
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f94:	4313      	orrs	r3, r2
         );
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3724      	adds	r7, #36	@ 0x24
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr
	...

08006fa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b082      	sub	sp, #8
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	3b01      	subs	r3, #1
 8006fb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fb4:	d301      	bcc.n	8006fba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e00f      	b.n	8006fda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006fba:	4a0a      	ldr	r2, [pc, #40]	@ (8006fe4 <SysTick_Config+0x40>)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006fc2:	210f      	movs	r1, #15
 8006fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8006fc8:	f7ff ff8e 	bl	8006ee8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006fcc:	4b05      	ldr	r3, [pc, #20]	@ (8006fe4 <SysTick_Config+0x40>)
 8006fce:	2200      	movs	r2, #0
 8006fd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006fd2:	4b04      	ldr	r3, [pc, #16]	@ (8006fe4 <SysTick_Config+0x40>)
 8006fd4:	2207      	movs	r2, #7
 8006fd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006fd8:	2300      	movs	r3, #0
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3708      	adds	r7, #8
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
 8006fe2:	bf00      	nop
 8006fe4:	e000e010 	.word	0xe000e010

08006fe8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f7ff ff05 	bl	8006e00 <__NVIC_SetPriorityGrouping>
}
 8006ff6:	bf00      	nop
 8006ff8:	3708      	adds	r7, #8
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}

08006ffe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006ffe:	b580      	push	{r7, lr}
 8007000:	b086      	sub	sp, #24
 8007002:	af00      	add	r7, sp, #0
 8007004:	4603      	mov	r3, r0
 8007006:	60b9      	str	r1, [r7, #8]
 8007008:	607a      	str	r2, [r7, #4]
 800700a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800700c:	2300      	movs	r3, #0
 800700e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007010:	f7ff ff1a 	bl	8006e48 <__NVIC_GetPriorityGrouping>
 8007014:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007016:	687a      	ldr	r2, [r7, #4]
 8007018:	68b9      	ldr	r1, [r7, #8]
 800701a:	6978      	ldr	r0, [r7, #20]
 800701c:	f7ff ff8e 	bl	8006f3c <NVIC_EncodePriority>
 8007020:	4602      	mov	r2, r0
 8007022:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007026:	4611      	mov	r1, r2
 8007028:	4618      	mov	r0, r3
 800702a:	f7ff ff5d 	bl	8006ee8 <__NVIC_SetPriority>
}
 800702e:	bf00      	nop
 8007030:	3718      	adds	r7, #24
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}

08007036 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007036:	b580      	push	{r7, lr}
 8007038:	b082      	sub	sp, #8
 800703a:	af00      	add	r7, sp, #0
 800703c:	4603      	mov	r3, r0
 800703e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007040:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007044:	4618      	mov	r0, r3
 8007046:	f7ff ff0d 	bl	8006e64 <__NVIC_EnableIRQ>
}
 800704a:	bf00      	nop
 800704c:	3708      	adds	r7, #8
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}

08007052 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007052:	b580      	push	{r7, lr}
 8007054:	b082      	sub	sp, #8
 8007056:	af00      	add	r7, sp, #0
 8007058:	4603      	mov	r3, r0
 800705a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800705c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007060:	4618      	mov	r0, r3
 8007062:	f7ff ff1d 	bl	8006ea0 <__NVIC_DisableIRQ>
}
 8007066:	bf00      	nop
 8007068:	3708      	adds	r7, #8
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}

0800706e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800706e:	b580      	push	{r7, lr}
 8007070:	b082      	sub	sp, #8
 8007072:	af00      	add	r7, sp, #0
 8007074:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f7ff ff94 	bl	8006fa4 <SysTick_Config>
 800707c:	4603      	mov	r3, r0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3708      	adds	r7, #8
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
	...

08007088 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007088:	b480      	push	{r7}
 800708a:	b085      	sub	sp, #20
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d101      	bne.n	800709a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	e098      	b.n	80071cc <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	461a      	mov	r2, r3
 80070a0:	4b4d      	ldr	r3, [pc, #308]	@ (80071d8 <HAL_DMA_Init+0x150>)
 80070a2:	429a      	cmp	r2, r3
 80070a4:	d80f      	bhi.n	80070c6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	461a      	mov	r2, r3
 80070ac:	4b4b      	ldr	r3, [pc, #300]	@ (80071dc <HAL_DMA_Init+0x154>)
 80070ae:	4413      	add	r3, r2
 80070b0:	4a4b      	ldr	r2, [pc, #300]	@ (80071e0 <HAL_DMA_Init+0x158>)
 80070b2:	fba2 2303 	umull	r2, r3, r2, r3
 80070b6:	091b      	lsrs	r3, r3, #4
 80070b8:	009a      	lsls	r2, r3, #2
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	4a48      	ldr	r2, [pc, #288]	@ (80071e4 <HAL_DMA_Init+0x15c>)
 80070c2:	641a      	str	r2, [r3, #64]	@ 0x40
 80070c4:	e00e      	b.n	80070e4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	461a      	mov	r2, r3
 80070cc:	4b46      	ldr	r3, [pc, #280]	@ (80071e8 <HAL_DMA_Init+0x160>)
 80070ce:	4413      	add	r3, r2
 80070d0:	4a43      	ldr	r2, [pc, #268]	@ (80071e0 <HAL_DMA_Init+0x158>)
 80070d2:	fba2 2303 	umull	r2, r3, r2, r3
 80070d6:	091b      	lsrs	r3, r3, #4
 80070d8:	009a      	lsls	r2, r3, #2
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	4a42      	ldr	r2, [pc, #264]	@ (80071ec <HAL_DMA_Init+0x164>)
 80070e2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2202      	movs	r2, #2
 80070e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80070fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070fe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007108:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	691b      	ldr	r3, [r3, #16]
 800710e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007114:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	699b      	ldr	r3, [r3, #24]
 800711a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007120:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6a1b      	ldr	r3, [r3, #32]
 8007126:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007128:	68fa      	ldr	r2, [r7, #12]
 800712a:	4313      	orrs	r3, r2
 800712c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	68fa      	ldr	r2, [r7, #12]
 8007134:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800713e:	d039      	beq.n	80071b4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007144:	4a27      	ldr	r2, [pc, #156]	@ (80071e4 <HAL_DMA_Init+0x15c>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d11a      	bne.n	8007180 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800714a:	4b29      	ldr	r3, [pc, #164]	@ (80071f0 <HAL_DMA_Init+0x168>)
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007152:	f003 031c 	and.w	r3, r3, #28
 8007156:	210f      	movs	r1, #15
 8007158:	fa01 f303 	lsl.w	r3, r1, r3
 800715c:	43db      	mvns	r3, r3
 800715e:	4924      	ldr	r1, [pc, #144]	@ (80071f0 <HAL_DMA_Init+0x168>)
 8007160:	4013      	ands	r3, r2
 8007162:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007164:	4b22      	ldr	r3, [pc, #136]	@ (80071f0 <HAL_DMA_Init+0x168>)
 8007166:	681a      	ldr	r2, [r3, #0]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6859      	ldr	r1, [r3, #4]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007170:	f003 031c 	and.w	r3, r3, #28
 8007174:	fa01 f303 	lsl.w	r3, r1, r3
 8007178:	491d      	ldr	r1, [pc, #116]	@ (80071f0 <HAL_DMA_Init+0x168>)
 800717a:	4313      	orrs	r3, r2
 800717c:	600b      	str	r3, [r1, #0]
 800717e:	e019      	b.n	80071b4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007180:	4b1c      	ldr	r3, [pc, #112]	@ (80071f4 <HAL_DMA_Init+0x16c>)
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007188:	f003 031c 	and.w	r3, r3, #28
 800718c:	210f      	movs	r1, #15
 800718e:	fa01 f303 	lsl.w	r3, r1, r3
 8007192:	43db      	mvns	r3, r3
 8007194:	4917      	ldr	r1, [pc, #92]	@ (80071f4 <HAL_DMA_Init+0x16c>)
 8007196:	4013      	ands	r3, r2
 8007198:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800719a:	4b16      	ldr	r3, [pc, #88]	@ (80071f4 <HAL_DMA_Init+0x16c>)
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6859      	ldr	r1, [r3, #4]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071a6:	f003 031c 	and.w	r3, r3, #28
 80071aa:	fa01 f303 	lsl.w	r3, r1, r3
 80071ae:	4911      	ldr	r1, [pc, #68]	@ (80071f4 <HAL_DMA_Init+0x16c>)
 80071b0:	4313      	orrs	r3, r2
 80071b2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2200      	movs	r2, #0
 80071b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2201      	movs	r2, #1
 80071be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3714      	adds	r7, #20
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr
 80071d8:	40020407 	.word	0x40020407
 80071dc:	bffdfff8 	.word	0xbffdfff8
 80071e0:	cccccccd 	.word	0xcccccccd
 80071e4:	40020000 	.word	0x40020000
 80071e8:	bffdfbf8 	.word	0xbffdfbf8
 80071ec:	40020400 	.word	0x40020400
 80071f0:	400200a8 	.word	0x400200a8
 80071f4:	400204a8 	.word	0x400204a8

080071f8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d101      	bne.n	800720a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8007206:	2301      	movs	r3, #1
 8007208:	e072      	b.n	80072f0 <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	681a      	ldr	r2, [r3, #0]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f022 0201 	bic.w	r2, r2, #1
 8007218:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	461a      	mov	r2, r3
 8007220:	4b36      	ldr	r3, [pc, #216]	@ (80072fc <HAL_DMA_DeInit+0x104>)
 8007222:	429a      	cmp	r2, r3
 8007224:	d80f      	bhi.n	8007246 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	461a      	mov	r2, r3
 800722c:	4b34      	ldr	r3, [pc, #208]	@ (8007300 <HAL_DMA_DeInit+0x108>)
 800722e:	4413      	add	r3, r2
 8007230:	4a34      	ldr	r2, [pc, #208]	@ (8007304 <HAL_DMA_DeInit+0x10c>)
 8007232:	fba2 2303 	umull	r2, r3, r2, r3
 8007236:	091b      	lsrs	r3, r3, #4
 8007238:	009a      	lsls	r2, r3, #2
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4a31      	ldr	r2, [pc, #196]	@ (8007308 <HAL_DMA_DeInit+0x110>)
 8007242:	641a      	str	r2, [r3, #64]	@ 0x40
 8007244:	e00e      	b.n	8007264 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	461a      	mov	r2, r3
 800724c:	4b2f      	ldr	r3, [pc, #188]	@ (800730c <HAL_DMA_DeInit+0x114>)
 800724e:	4413      	add	r3, r2
 8007250:	4a2c      	ldr	r2, [pc, #176]	@ (8007304 <HAL_DMA_DeInit+0x10c>)
 8007252:	fba2 2303 	umull	r2, r3, r2, r3
 8007256:	091b      	lsrs	r3, r3, #4
 8007258:	009a      	lsls	r2, r3, #2
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	4a2b      	ldr	r2, [pc, #172]	@ (8007310 <HAL_DMA_DeInit+0x118>)
 8007262:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	2200      	movs	r2, #0
 800726a:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007270:	f003 021c 	and.w	r2, r3, #28
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007278:	2101      	movs	r1, #1
 800727a:	fa01 f202 	lsl.w	r2, r1, r2
 800727e:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007284:	4a20      	ldr	r2, [pc, #128]	@ (8007308 <HAL_DMA_DeInit+0x110>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d10d      	bne.n	80072a6 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800728a:	4b22      	ldr	r3, [pc, #136]	@ (8007314 <HAL_DMA_DeInit+0x11c>)
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007292:	f003 031c 	and.w	r3, r3, #28
 8007296:	210f      	movs	r1, #15
 8007298:	fa01 f303 	lsl.w	r3, r1, r3
 800729c:	43db      	mvns	r3, r3
 800729e:	491d      	ldr	r1, [pc, #116]	@ (8007314 <HAL_DMA_DeInit+0x11c>)
 80072a0:	4013      	ands	r3, r2
 80072a2:	600b      	str	r3, [r1, #0]
 80072a4:	e00c      	b.n	80072c0 <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80072a6:	4b1c      	ldr	r3, [pc, #112]	@ (8007318 <HAL_DMA_DeInit+0x120>)
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072ae:	f003 031c 	and.w	r3, r3, #28
 80072b2:	210f      	movs	r1, #15
 80072b4:	fa01 f303 	lsl.w	r3, r1, r3
 80072b8:	43db      	mvns	r3, r3
 80072ba:	4917      	ldr	r1, [pc, #92]	@ (8007318 <HAL_DMA_DeInit+0x120>)
 80072bc:	4013      	ands	r3, r2
 80072be:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2200      	movs	r2, #0
 80072c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2200      	movs	r2, #0
 80072e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2200      	movs	r2, #0
 80072ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80072ee:	2300      	movs	r3, #0
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	370c      	adds	r7, #12
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr
 80072fc:	40020407 	.word	0x40020407
 8007300:	bffdfff8 	.word	0xbffdfff8
 8007304:	cccccccd 	.word	0xcccccccd
 8007308:	40020000 	.word	0x40020000
 800730c:	bffdfbf8 	.word	0xbffdfbf8
 8007310:	40020400 	.word	0x40020400
 8007314:	400200a8 	.word	0x400200a8
 8007318:	400204a8 	.word	0x400204a8

0800731c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b086      	sub	sp, #24
 8007320:	af00      	add	r7, sp, #0
 8007322:	60f8      	str	r0, [r7, #12]
 8007324:	60b9      	str	r1, [r7, #8]
 8007326:	607a      	str	r2, [r7, #4]
 8007328:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800732a:	2300      	movs	r3, #0
 800732c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007334:	2b01      	cmp	r3, #1
 8007336:	d101      	bne.n	800733c <HAL_DMA_Start_IT+0x20>
 8007338:	2302      	movs	r3, #2
 800733a:	e04b      	b.n	80073d4 <HAL_DMA_Start_IT+0xb8>
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2201      	movs	r2, #1
 8007340:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800734a:	b2db      	uxtb	r3, r3
 800734c:	2b01      	cmp	r3, #1
 800734e:	d13a      	bne.n	80073c6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2202      	movs	r2, #2
 8007354:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2200      	movs	r2, #0
 800735c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f022 0201 	bic.w	r2, r2, #1
 800736c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	68b9      	ldr	r1, [r7, #8]
 8007374:	68f8      	ldr	r0, [r7, #12]
 8007376:	f000 f96d 	bl	8007654 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800737e:	2b00      	cmp	r3, #0
 8007380:	d008      	beq.n	8007394 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f042 020e 	orr.w	r2, r2, #14
 8007390:	601a      	str	r2, [r3, #0]
 8007392:	e00f      	b.n	80073b4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	681a      	ldr	r2, [r3, #0]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f022 0204 	bic.w	r2, r2, #4
 80073a2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f042 020a 	orr.w	r2, r2, #10
 80073b2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	681a      	ldr	r2, [r3, #0]
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f042 0201 	orr.w	r2, r2, #1
 80073c2:	601a      	str	r2, [r3, #0]
 80073c4:	e005      	b.n	80073d2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	2200      	movs	r2, #0
 80073ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80073ce:	2302      	movs	r3, #2
 80073d0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80073d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	3718      	adds	r7, #24
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}

080073dc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80073dc:	b480      	push	{r7}
 80073de:	b085      	sub	sp, #20
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073e4:	2300      	movs	r3, #0
 80073e6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80073ee:	b2db      	uxtb	r3, r3
 80073f0:	2b02      	cmp	r3, #2
 80073f2:	d008      	beq.n	8007406 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2204      	movs	r2, #4
 80073f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8007402:	2301      	movs	r3, #1
 8007404:	e022      	b.n	800744c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f022 020e 	bic.w	r2, r2, #14
 8007414:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	681a      	ldr	r2, [r3, #0]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f022 0201 	bic.w	r2, r2, #1
 8007424:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800742a:	f003 021c 	and.w	r2, r3, #28
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007432:	2101      	movs	r1, #1
 8007434:	fa01 f202 	lsl.w	r2, r1, r2
 8007438:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2201      	movs	r2, #1
 800743e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800744a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800744c:	4618      	mov	r0, r3
 800744e:	3714      	adds	r7, #20
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr

08007458 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007460:	2300      	movs	r3, #0
 8007462:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800746a:	b2db      	uxtb	r3, r3
 800746c:	2b02      	cmp	r3, #2
 800746e:	d005      	beq.n	800747c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2204      	movs	r2, #4
 8007474:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	73fb      	strb	r3, [r7, #15]
 800747a:	e029      	b.n	80074d0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f022 020e 	bic.w	r2, r2, #14
 800748a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f022 0201 	bic.w	r2, r2, #1
 800749a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074a0:	f003 021c 	and.w	r2, r3, #28
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074a8:	2101      	movs	r1, #1
 80074aa:	fa01 f202 	lsl.w	r2, r1, r2
 80074ae:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2201      	movs	r2, #1
 80074b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d003      	beq.n	80074d0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	4798      	blx	r3
    }
  }
  return status;
 80074d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3710      	adds	r7, #16
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}

080074da <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80074da:	b580      	push	{r7, lr}
 80074dc:	b084      	sub	sp, #16
 80074de:	af00      	add	r7, sp, #0
 80074e0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074f6:	f003 031c 	and.w	r3, r3, #28
 80074fa:	2204      	movs	r2, #4
 80074fc:	409a      	lsls	r2, r3
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	4013      	ands	r3, r2
 8007502:	2b00      	cmp	r3, #0
 8007504:	d026      	beq.n	8007554 <HAL_DMA_IRQHandler+0x7a>
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	f003 0304 	and.w	r3, r3, #4
 800750c:	2b00      	cmp	r3, #0
 800750e:	d021      	beq.n	8007554 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f003 0320 	and.w	r3, r3, #32
 800751a:	2b00      	cmp	r3, #0
 800751c:	d107      	bne.n	800752e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f022 0204 	bic.w	r2, r2, #4
 800752c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007532:	f003 021c 	and.w	r2, r3, #28
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800753a:	2104      	movs	r1, #4
 800753c:	fa01 f202 	lsl.w	r2, r1, r2
 8007540:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007546:	2b00      	cmp	r3, #0
 8007548:	d071      	beq.n	800762e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007552:	e06c      	b.n	800762e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007558:	f003 031c 	and.w	r3, r3, #28
 800755c:	2202      	movs	r2, #2
 800755e:	409a      	lsls	r2, r3
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	4013      	ands	r3, r2
 8007564:	2b00      	cmp	r3, #0
 8007566:	d02e      	beq.n	80075c6 <HAL_DMA_IRQHandler+0xec>
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	f003 0302 	and.w	r3, r3, #2
 800756e:	2b00      	cmp	r3, #0
 8007570:	d029      	beq.n	80075c6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f003 0320 	and.w	r3, r3, #32
 800757c:	2b00      	cmp	r3, #0
 800757e:	d10b      	bne.n	8007598 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f022 020a 	bic.w	r2, r2, #10
 800758e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2201      	movs	r2, #1
 8007594:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800759c:	f003 021c 	and.w	r2, r3, #28
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075a4:	2102      	movs	r1, #2
 80075a6:	fa01 f202 	lsl.w	r2, r1, r2
 80075aa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d038      	beq.n	800762e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80075c4:	e033      	b.n	800762e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ca:	f003 031c 	and.w	r3, r3, #28
 80075ce:	2208      	movs	r2, #8
 80075d0:	409a      	lsls	r2, r3
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	4013      	ands	r3, r2
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d02a      	beq.n	8007630 <HAL_DMA_IRQHandler+0x156>
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	f003 0308 	and.w	r3, r3, #8
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d025      	beq.n	8007630 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	681a      	ldr	r2, [r3, #0]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f022 020e 	bic.w	r2, r2, #14
 80075f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075f8:	f003 021c 	and.w	r2, r3, #28
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007600:	2101      	movs	r1, #1
 8007602:	fa01 f202 	lsl.w	r2, r1, r2
 8007606:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2201      	movs	r2, #1
 8007612:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007622:	2b00      	cmp	r3, #0
 8007624:	d004      	beq.n	8007630 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800762e:	bf00      	nop
 8007630:	bf00      	nop
}
 8007632:	3710      	adds	r7, #16
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}

08007638 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007638:	b480      	push	{r7}
 800763a:	b083      	sub	sp, #12
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007646:	b2db      	uxtb	r3, r3
}
 8007648:	4618      	mov	r0, r3
 800764a:	370c      	adds	r7, #12
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr

08007654 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007654:	b480      	push	{r7}
 8007656:	b085      	sub	sp, #20
 8007658:	af00      	add	r7, sp, #0
 800765a:	60f8      	str	r0, [r7, #12]
 800765c:	60b9      	str	r1, [r7, #8]
 800765e:	607a      	str	r2, [r7, #4]
 8007660:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007666:	f003 021c 	and.w	r2, r3, #28
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800766e:	2101      	movs	r1, #1
 8007670:	fa01 f202 	lsl.w	r2, r1, r2
 8007674:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	683a      	ldr	r2, [r7, #0]
 800767c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	2b10      	cmp	r3, #16
 8007684:	d108      	bne.n	8007698 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	68ba      	ldr	r2, [r7, #8]
 8007694:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007696:	e007      	b.n	80076a8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	68ba      	ldr	r2, [r7, #8]
 800769e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	60da      	str	r2, [r3, #12]
}
 80076a8:	bf00      	nop
 80076aa:	3714      	adds	r7, #20
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr

080076b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b087      	sub	sp, #28
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80076be:	2300      	movs	r3, #0
 80076c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80076c2:	e166      	b.n	8007992 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	681a      	ldr	r2, [r3, #0]
 80076c8:	2101      	movs	r1, #1
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	fa01 f303 	lsl.w	r3, r1, r3
 80076d0:	4013      	ands	r3, r2
 80076d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	f000 8158 	beq.w	800798c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	f003 0303 	and.w	r3, r3, #3
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d005      	beq.n	80076f4 <HAL_GPIO_Init+0x40>
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	f003 0303 	and.w	r3, r3, #3
 80076f0:	2b02      	cmp	r3, #2
 80076f2:	d130      	bne.n	8007756 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	005b      	lsls	r3, r3, #1
 80076fe:	2203      	movs	r2, #3
 8007700:	fa02 f303 	lsl.w	r3, r2, r3
 8007704:	43db      	mvns	r3, r3
 8007706:	693a      	ldr	r2, [r7, #16]
 8007708:	4013      	ands	r3, r2
 800770a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	68da      	ldr	r2, [r3, #12]
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	005b      	lsls	r3, r3, #1
 8007714:	fa02 f303 	lsl.w	r3, r2, r3
 8007718:	693a      	ldr	r2, [r7, #16]
 800771a:	4313      	orrs	r3, r2
 800771c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	693a      	ldr	r2, [r7, #16]
 8007722:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800772a:	2201      	movs	r2, #1
 800772c:	697b      	ldr	r3, [r7, #20]
 800772e:	fa02 f303 	lsl.w	r3, r2, r3
 8007732:	43db      	mvns	r3, r3
 8007734:	693a      	ldr	r2, [r7, #16]
 8007736:	4013      	ands	r3, r2
 8007738:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	091b      	lsrs	r3, r3, #4
 8007740:	f003 0201 	and.w	r2, r3, #1
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	fa02 f303 	lsl.w	r3, r2, r3
 800774a:	693a      	ldr	r2, [r7, #16]
 800774c:	4313      	orrs	r3, r2
 800774e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	693a      	ldr	r2, [r7, #16]
 8007754:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	f003 0303 	and.w	r3, r3, #3
 800775e:	2b03      	cmp	r3, #3
 8007760:	d017      	beq.n	8007792 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	68db      	ldr	r3, [r3, #12]
 8007766:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	005b      	lsls	r3, r3, #1
 800776c:	2203      	movs	r2, #3
 800776e:	fa02 f303 	lsl.w	r3, r2, r3
 8007772:	43db      	mvns	r3, r3
 8007774:	693a      	ldr	r2, [r7, #16]
 8007776:	4013      	ands	r3, r2
 8007778:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	689a      	ldr	r2, [r3, #8]
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	005b      	lsls	r3, r3, #1
 8007782:	fa02 f303 	lsl.w	r3, r2, r3
 8007786:	693a      	ldr	r2, [r7, #16]
 8007788:	4313      	orrs	r3, r2
 800778a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	693a      	ldr	r2, [r7, #16]
 8007790:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	f003 0303 	and.w	r3, r3, #3
 800779a:	2b02      	cmp	r3, #2
 800779c:	d123      	bne.n	80077e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	08da      	lsrs	r2, r3, #3
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	3208      	adds	r2, #8
 80077a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	f003 0307 	and.w	r3, r3, #7
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	220f      	movs	r2, #15
 80077b6:	fa02 f303 	lsl.w	r3, r2, r3
 80077ba:	43db      	mvns	r3, r3
 80077bc:	693a      	ldr	r2, [r7, #16]
 80077be:	4013      	ands	r3, r2
 80077c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	691a      	ldr	r2, [r3, #16]
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	f003 0307 	and.w	r3, r3, #7
 80077cc:	009b      	lsls	r3, r3, #2
 80077ce:	fa02 f303 	lsl.w	r3, r2, r3
 80077d2:	693a      	ldr	r2, [r7, #16]
 80077d4:	4313      	orrs	r3, r2
 80077d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	08da      	lsrs	r2, r3, #3
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	3208      	adds	r2, #8
 80077e0:	6939      	ldr	r1, [r7, #16]
 80077e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	005b      	lsls	r3, r3, #1
 80077f0:	2203      	movs	r2, #3
 80077f2:	fa02 f303 	lsl.w	r3, r2, r3
 80077f6:	43db      	mvns	r3, r3
 80077f8:	693a      	ldr	r2, [r7, #16]
 80077fa:	4013      	ands	r3, r2
 80077fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	f003 0203 	and.w	r2, r3, #3
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	005b      	lsls	r3, r3, #1
 800780a:	fa02 f303 	lsl.w	r3, r2, r3
 800780e:	693a      	ldr	r2, [r7, #16]
 8007810:	4313      	orrs	r3, r2
 8007812:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	693a      	ldr	r2, [r7, #16]
 8007818:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007822:	2b00      	cmp	r3, #0
 8007824:	f000 80b2 	beq.w	800798c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007828:	4b61      	ldr	r3, [pc, #388]	@ (80079b0 <HAL_GPIO_Init+0x2fc>)
 800782a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800782c:	4a60      	ldr	r2, [pc, #384]	@ (80079b0 <HAL_GPIO_Init+0x2fc>)
 800782e:	f043 0301 	orr.w	r3, r3, #1
 8007832:	6613      	str	r3, [r2, #96]	@ 0x60
 8007834:	4b5e      	ldr	r3, [pc, #376]	@ (80079b0 <HAL_GPIO_Init+0x2fc>)
 8007836:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007838:	f003 0301 	and.w	r3, r3, #1
 800783c:	60bb      	str	r3, [r7, #8]
 800783e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007840:	4a5c      	ldr	r2, [pc, #368]	@ (80079b4 <HAL_GPIO_Init+0x300>)
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	089b      	lsrs	r3, r3, #2
 8007846:	3302      	adds	r3, #2
 8007848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800784c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	f003 0303 	and.w	r3, r3, #3
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	220f      	movs	r2, #15
 8007858:	fa02 f303 	lsl.w	r3, r2, r3
 800785c:	43db      	mvns	r3, r3
 800785e:	693a      	ldr	r2, [r7, #16]
 8007860:	4013      	ands	r3, r2
 8007862:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800786a:	d02b      	beq.n	80078c4 <HAL_GPIO_Init+0x210>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	4a52      	ldr	r2, [pc, #328]	@ (80079b8 <HAL_GPIO_Init+0x304>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d025      	beq.n	80078c0 <HAL_GPIO_Init+0x20c>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	4a51      	ldr	r2, [pc, #324]	@ (80079bc <HAL_GPIO_Init+0x308>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d01f      	beq.n	80078bc <HAL_GPIO_Init+0x208>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	4a50      	ldr	r2, [pc, #320]	@ (80079c0 <HAL_GPIO_Init+0x30c>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d019      	beq.n	80078b8 <HAL_GPIO_Init+0x204>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4a4f      	ldr	r2, [pc, #316]	@ (80079c4 <HAL_GPIO_Init+0x310>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d013      	beq.n	80078b4 <HAL_GPIO_Init+0x200>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	4a4e      	ldr	r2, [pc, #312]	@ (80079c8 <HAL_GPIO_Init+0x314>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d00d      	beq.n	80078b0 <HAL_GPIO_Init+0x1fc>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	4a4d      	ldr	r2, [pc, #308]	@ (80079cc <HAL_GPIO_Init+0x318>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d007      	beq.n	80078ac <HAL_GPIO_Init+0x1f8>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	4a4c      	ldr	r2, [pc, #304]	@ (80079d0 <HAL_GPIO_Init+0x31c>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d101      	bne.n	80078a8 <HAL_GPIO_Init+0x1f4>
 80078a4:	2307      	movs	r3, #7
 80078a6:	e00e      	b.n	80078c6 <HAL_GPIO_Init+0x212>
 80078a8:	2308      	movs	r3, #8
 80078aa:	e00c      	b.n	80078c6 <HAL_GPIO_Init+0x212>
 80078ac:	2306      	movs	r3, #6
 80078ae:	e00a      	b.n	80078c6 <HAL_GPIO_Init+0x212>
 80078b0:	2305      	movs	r3, #5
 80078b2:	e008      	b.n	80078c6 <HAL_GPIO_Init+0x212>
 80078b4:	2304      	movs	r3, #4
 80078b6:	e006      	b.n	80078c6 <HAL_GPIO_Init+0x212>
 80078b8:	2303      	movs	r3, #3
 80078ba:	e004      	b.n	80078c6 <HAL_GPIO_Init+0x212>
 80078bc:	2302      	movs	r3, #2
 80078be:	e002      	b.n	80078c6 <HAL_GPIO_Init+0x212>
 80078c0:	2301      	movs	r3, #1
 80078c2:	e000      	b.n	80078c6 <HAL_GPIO_Init+0x212>
 80078c4:	2300      	movs	r3, #0
 80078c6:	697a      	ldr	r2, [r7, #20]
 80078c8:	f002 0203 	and.w	r2, r2, #3
 80078cc:	0092      	lsls	r2, r2, #2
 80078ce:	4093      	lsls	r3, r2
 80078d0:	693a      	ldr	r2, [r7, #16]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80078d6:	4937      	ldr	r1, [pc, #220]	@ (80079b4 <HAL_GPIO_Init+0x300>)
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	089b      	lsrs	r3, r3, #2
 80078dc:	3302      	adds	r3, #2
 80078de:	693a      	ldr	r2, [r7, #16]
 80078e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80078e4:	4b3b      	ldr	r3, [pc, #236]	@ (80079d4 <HAL_GPIO_Init+0x320>)
 80078e6:	689b      	ldr	r3, [r3, #8]
 80078e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	43db      	mvns	r3, r3
 80078ee:	693a      	ldr	r2, [r7, #16]
 80078f0:	4013      	ands	r3, r2
 80078f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d003      	beq.n	8007908 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	4313      	orrs	r3, r2
 8007906:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007908:	4a32      	ldr	r2, [pc, #200]	@ (80079d4 <HAL_GPIO_Init+0x320>)
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800790e:	4b31      	ldr	r3, [pc, #196]	@ (80079d4 <HAL_GPIO_Init+0x320>)
 8007910:	68db      	ldr	r3, [r3, #12]
 8007912:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	43db      	mvns	r3, r3
 8007918:	693a      	ldr	r2, [r7, #16]
 800791a:	4013      	ands	r3, r2
 800791c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007926:	2b00      	cmp	r3, #0
 8007928:	d003      	beq.n	8007932 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800792a:	693a      	ldr	r2, [r7, #16]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	4313      	orrs	r3, r2
 8007930:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007932:	4a28      	ldr	r2, [pc, #160]	@ (80079d4 <HAL_GPIO_Init+0x320>)
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007938:	4b26      	ldr	r3, [pc, #152]	@ (80079d4 <HAL_GPIO_Init+0x320>)
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	43db      	mvns	r3, r3
 8007942:	693a      	ldr	r2, [r7, #16]
 8007944:	4013      	ands	r3, r2
 8007946:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007950:	2b00      	cmp	r3, #0
 8007952:	d003      	beq.n	800795c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8007954:	693a      	ldr	r2, [r7, #16]
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	4313      	orrs	r3, r2
 800795a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800795c:	4a1d      	ldr	r2, [pc, #116]	@ (80079d4 <HAL_GPIO_Init+0x320>)
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8007962:	4b1c      	ldr	r3, [pc, #112]	@ (80079d4 <HAL_GPIO_Init+0x320>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	43db      	mvns	r3, r3
 800796c:	693a      	ldr	r2, [r7, #16]
 800796e:	4013      	ands	r3, r2
 8007970:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800797a:	2b00      	cmp	r3, #0
 800797c:	d003      	beq.n	8007986 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800797e:	693a      	ldr	r2, [r7, #16]
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	4313      	orrs	r3, r2
 8007984:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007986:	4a13      	ldr	r2, [pc, #76]	@ (80079d4 <HAL_GPIO_Init+0x320>)
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	3301      	adds	r3, #1
 8007990:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	fa22 f303 	lsr.w	r3, r2, r3
 800799c:	2b00      	cmp	r3, #0
 800799e:	f47f ae91 	bne.w	80076c4 <HAL_GPIO_Init+0x10>
  }
}
 80079a2:	bf00      	nop
 80079a4:	bf00      	nop
 80079a6:	371c      	adds	r7, #28
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr
 80079b0:	40021000 	.word	0x40021000
 80079b4:	40010000 	.word	0x40010000
 80079b8:	48000400 	.word	0x48000400
 80079bc:	48000800 	.word	0x48000800
 80079c0:	48000c00 	.word	0x48000c00
 80079c4:	48001000 	.word	0x48001000
 80079c8:	48001400 	.word	0x48001400
 80079cc:	48001800 	.word	0x48001800
 80079d0:	48001c00 	.word	0x48001c00
 80079d4:	40010400 	.word	0x40010400

080079d8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80079d8:	b480      	push	{r7}
 80079da:	b087      	sub	sp, #28
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80079e2:	2300      	movs	r3, #0
 80079e4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80079e6:	e0c9      	b.n	8007b7c <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80079e8:	2201      	movs	r2, #1
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	fa02 f303 	lsl.w	r3, r2, r3
 80079f0:	683a      	ldr	r2, [r7, #0]
 80079f2:	4013      	ands	r3, r2
 80079f4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	f000 80bc 	beq.w	8007b76 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80079fe:	4a66      	ldr	r2, [pc, #408]	@ (8007b98 <HAL_GPIO_DeInit+0x1c0>)
 8007a00:	697b      	ldr	r3, [r7, #20]
 8007a02:	089b      	lsrs	r3, r3, #2
 8007a04:	3302      	adds	r3, #2
 8007a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a0a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	f003 0303 	and.w	r3, r3, #3
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	220f      	movs	r2, #15
 8007a16:	fa02 f303 	lsl.w	r3, r2, r3
 8007a1a:	68fa      	ldr	r2, [r7, #12]
 8007a1c:	4013      	ands	r3, r2
 8007a1e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007a26:	d02b      	beq.n	8007a80 <HAL_GPIO_DeInit+0xa8>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	4a5c      	ldr	r2, [pc, #368]	@ (8007b9c <HAL_GPIO_DeInit+0x1c4>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d025      	beq.n	8007a7c <HAL_GPIO_DeInit+0xa4>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	4a5b      	ldr	r2, [pc, #364]	@ (8007ba0 <HAL_GPIO_DeInit+0x1c8>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d01f      	beq.n	8007a78 <HAL_GPIO_DeInit+0xa0>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	4a5a      	ldr	r2, [pc, #360]	@ (8007ba4 <HAL_GPIO_DeInit+0x1cc>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d019      	beq.n	8007a74 <HAL_GPIO_DeInit+0x9c>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	4a59      	ldr	r2, [pc, #356]	@ (8007ba8 <HAL_GPIO_DeInit+0x1d0>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d013      	beq.n	8007a70 <HAL_GPIO_DeInit+0x98>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	4a58      	ldr	r2, [pc, #352]	@ (8007bac <HAL_GPIO_DeInit+0x1d4>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d00d      	beq.n	8007a6c <HAL_GPIO_DeInit+0x94>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4a57      	ldr	r2, [pc, #348]	@ (8007bb0 <HAL_GPIO_DeInit+0x1d8>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d007      	beq.n	8007a68 <HAL_GPIO_DeInit+0x90>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	4a56      	ldr	r2, [pc, #344]	@ (8007bb4 <HAL_GPIO_DeInit+0x1dc>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d101      	bne.n	8007a64 <HAL_GPIO_DeInit+0x8c>
 8007a60:	2307      	movs	r3, #7
 8007a62:	e00e      	b.n	8007a82 <HAL_GPIO_DeInit+0xaa>
 8007a64:	2308      	movs	r3, #8
 8007a66:	e00c      	b.n	8007a82 <HAL_GPIO_DeInit+0xaa>
 8007a68:	2306      	movs	r3, #6
 8007a6a:	e00a      	b.n	8007a82 <HAL_GPIO_DeInit+0xaa>
 8007a6c:	2305      	movs	r3, #5
 8007a6e:	e008      	b.n	8007a82 <HAL_GPIO_DeInit+0xaa>
 8007a70:	2304      	movs	r3, #4
 8007a72:	e006      	b.n	8007a82 <HAL_GPIO_DeInit+0xaa>
 8007a74:	2303      	movs	r3, #3
 8007a76:	e004      	b.n	8007a82 <HAL_GPIO_DeInit+0xaa>
 8007a78:	2302      	movs	r3, #2
 8007a7a:	e002      	b.n	8007a82 <HAL_GPIO_DeInit+0xaa>
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	e000      	b.n	8007a82 <HAL_GPIO_DeInit+0xaa>
 8007a80:	2300      	movs	r3, #0
 8007a82:	697a      	ldr	r2, [r7, #20]
 8007a84:	f002 0203 	and.w	r2, r2, #3
 8007a88:	0092      	lsls	r2, r2, #2
 8007a8a:	4093      	lsls	r3, r2
 8007a8c:	68fa      	ldr	r2, [r7, #12]
 8007a8e:	429a      	cmp	r2, r3
 8007a90:	d132      	bne.n	8007af8 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8007a92:	4b49      	ldr	r3, [pc, #292]	@ (8007bb8 <HAL_GPIO_DeInit+0x1e0>)
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	43db      	mvns	r3, r3
 8007a9a:	4947      	ldr	r1, [pc, #284]	@ (8007bb8 <HAL_GPIO_DeInit+0x1e0>)
 8007a9c:	4013      	ands	r3, r2
 8007a9e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8007aa0:	4b45      	ldr	r3, [pc, #276]	@ (8007bb8 <HAL_GPIO_DeInit+0x1e0>)
 8007aa2:	685a      	ldr	r2, [r3, #4]
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	43db      	mvns	r3, r3
 8007aa8:	4943      	ldr	r1, [pc, #268]	@ (8007bb8 <HAL_GPIO_DeInit+0x1e0>)
 8007aaa:	4013      	ands	r3, r2
 8007aac:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8007aae:	4b42      	ldr	r3, [pc, #264]	@ (8007bb8 <HAL_GPIO_DeInit+0x1e0>)
 8007ab0:	68da      	ldr	r2, [r3, #12]
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	43db      	mvns	r3, r3
 8007ab6:	4940      	ldr	r1, [pc, #256]	@ (8007bb8 <HAL_GPIO_DeInit+0x1e0>)
 8007ab8:	4013      	ands	r3, r2
 8007aba:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8007abc:	4b3e      	ldr	r3, [pc, #248]	@ (8007bb8 <HAL_GPIO_DeInit+0x1e0>)
 8007abe:	689a      	ldr	r2, [r3, #8]
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	43db      	mvns	r3, r3
 8007ac4:	493c      	ldr	r1, [pc, #240]	@ (8007bb8 <HAL_GPIO_DeInit+0x1e0>)
 8007ac6:	4013      	ands	r3, r2
 8007ac8:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	f003 0303 	and.w	r3, r3, #3
 8007ad0:	009b      	lsls	r3, r3, #2
 8007ad2:	220f      	movs	r2, #15
 8007ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ad8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8007ada:	4a2f      	ldr	r2, [pc, #188]	@ (8007b98 <HAL_GPIO_DeInit+0x1c0>)
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	089b      	lsrs	r3, r3, #2
 8007ae0:	3302      	adds	r3, #2
 8007ae2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	43da      	mvns	r2, r3
 8007aea:	482b      	ldr	r0, [pc, #172]	@ (8007b98 <HAL_GPIO_DeInit+0x1c0>)
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	089b      	lsrs	r3, r3, #2
 8007af0:	400a      	ands	r2, r1
 8007af2:	3302      	adds	r3, #2
 8007af4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681a      	ldr	r2, [r3, #0]
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	005b      	lsls	r3, r3, #1
 8007b00:	2103      	movs	r1, #3
 8007b02:	fa01 f303 	lsl.w	r3, r1, r3
 8007b06:	431a      	orrs	r2, r3
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	08da      	lsrs	r2, r3, #3
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	3208      	adds	r2, #8
 8007b14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	f003 0307 	and.w	r3, r3, #7
 8007b1e:	009b      	lsls	r3, r3, #2
 8007b20:	220f      	movs	r2, #15
 8007b22:	fa02 f303 	lsl.w	r3, r2, r3
 8007b26:	43db      	mvns	r3, r3
 8007b28:	697a      	ldr	r2, [r7, #20]
 8007b2a:	08d2      	lsrs	r2, r2, #3
 8007b2c:	4019      	ands	r1, r3
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	3208      	adds	r2, #8
 8007b32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	689a      	ldr	r2, [r3, #8]
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	005b      	lsls	r3, r3, #1
 8007b3e:	2103      	movs	r1, #3
 8007b40:	fa01 f303 	lsl.w	r3, r1, r3
 8007b44:	43db      	mvns	r3, r3
 8007b46:	401a      	ands	r2, r3
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	685a      	ldr	r2, [r3, #4]
 8007b50:	2101      	movs	r1, #1
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	fa01 f303 	lsl.w	r3, r1, r3
 8007b58:	43db      	mvns	r3, r3
 8007b5a:	401a      	ands	r2, r3
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	68da      	ldr	r2, [r3, #12]
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	005b      	lsls	r3, r3, #1
 8007b68:	2103      	movs	r1, #3
 8007b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8007b6e:	43db      	mvns	r3, r3
 8007b70:	401a      	ands	r2, r3
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	3301      	adds	r3, #1
 8007b7a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8007b7c:	683a      	ldr	r2, [r7, #0]
 8007b7e:	697b      	ldr	r3, [r7, #20]
 8007b80:	fa22 f303 	lsr.w	r3, r2, r3
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	f47f af2f 	bne.w	80079e8 <HAL_GPIO_DeInit+0x10>
  }
}
 8007b8a:	bf00      	nop
 8007b8c:	bf00      	nop
 8007b8e:	371c      	adds	r7, #28
 8007b90:	46bd      	mov	sp, r7
 8007b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b96:	4770      	bx	lr
 8007b98:	40010000 	.word	0x40010000
 8007b9c:	48000400 	.word	0x48000400
 8007ba0:	48000800 	.word	0x48000800
 8007ba4:	48000c00 	.word	0x48000c00
 8007ba8:	48001000 	.word	0x48001000
 8007bac:	48001400 	.word	0x48001400
 8007bb0:	48001800 	.word	0x48001800
 8007bb4:	48001c00 	.word	0x48001c00
 8007bb8:	40010400 	.word	0x40010400

08007bbc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b085      	sub	sp, #20
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
 8007bc4:	460b      	mov	r3, r1
 8007bc6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	691a      	ldr	r2, [r3, #16]
 8007bcc:	887b      	ldrh	r3, [r7, #2]
 8007bce:	4013      	ands	r3, r2
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d002      	beq.n	8007bda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	73fb      	strb	r3, [r7, #15]
 8007bd8:	e001      	b.n	8007bde <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007bde:	7bfb      	ldrb	r3, [r7, #15]
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3714      	adds	r7, #20
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr

08007bec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
 8007bf4:	460b      	mov	r3, r1
 8007bf6:	807b      	strh	r3, [r7, #2]
 8007bf8:	4613      	mov	r3, r2
 8007bfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007bfc:	787b      	ldrb	r3, [r7, #1]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d003      	beq.n	8007c0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007c02:	887a      	ldrh	r2, [r7, #2]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007c08:	e002      	b.n	8007c10 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007c0a:	887a      	ldrh	r2, [r7, #2]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007c10:	bf00      	nop
 8007c12:	370c      	adds	r7, #12
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr

08007c1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b082      	sub	sp, #8
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d101      	bne.n	8007c2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e08d      	b.n	8007d4a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c34:	b2db      	uxtb	r3, r3
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d106      	bne.n	8007c48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f7fc fe36 	bl	80048b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2224      	movs	r2, #36	@ 0x24
 8007c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f022 0201 	bic.w	r2, r2, #1
 8007c5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	685a      	ldr	r2, [r3, #4]
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007c6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	689a      	ldr	r2, [r3, #8]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007c7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	68db      	ldr	r3, [r3, #12]
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d107      	bne.n	8007c96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	689a      	ldr	r2, [r3, #8]
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007c92:	609a      	str	r2, [r3, #8]
 8007c94:	e006      	b.n	8007ca4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	689a      	ldr	r2, [r3, #8]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007ca2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	68db      	ldr	r3, [r3, #12]
 8007ca8:	2b02      	cmp	r3, #2
 8007caa:	d108      	bne.n	8007cbe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	685a      	ldr	r2, [r3, #4]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007cba:	605a      	str	r2, [r3, #4]
 8007cbc:	e007      	b.n	8007cce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	685a      	ldr	r2, [r3, #4]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007ccc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	6812      	ldr	r2, [r2, #0]
 8007cd8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007cdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ce0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	68da      	ldr	r2, [r3, #12]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007cf0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	691a      	ldr	r2, [r3, #16]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	695b      	ldr	r3, [r3, #20]
 8007cfa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	699b      	ldr	r3, [r3, #24]
 8007d02:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	430a      	orrs	r2, r1
 8007d0a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	69d9      	ldr	r1, [r3, #28]
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6a1a      	ldr	r2, [r3, #32]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	430a      	orrs	r2, r1
 8007d1a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f042 0201 	orr.w	r2, r2, #1
 8007d2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2220      	movs	r2, #32
 8007d36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2200      	movs	r2, #0
 8007d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007d48:	2300      	movs	r3, #0
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3708      	adds	r7, #8
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
	...

08007d54 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b08a      	sub	sp, #40	@ 0x28
 8007d58:	af02      	add	r7, sp, #8
 8007d5a:	60f8      	str	r0, [r7, #12]
 8007d5c:	607a      	str	r2, [r7, #4]
 8007d5e:	461a      	mov	r2, r3
 8007d60:	460b      	mov	r3, r1
 8007d62:	817b      	strh	r3, [r7, #10]
 8007d64:	4613      	mov	r3, r2
 8007d66:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d72:	b2db      	uxtb	r3, r3
 8007d74:	2b20      	cmp	r3, #32
 8007d76:	f040 80ef 	bne.w	8007f58 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	699b      	ldr	r3, [r3, #24]
 8007d80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d88:	d101      	bne.n	8007d8e <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8007d8a:	2302      	movs	r3, #2
 8007d8c:	e0e5      	b.n	8007f5a <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007d94:	2b01      	cmp	r3, #1
 8007d96:	d101      	bne.n	8007d9c <HAL_I2C_Master_Transmit_DMA+0x48>
 8007d98:	2302      	movs	r3, #2
 8007d9a:	e0de      	b.n	8007f5a <HAL_I2C_Master_Transmit_DMA+0x206>
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2201      	movs	r2, #1
 8007da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2221      	movs	r2, #33	@ 0x21
 8007da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2210      	movs	r2, #16
 8007db0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2200      	movs	r2, #0
 8007db8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	893a      	ldrh	r2, [r7, #8]
 8007dc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	4a66      	ldr	r2, [pc, #408]	@ (8007f64 <HAL_I2C_Master_Transmit_DMA+0x210>)
 8007dca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	4a66      	ldr	r2, [pc, #408]	@ (8007f68 <HAL_I2C_Master_Transmit_DMA+0x214>)
 8007dd0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dd6:	b29b      	uxth	r3, r3
 8007dd8:	2bff      	cmp	r3, #255	@ 0xff
 8007dda:	d906      	bls.n	8007dea <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	22ff      	movs	r2, #255	@ 0xff
 8007de0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8007de2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007de6:	61fb      	str	r3, [r7, #28]
 8007de8:	e007      	b.n	8007dfa <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dee:	b29a      	uxth	r2, r3
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007df4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007df8:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d01a      	beq.n	8007e38 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e06:	781a      	ldrb	r2, [r3, #0]
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e12:	1c5a      	adds	r2, r3, #1
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e1c:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e22:	b29b      	uxth	r3, r3
 8007e24:	3b01      	subs	r3, #1
 8007e26:	b29a      	uxth	r2, r3
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e30:	3b01      	subs	r3, #1
 8007e32:	b29a      	uxth	r2, r3
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d074      	beq.n	8007f2a <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d022      	beq.n	8007e8e <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e4c:	4a47      	ldr	r2, [pc, #284]	@ (8007f6c <HAL_I2C_Master_Transmit_DMA+0x218>)
 8007e4e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e54:	4a46      	ldr	r2, [pc, #280]	@ (8007f70 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8007e56:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e64:	2200      	movs	r2, #0
 8007e66:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e70:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8007e78:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8007e7e:	f7ff fa4d 	bl	800731c <HAL_DMA_Start_IT>
 8007e82:	4603      	mov	r3, r0
 8007e84:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8007e86:	7dfb      	ldrb	r3, [r7, #23]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d13a      	bne.n	8007f02 <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8007e8c:	e013      	b.n	8007eb6 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	2220      	movs	r2, #32
 8007e92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ea2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2200      	movs	r2, #0
 8007eae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	e051      	b.n	8007f5a <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007eba:	b2db      	uxtb	r3, r3
 8007ebc:	3301      	adds	r3, #1
 8007ebe:	b2da      	uxtb	r2, r3
 8007ec0:	8979      	ldrh	r1, [r7, #10]
 8007ec2:	4b2c      	ldr	r3, [pc, #176]	@ (8007f74 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8007ec4:	9300      	str	r3, [sp, #0]
 8007ec6:	69fb      	ldr	r3, [r7, #28]
 8007ec8:	68f8      	ldr	r0, [r7, #12]
 8007eca:	f001 ff91 	bl	8009df0 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ed2:	b29a      	uxth	r2, r3
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ed8:	1ad3      	subs	r3, r2, r3
 8007eda:	b29a      	uxth	r2, r3
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007ee8:	2110      	movs	r1, #16
 8007eea:	68f8      	ldr	r0, [r7, #12]
 8007eec:	f001 ffb2 	bl	8009e54 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007efe:	601a      	str	r2, [r3, #0]
 8007f00:	e028      	b.n	8007f54 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2220      	movs	r2, #32
 8007f06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f16:	f043 0210 	orr.w	r2, r3, #16
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2200      	movs	r2, #0
 8007f22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007f26:	2301      	movs	r3, #1
 8007f28:	e017      	b.n	8007f5a <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	4a12      	ldr	r2, [pc, #72]	@ (8007f78 <HAL_I2C_Master_Transmit_DMA+0x224>)
 8007f2e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	b2da      	uxtb	r2, r3
 8007f34:	8979      	ldrh	r1, [r7, #10]
 8007f36:	4b0f      	ldr	r3, [pc, #60]	@ (8007f74 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8007f38:	9300      	str	r3, [sp, #0]
 8007f3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007f3e:	68f8      	ldr	r0, [r7, #12]
 8007f40:	f001 ff56 	bl	8009df0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2200      	movs	r2, #0
 8007f48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007f4c:	2101      	movs	r1, #1
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f001 ff80 	bl	8009e54 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8007f54:	2300      	movs	r3, #0
 8007f56:	e000      	b.n	8007f5a <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8007f58:	2302      	movs	r3, #2
  }
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3720      	adds	r7, #32
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}
 8007f62:	bf00      	nop
 8007f64:	ffff0000 	.word	0xffff0000
 8007f68:	08008961 	.word	0x08008961
 8007f6c:	080098e7 	.word	0x080098e7
 8007f70:	08009a13 	.word	0x08009a13
 8007f74:	80002000 	.word	0x80002000
 8007f78:	08008523 	.word	0x08008523

08007f7c <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b088      	sub	sp, #32
 8007f80:	af02      	add	r7, sp, #8
 8007f82:	60f8      	str	r0, [r7, #12]
 8007f84:	607a      	str	r2, [r7, #4]
 8007f86:	461a      	mov	r2, r3
 8007f88:	460b      	mov	r3, r1
 8007f8a:	817b      	strh	r3, [r7, #10]
 8007f8c:	4613      	mov	r3, r2
 8007f8e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f96:	b2db      	uxtb	r3, r3
 8007f98:	2b20      	cmp	r3, #32
 8007f9a:	f040 80cd 	bne.w	8008138 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	699b      	ldr	r3, [r3, #24]
 8007fa4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007fa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fac:	d101      	bne.n	8007fb2 <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 8007fae:	2302      	movs	r3, #2
 8007fb0:	e0c3      	b.n	800813a <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d101      	bne.n	8007fc0 <HAL_I2C_Master_Receive_DMA+0x44>
 8007fbc:	2302      	movs	r3, #2
 8007fbe:	e0bc      	b.n	800813a <HAL_I2C_Master_Receive_DMA+0x1be>
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2222      	movs	r2, #34	@ 0x22
 8007fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2210      	movs	r2, #16
 8007fd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	893a      	ldrh	r2, [r7, #8]
 8007fe8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	4a55      	ldr	r2, [pc, #340]	@ (8008144 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 8007fee:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	4a55      	ldr	r2, [pc, #340]	@ (8008148 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8007ff4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	2bff      	cmp	r3, #255	@ 0xff
 8007ffe:	d906      	bls.n	800800e <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	22ff      	movs	r2, #255	@ 0xff
 8008004:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8008006:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800800a:	617b      	str	r3, [r7, #20]
 800800c:	e007      	b.n	800801e <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008012:	b29a      	uxth	r2, r3
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008018:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800801c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008022:	2b00      	cmp	r3, #0
 8008024:	d070      	beq.n	8008108 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800802a:	2b00      	cmp	r3, #0
 800802c:	d020      	beq.n	8008070 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008032:	4a46      	ldr	r2, [pc, #280]	@ (800814c <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8008034:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800803a:	4a45      	ldr	r2, [pc, #276]	@ (8008150 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 800803c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008042:	2200      	movs	r2, #0
 8008044:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800804a:	2200      	movs	r2, #0
 800804c:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	3324      	adds	r3, #36	@ 0x24
 8008058:	4619      	mov	r1, r3
 800805a:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8008060:	f7ff f95c 	bl	800731c <HAL_DMA_Start_IT>
 8008064:	4603      	mov	r3, r0
 8008066:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8008068:	7cfb      	ldrb	r3, [r7, #19]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d138      	bne.n	80080e0 <HAL_I2C_Master_Receive_DMA+0x164>
 800806e:	e013      	b.n	8008098 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2220      	movs	r2, #32
 8008074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2200      	movs	r2, #0
 800807c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008084:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2200      	movs	r2, #0
 8008090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8008094:	2301      	movs	r3, #1
 8008096:	e050      	b.n	800813a <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800809c:	b2da      	uxtb	r2, r3
 800809e:	8979      	ldrh	r1, [r7, #10]
 80080a0:	4b2c      	ldr	r3, [pc, #176]	@ (8008154 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 80080a2:	9300      	str	r3, [sp, #0]
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	68f8      	ldr	r0, [r7, #12]
 80080a8:	f001 fea2 	bl	8009df0 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080b0:	b29a      	uxth	r2, r3
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080b6:	1ad3      	subs	r3, r2, r3
 80080b8:	b29a      	uxth	r2, r3
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2200      	movs	r2, #0
 80080c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80080c6:	2110      	movs	r1, #16
 80080c8:	68f8      	ldr	r0, [r7, #12]
 80080ca:	f001 fec3 	bl	8009e54 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	681a      	ldr	r2, [r3, #0]
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80080dc:	601a      	str	r2, [r3, #0]
 80080de:	e029      	b.n	8008134 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	2220      	movs	r2, #32
 80080e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	2200      	movs	r2, #0
 80080ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080f4:	f043 0210 	orr.w	r2, r3, #16
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2200      	movs	r2, #0
 8008100:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008104:	2301      	movs	r3, #1
 8008106:	e018      	b.n	800813a <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	4a13      	ldr	r2, [pc, #76]	@ (8008158 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 800810c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008112:	b2da      	uxtb	r2, r3
 8008114:	8979      	ldrh	r1, [r7, #10]
 8008116:	4b0f      	ldr	r3, [pc, #60]	@ (8008154 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8008118:	9300      	str	r3, [sp, #0]
 800811a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800811e:	68f8      	ldr	r0, [r7, #12]
 8008120:	f001 fe66 	bl	8009df0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	2200      	movs	r2, #0
 8008128:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800812c:	2102      	movs	r1, #2
 800812e:	68f8      	ldr	r0, [r7, #12]
 8008130:	f001 fe90 	bl	8009e54 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8008134:	2300      	movs	r3, #0
 8008136:	e000      	b.n	800813a <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8008138:	2302      	movs	r3, #2
  }
}
 800813a:	4618      	mov	r0, r3
 800813c:	3718      	adds	r7, #24
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}
 8008142:	bf00      	nop
 8008144:	ffff0000 	.word	0xffff0000
 8008148:	08008961 	.word	0x08008961
 800814c:	0800997d 	.word	0x0800997d
 8008150:	08009a13 	.word	0x08009a13
 8008154:	80002400 	.word	0x80002400
 8008158:	08008523 	.word	0x08008523

0800815c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b088      	sub	sp, #32
 8008160:	af02      	add	r7, sp, #8
 8008162:	60f8      	str	r0, [r7, #12]
 8008164:	4608      	mov	r0, r1
 8008166:	4611      	mov	r1, r2
 8008168:	461a      	mov	r2, r3
 800816a:	4603      	mov	r3, r0
 800816c:	817b      	strh	r3, [r7, #10]
 800816e:	460b      	mov	r3, r1
 8008170:	813b      	strh	r3, [r7, #8]
 8008172:	4613      	mov	r3, r2
 8008174:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800817c:	b2db      	uxtb	r3, r3
 800817e:	2b20      	cmp	r3, #32
 8008180:	f040 80fd 	bne.w	800837e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008184:	6a3b      	ldr	r3, [r7, #32]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d002      	beq.n	8008190 <HAL_I2C_Mem_Read+0x34>
 800818a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800818c:	2b00      	cmp	r3, #0
 800818e:	d105      	bne.n	800819c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008196:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008198:	2301      	movs	r3, #1
 800819a:	e0f1      	b.n	8008380 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80081a2:	2b01      	cmp	r3, #1
 80081a4:	d101      	bne.n	80081aa <HAL_I2C_Mem_Read+0x4e>
 80081a6:	2302      	movs	r3, #2
 80081a8:	e0ea      	b.n	8008380 <HAL_I2C_Mem_Read+0x224>
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2201      	movs	r2, #1
 80081ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80081b2:	f7fd f979 	bl	80054a8 <HAL_GetTick>
 80081b6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	9300      	str	r3, [sp, #0]
 80081bc:	2319      	movs	r3, #25
 80081be:	2201      	movs	r2, #1
 80081c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80081c4:	68f8      	ldr	r0, [r7, #12]
 80081c6:	f001 fc59 	bl	8009a7c <I2C_WaitOnFlagUntilTimeout>
 80081ca:	4603      	mov	r3, r0
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d001      	beq.n	80081d4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80081d0:	2301      	movs	r3, #1
 80081d2:	e0d5      	b.n	8008380 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2222      	movs	r2, #34	@ 0x22
 80081d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2240      	movs	r2, #64	@ 0x40
 80081e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	2200      	movs	r2, #0
 80081e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	6a3a      	ldr	r2, [r7, #32]
 80081ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80081f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2200      	movs	r2, #0
 80081fa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80081fc:	88f8      	ldrh	r0, [r7, #6]
 80081fe:	893a      	ldrh	r2, [r7, #8]
 8008200:	8979      	ldrh	r1, [r7, #10]
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	9301      	str	r3, [sp, #4]
 8008206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008208:	9300      	str	r3, [sp, #0]
 800820a:	4603      	mov	r3, r0
 800820c:	68f8      	ldr	r0, [r7, #12]
 800820e:	f000 fe8f 	bl	8008f30 <I2C_RequestMemoryRead>
 8008212:	4603      	mov	r3, r0
 8008214:	2b00      	cmp	r3, #0
 8008216:	d005      	beq.n	8008224 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	2200      	movs	r2, #0
 800821c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008220:	2301      	movs	r3, #1
 8008222:	e0ad      	b.n	8008380 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008228:	b29b      	uxth	r3, r3
 800822a:	2bff      	cmp	r3, #255	@ 0xff
 800822c:	d90e      	bls.n	800824c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	22ff      	movs	r2, #255	@ 0xff
 8008232:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008238:	b2da      	uxtb	r2, r3
 800823a:	8979      	ldrh	r1, [r7, #10]
 800823c:	4b52      	ldr	r3, [pc, #328]	@ (8008388 <HAL_I2C_Mem_Read+0x22c>)
 800823e:	9300      	str	r3, [sp, #0]
 8008240:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008244:	68f8      	ldr	r0, [r7, #12]
 8008246:	f001 fdd3 	bl	8009df0 <I2C_TransferConfig>
 800824a:	e00f      	b.n	800826c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008250:	b29a      	uxth	r2, r3
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800825a:	b2da      	uxtb	r2, r3
 800825c:	8979      	ldrh	r1, [r7, #10]
 800825e:	4b4a      	ldr	r3, [pc, #296]	@ (8008388 <HAL_I2C_Mem_Read+0x22c>)
 8008260:	9300      	str	r3, [sp, #0]
 8008262:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008266:	68f8      	ldr	r0, [r7, #12]
 8008268:	f001 fdc2 	bl	8009df0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	9300      	str	r3, [sp, #0]
 8008270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008272:	2200      	movs	r2, #0
 8008274:	2104      	movs	r1, #4
 8008276:	68f8      	ldr	r0, [r7, #12]
 8008278:	f001 fc00 	bl	8009a7c <I2C_WaitOnFlagUntilTimeout>
 800827c:	4603      	mov	r3, r0
 800827e:	2b00      	cmp	r3, #0
 8008280:	d001      	beq.n	8008286 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008282:	2301      	movs	r3, #1
 8008284:	e07c      	b.n	8008380 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008290:	b2d2      	uxtb	r2, r2
 8008292:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008298:	1c5a      	adds	r2, r3, #1
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082a2:	3b01      	subs	r3, #1
 80082a4:	b29a      	uxth	r2, r3
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082ae:	b29b      	uxth	r3, r3
 80082b0:	3b01      	subs	r3, #1
 80082b2:	b29a      	uxth	r2, r3
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082bc:	b29b      	uxth	r3, r3
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d034      	beq.n	800832c <HAL_I2C_Mem_Read+0x1d0>
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d130      	bne.n	800832c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	9300      	str	r3, [sp, #0]
 80082ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082d0:	2200      	movs	r2, #0
 80082d2:	2180      	movs	r1, #128	@ 0x80
 80082d4:	68f8      	ldr	r0, [r7, #12]
 80082d6:	f001 fbd1 	bl	8009a7c <I2C_WaitOnFlagUntilTimeout>
 80082da:	4603      	mov	r3, r0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d001      	beq.n	80082e4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80082e0:	2301      	movs	r3, #1
 80082e2:	e04d      	b.n	8008380 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	2bff      	cmp	r3, #255	@ 0xff
 80082ec:	d90e      	bls.n	800830c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	22ff      	movs	r2, #255	@ 0xff
 80082f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082f8:	b2da      	uxtb	r2, r3
 80082fa:	8979      	ldrh	r1, [r7, #10]
 80082fc:	2300      	movs	r3, #0
 80082fe:	9300      	str	r3, [sp, #0]
 8008300:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008304:	68f8      	ldr	r0, [r7, #12]
 8008306:	f001 fd73 	bl	8009df0 <I2C_TransferConfig>
 800830a:	e00f      	b.n	800832c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008310:	b29a      	uxth	r2, r3
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800831a:	b2da      	uxtb	r2, r3
 800831c:	8979      	ldrh	r1, [r7, #10]
 800831e:	2300      	movs	r3, #0
 8008320:	9300      	str	r3, [sp, #0]
 8008322:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008326:	68f8      	ldr	r0, [r7, #12]
 8008328:	f001 fd62 	bl	8009df0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008330:	b29b      	uxth	r3, r3
 8008332:	2b00      	cmp	r3, #0
 8008334:	d19a      	bne.n	800826c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008336:	697a      	ldr	r2, [r7, #20]
 8008338:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800833a:	68f8      	ldr	r0, [r7, #12]
 800833c:	f001 fc34 	bl	8009ba8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008340:	4603      	mov	r3, r0
 8008342:	2b00      	cmp	r3, #0
 8008344:	d001      	beq.n	800834a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008346:	2301      	movs	r3, #1
 8008348:	e01a      	b.n	8008380 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	2220      	movs	r2, #32
 8008350:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	6859      	ldr	r1, [r3, #4]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	4b0b      	ldr	r3, [pc, #44]	@ (800838c <HAL_I2C_Mem_Read+0x230>)
 800835e:	400b      	ands	r3, r1
 8008360:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	2220      	movs	r2, #32
 8008366:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2200      	movs	r2, #0
 800836e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	2200      	movs	r2, #0
 8008376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800837a:	2300      	movs	r3, #0
 800837c:	e000      	b.n	8008380 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800837e:	2302      	movs	r3, #2
  }
}
 8008380:	4618      	mov	r0, r3
 8008382:	3718      	adds	r7, #24
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}
 8008388:	80002400 	.word	0x80002400
 800838c:	fe00e800 	.word	0xfe00e800

08008390 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b084      	sub	sp, #16
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	699b      	ldr	r3, [r3, #24]
 800839e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d005      	beq.n	80083bc <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083b4:	68ba      	ldr	r2, [r7, #8]
 80083b6:	68f9      	ldr	r1, [r7, #12]
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	4798      	blx	r3
  }
}
 80083bc:	bf00      	nop
 80083be:	3710      	adds	r7, #16
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bd80      	pop	{r7, pc}

080083c4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b086      	sub	sp, #24
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	699b      	ldr	r3, [r3, #24]
 80083d2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d00f      	beq.n	8008406 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d00a      	beq.n	8008406 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083f4:	f043 0201 	orr.w	r2, r3, #1
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008404:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800840c:	2b00      	cmp	r3, #0
 800840e:	d00f      	beq.n	8008430 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008416:	2b00      	cmp	r3, #0
 8008418:	d00a      	beq.n	8008430 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800841e:	f043 0208 	orr.w	r2, r3, #8
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800842e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008430:	697b      	ldr	r3, [r7, #20]
 8008432:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008436:	2b00      	cmp	r3, #0
 8008438:	d00f      	beq.n	800845a <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008440:	2b00      	cmp	r3, #0
 8008442:	d00a      	beq.n	800845a <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008448:	f043 0202 	orr.w	r2, r3, #2
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008458:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800845e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	f003 030b 	and.w	r3, r3, #11
 8008466:	2b00      	cmp	r3, #0
 8008468:	d003      	beq.n	8008472 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800846a:	68f9      	ldr	r1, [r7, #12]
 800846c:	6878      	ldr	r0, [r7, #4]
 800846e:	f001 f8ff 	bl	8009670 <I2C_ITError>
  }
}
 8008472:	bf00      	nop
 8008474:	3718      	adds	r7, #24
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}

0800847a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800847a:	b480      	push	{r7}
 800847c:	b083      	sub	sp, #12
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008482:	bf00      	nop
 8008484:	370c      	adds	r7, #12
 8008486:	46bd      	mov	sp, r7
 8008488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848c:	4770      	bx	lr

0800848e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800848e:	b480      	push	{r7}
 8008490:	b083      	sub	sp, #12
 8008492:	af00      	add	r7, sp, #0
 8008494:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008496:	bf00      	nop
 8008498:	370c      	adds	r7, #12
 800849a:	46bd      	mov	sp, r7
 800849c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a0:	4770      	bx	lr

080084a2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80084a2:	b480      	push	{r7}
 80084a4:	b083      	sub	sp, #12
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
 80084aa:	460b      	mov	r3, r1
 80084ac:	70fb      	strb	r3, [r7, #3]
 80084ae:	4613      	mov	r3, r2
 80084b0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80084b2:	bf00      	nop
 80084b4:	370c      	adds	r7, #12
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr

080084be <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80084be:	b480      	push	{r7}
 80084c0:	b083      	sub	sp, #12
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80084c6:	bf00      	nop
 80084c8:	370c      	adds	r7, #12
 80084ca:	46bd      	mov	sp, r7
 80084cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d0:	4770      	bx	lr

080084d2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80084d2:	b480      	push	{r7}
 80084d4:	b083      	sub	sp, #12
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80084da:	bf00      	nop
 80084dc:	370c      	adds	r7, #12
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr

080084e6 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80084e6:	b480      	push	{r7}
 80084e8:	b083      	sub	sp, #12
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80084ee:	bf00      	nop
 80084f0:	370c      	adds	r7, #12
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr

080084fa <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80084fa:	b480      	push	{r7}
 80084fc:	b083      	sub	sp, #12
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8008502:	bf00      	nop
 8008504:	370c      	adds	r7, #12
 8008506:	46bd      	mov	sp, r7
 8008508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850c:	4770      	bx	lr

0800850e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800850e:	b480      	push	{r7}
 8008510:	b083      	sub	sp, #12
 8008512:	af00      	add	r7, sp, #0
 8008514:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008516:	bf00      	nop
 8008518:	370c      	adds	r7, #12
 800851a:	46bd      	mov	sp, r7
 800851c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008520:	4770      	bx	lr

08008522 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8008522:	b580      	push	{r7, lr}
 8008524:	b088      	sub	sp, #32
 8008526:	af02      	add	r7, sp, #8
 8008528:	60f8      	str	r0, [r7, #12]
 800852a:	60b9      	str	r1, [r7, #8]
 800852c:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008538:	2b01      	cmp	r3, #1
 800853a:	d101      	bne.n	8008540 <I2C_Master_ISR_IT+0x1e>
 800853c:	2302      	movs	r3, #2
 800853e:	e113      	b.n	8008768 <I2C_Master_ISR_IT+0x246>
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	2201      	movs	r2, #1
 8008544:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	f003 0310 	and.w	r3, r3, #16
 800854e:	2b00      	cmp	r3, #0
 8008550:	d012      	beq.n	8008578 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008558:	2b00      	cmp	r3, #0
 800855a:	d00d      	beq.n	8008578 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	2210      	movs	r2, #16
 8008562:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008568:	f043 0204 	orr.w	r2, r3, #4
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008570:	68f8      	ldr	r0, [r7, #12]
 8008572:	f001 f994 	bl	800989e <I2C_Flush_TXDR>
 8008576:	e0e4      	b.n	8008742 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	f003 0304 	and.w	r3, r3, #4
 800857e:	2b00      	cmp	r3, #0
 8008580:	d022      	beq.n	80085c8 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008588:	2b00      	cmp	r3, #0
 800858a:	d01d      	beq.n	80085c8 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	f023 0304 	bic.w	r3, r3, #4
 8008592:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800859e:	b2d2      	uxtb	r2, r2
 80085a0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085a6:	1c5a      	adds	r2, r3, #1
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085b0:	3b01      	subs	r3, #1
 80085b2:	b29a      	uxth	r2, r3
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085bc:	b29b      	uxth	r3, r3
 80085be:	3b01      	subs	r3, #1
 80085c0:	b29a      	uxth	r2, r3
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80085c6:	e0bc      	b.n	8008742 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d128      	bne.n	8008624 <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d023      	beq.n	8008624 <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d01e      	beq.n	8008624 <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085ea:	b29b      	uxth	r3, r3
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	f000 80a8 	beq.w	8008742 <I2C_Master_ISR_IT+0x220>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085f6:	781a      	ldrb	r2, [r3, #0]
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008602:	1c5a      	adds	r2, r3, #1
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800860c:	3b01      	subs	r3, #1
 800860e:	b29a      	uxth	r2, r3
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008618:	b29b      	uxth	r3, r3
 800861a:	3b01      	subs	r3, #1
 800861c:	b29a      	uxth	r2, r3
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8008622:	e08e      	b.n	8008742 <I2C_Master_ISR_IT+0x220>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800862a:	2b00      	cmp	r3, #0
 800862c:	d05c      	beq.n	80086e8 <I2C_Master_ISR_IT+0x1c6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8008634:	2b00      	cmp	r3, #0
 8008636:	d057      	beq.n	80086e8 <I2C_Master_ISR_IT+0x1c6>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800863c:	b29b      	uxth	r3, r3
 800863e:	2b00      	cmp	r3, #0
 8008640:	d040      	beq.n	80086c4 <I2C_Master_ISR_IT+0x1a2>
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008646:	2b00      	cmp	r3, #0
 8008648:	d13c      	bne.n	80086c4 <I2C_Master_ISR_IT+0x1a2>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	b29b      	uxth	r3, r3
 8008652:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008656:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800865c:	b29b      	uxth	r3, r3
 800865e:	2bff      	cmp	r3, #255	@ 0xff
 8008660:	d90e      	bls.n	8008680 <I2C_Master_ISR_IT+0x15e>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	22ff      	movs	r2, #255	@ 0xff
 8008666:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800866c:	b2da      	uxtb	r2, r3
 800866e:	8a79      	ldrh	r1, [r7, #18]
 8008670:	2300      	movs	r3, #0
 8008672:	9300      	str	r3, [sp, #0]
 8008674:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008678:	68f8      	ldr	r0, [r7, #12]
 800867a:	f001 fbb9 	bl	8009df0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800867e:	e032      	b.n	80086e6 <I2C_Master_ISR_IT+0x1c4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008684:	b29a      	uxth	r2, r3
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800868e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008692:	d00b      	beq.n	80086ac <I2C_Master_ISR_IT+0x18a>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008698:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800869e:	8a79      	ldrh	r1, [r7, #18]
 80086a0:	2000      	movs	r0, #0
 80086a2:	9000      	str	r0, [sp, #0]
 80086a4:	68f8      	ldr	r0, [r7, #12]
 80086a6:	f001 fba3 	bl	8009df0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80086aa:	e01c      	b.n	80086e6 <I2C_Master_ISR_IT+0x1c4>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086b0:	b2da      	uxtb	r2, r3
 80086b2:	8a79      	ldrh	r1, [r7, #18]
 80086b4:	2300      	movs	r3, #0
 80086b6:	9300      	str	r3, [sp, #0]
 80086b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80086bc:	68f8      	ldr	r0, [r7, #12]
 80086be:	f001 fb97 	bl	8009df0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80086c2:	e010      	b.n	80086e6 <I2C_Master_ISR_IT+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	685b      	ldr	r3, [r3, #4]
 80086ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80086d2:	d003      	beq.n	80086dc <I2C_Master_ISR_IT+0x1ba>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80086d4:	68f8      	ldr	r0, [r7, #12]
 80086d6:	f000 fd03 	bl	80090e0 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80086da:	e032      	b.n	8008742 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80086dc:	2140      	movs	r1, #64	@ 0x40
 80086de:	68f8      	ldr	r0, [r7, #12]
 80086e0:	f000 ffc6 	bl	8009670 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80086e4:	e02d      	b.n	8008742 <I2C_Master_ISR_IT+0x220>
 80086e6:	e02c      	b.n	8008742 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d027      	beq.n	8008742 <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d022      	beq.n	8008742 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008700:	b29b      	uxth	r3, r3
 8008702:	2b00      	cmp	r3, #0
 8008704:	d119      	bne.n	800873a <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008710:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008714:	d015      	beq.n	8008742 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800871a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800871e:	d108      	bne.n	8008732 <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	685a      	ldr	r2, [r3, #4]
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800872e:	605a      	str	r2, [r3, #4]
 8008730:	e007      	b.n	8008742 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008732:	68f8      	ldr	r0, [r7, #12]
 8008734:	f000 fcd4 	bl	80090e0 <I2C_ITMasterSeqCplt>
 8008738:	e003      	b.n	8008742 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800873a:	2140      	movs	r1, #64	@ 0x40
 800873c:	68f8      	ldr	r0, [r7, #12]
 800873e:	f000 ff97 	bl	8009670 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	f003 0320 	and.w	r3, r3, #32
 8008748:	2b00      	cmp	r3, #0
 800874a:	d008      	beq.n	800875e <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008752:	2b00      	cmp	r3, #0
 8008754:	d003      	beq.n	800875e <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8008756:	6979      	ldr	r1, [r7, #20]
 8008758:	68f8      	ldr	r0, [r7, #12]
 800875a:	f000 fd5b 	bl	8009214 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2200      	movs	r2, #0
 8008762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008766:	2300      	movs	r3, #0
}
 8008768:	4618      	mov	r0, r3
 800876a:	3718      	adds	r7, #24
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}

08008770 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b086      	sub	sp, #24
 8008774:	af00      	add	r7, sp, #0
 8008776:	60f8      	str	r0, [r7, #12]
 8008778:	60b9      	str	r1, [r7, #8]
 800877a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008780:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800878c:	2b01      	cmp	r3, #1
 800878e:	d101      	bne.n	8008794 <I2C_Slave_ISR_IT+0x24>
 8008790:	2302      	movs	r3, #2
 8008792:	e0e1      	b.n	8008958 <I2C_Slave_ISR_IT+0x1e8>
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2201      	movs	r2, #1
 8008798:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	f003 0320 	and.w	r3, r3, #32
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d008      	beq.n	80087b8 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d003      	beq.n	80087b8 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80087b0:	6939      	ldr	r1, [r7, #16]
 80087b2:	68f8      	ldr	r0, [r7, #12]
 80087b4:	f000 fdf6 	bl	80093a4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	f003 0310 	and.w	r3, r3, #16
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d04b      	beq.n	800885a <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d046      	beq.n	800885a <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087d0:	b29b      	uxth	r3, r3
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d128      	bne.n	8008828 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	2b28      	cmp	r3, #40	@ 0x28
 80087e0:	d108      	bne.n	80087f4 <I2C_Slave_ISR_IT+0x84>
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087e8:	d104      	bne.n	80087f4 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80087ea:	6939      	ldr	r1, [r7, #16]
 80087ec:	68f8      	ldr	r0, [r7, #12]
 80087ee:	f000 feeb 	bl	80095c8 <I2C_ITListenCplt>
 80087f2:	e031      	b.n	8008858 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087fa:	b2db      	uxtb	r3, r3
 80087fc:	2b29      	cmp	r3, #41	@ 0x29
 80087fe:	d10e      	bne.n	800881e <I2C_Slave_ISR_IT+0xae>
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008806:	d00a      	beq.n	800881e <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	2210      	movs	r2, #16
 800880e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008810:	68f8      	ldr	r0, [r7, #12]
 8008812:	f001 f844 	bl	800989e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008816:	68f8      	ldr	r0, [r7, #12]
 8008818:	f000 fc9f 	bl	800915a <I2C_ITSlaveSeqCplt>
 800881c:	e01c      	b.n	8008858 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2210      	movs	r2, #16
 8008824:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8008826:	e08f      	b.n	8008948 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	2210      	movs	r2, #16
 800882e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008834:	f043 0204 	orr.w	r2, r3, #4
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d003      	beq.n	800884a <I2C_Slave_ISR_IT+0xda>
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008848:	d17e      	bne.n	8008948 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800884e:	4619      	mov	r1, r3
 8008850:	68f8      	ldr	r0, [r7, #12]
 8008852:	f000 ff0d 	bl	8009670 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008856:	e077      	b.n	8008948 <I2C_Slave_ISR_IT+0x1d8>
 8008858:	e076      	b.n	8008948 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	f003 0304 	and.w	r3, r3, #4
 8008860:	2b00      	cmp	r3, #0
 8008862:	d02f      	beq.n	80088c4 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800886a:	2b00      	cmp	r3, #0
 800886c:	d02a      	beq.n	80088c4 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008872:	b29b      	uxth	r3, r3
 8008874:	2b00      	cmp	r3, #0
 8008876:	d018      	beq.n	80088aa <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008882:	b2d2      	uxtb	r2, r2
 8008884:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800888a:	1c5a      	adds	r2, r3, #1
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008894:	3b01      	subs	r3, #1
 8008896:	b29a      	uxth	r2, r3
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	3b01      	subs	r3, #1
 80088a4:	b29a      	uxth	r2, r3
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d14b      	bne.n	800894c <I2C_Slave_ISR_IT+0x1dc>
 80088b4:	697b      	ldr	r3, [r7, #20]
 80088b6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80088ba:	d047      	beq.n	800894c <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80088bc:	68f8      	ldr	r0, [r7, #12]
 80088be:	f000 fc4c 	bl	800915a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80088c2:	e043      	b.n	800894c <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	f003 0308 	and.w	r3, r3, #8
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d009      	beq.n	80088e2 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d004      	beq.n	80088e2 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80088d8:	6939      	ldr	r1, [r7, #16]
 80088da:	68f8      	ldr	r0, [r7, #12]
 80088dc:	f000 fb7c 	bl	8008fd8 <I2C_ITAddrCplt>
 80088e0:	e035      	b.n	800894e <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	f003 0302 	and.w	r3, r3, #2
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d030      	beq.n	800894e <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d02b      	beq.n	800894e <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088fa:	b29b      	uxth	r3, r3
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d018      	beq.n	8008932 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008904:	781a      	ldrb	r2, [r3, #0]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008910:	1c5a      	adds	r2, r3, #1
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800891a:	b29b      	uxth	r3, r3
 800891c:	3b01      	subs	r3, #1
 800891e:	b29a      	uxth	r2, r3
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008928:	3b01      	subs	r3, #1
 800892a:	b29a      	uxth	r2, r3
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8008930:	e00d      	b.n	800894e <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008938:	d002      	beq.n	8008940 <I2C_Slave_ISR_IT+0x1d0>
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d106      	bne.n	800894e <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008940:	68f8      	ldr	r0, [r7, #12]
 8008942:	f000 fc0a 	bl	800915a <I2C_ITSlaveSeqCplt>
 8008946:	e002      	b.n	800894e <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8008948:	bf00      	nop
 800894a:	e000      	b.n	800894e <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 800894c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2200      	movs	r2, #0
 8008952:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008956:	2300      	movs	r3, #0
}
 8008958:	4618      	mov	r0, r3
 800895a:	3718      	adds	r7, #24
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}

08008960 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b088      	sub	sp, #32
 8008964:	af02      	add	r7, sp, #8
 8008966:	60f8      	str	r0, [r7, #12]
 8008968:	60b9      	str	r1, [r7, #8]
 800896a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008972:	2b01      	cmp	r3, #1
 8008974:	d101      	bne.n	800897a <I2C_Master_ISR_DMA+0x1a>
 8008976:	2302      	movs	r3, #2
 8008978:	e0d9      	b.n	8008b2e <I2C_Master_ISR_DMA+0x1ce>
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	2201      	movs	r2, #1
 800897e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	f003 0310 	and.w	r3, r3, #16
 8008988:	2b00      	cmp	r3, #0
 800898a:	d016      	beq.n	80089ba <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008992:	2b00      	cmp	r3, #0
 8008994:	d011      	beq.n	80089ba <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	2210      	movs	r2, #16
 800899c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089a2:	f043 0204 	orr.w	r2, r3, #4
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80089aa:	2120      	movs	r1, #32
 80089ac:	68f8      	ldr	r0, [r7, #12]
 80089ae:	f001 fa51 	bl	8009e54 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80089b2:	68f8      	ldr	r0, [r7, #12]
 80089b4:	f000 ff73 	bl	800989e <I2C_Flush_TXDR>
 80089b8:	e0b4      	b.n	8008b24 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d071      	beq.n	8008aa8 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d06c      	beq.n	8008aa8 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80089dc:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089e2:	b29b      	uxth	r3, r3
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d04e      	beq.n	8008a86 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	685b      	ldr	r3, [r3, #4]
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80089f4:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089fa:	b29b      	uxth	r3, r3
 80089fc:	2bff      	cmp	r3, #255	@ 0xff
 80089fe:	d906      	bls.n	8008a0e <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	22ff      	movs	r2, #255	@ 0xff
 8008a04:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8008a06:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008a0a:	617b      	str	r3, [r7, #20]
 8008a0c:	e010      	b.n	8008a30 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a12:	b29a      	uxth	r2, r3
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a1c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008a20:	d003      	beq.n	8008a2a <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a26:	617b      	str	r3, [r7, #20]
 8008a28:	e002      	b.n	8008a30 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8008a2a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008a2e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a34:	b2da      	uxtb	r2, r3
 8008a36:	8a79      	ldrh	r1, [r7, #18]
 8008a38:	2300      	movs	r3, #0
 8008a3a:	9300      	str	r3, [sp, #0]
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	68f8      	ldr	r0, [r7, #12]
 8008a40:	f001 f9d6 	bl	8009df0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a48:	b29a      	uxth	r2, r3
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a4e:	1ad3      	subs	r3, r2, r3
 8008a50:	b29a      	uxth	r2, r3
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a5c:	b2db      	uxtb	r3, r3
 8008a5e:	2b22      	cmp	r3, #34	@ 0x22
 8008a60:	d108      	bne.n	8008a74 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008a70:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008a72:	e057      	b.n	8008b24 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	681a      	ldr	r2, [r3, #0]
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008a82:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008a84:	e04e      	b.n	8008b24 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a90:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a94:	d003      	beq.n	8008a9e <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8008a96:	68f8      	ldr	r0, [r7, #12]
 8008a98:	f000 fb22 	bl	80090e0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8008a9c:	e042      	b.n	8008b24 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008a9e:	2140      	movs	r1, #64	@ 0x40
 8008aa0:	68f8      	ldr	r0, [r7, #12]
 8008aa2:	f000 fde5 	bl	8009670 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8008aa6:	e03d      	b.n	8008b24 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d028      	beq.n	8008b04 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d023      	beq.n	8008b04 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d119      	bne.n	8008afa <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	685b      	ldr	r3, [r3, #4]
 8008acc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ad0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ad4:	d025      	beq.n	8008b22 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ada:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008ade:	d108      	bne.n	8008af2 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	685a      	ldr	r2, [r3, #4]
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008aee:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8008af0:	e017      	b.n	8008b22 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008af2:	68f8      	ldr	r0, [r7, #12]
 8008af4:	f000 faf4 	bl	80090e0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8008af8:	e013      	b.n	8008b22 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008afa:	2140      	movs	r1, #64	@ 0x40
 8008afc:	68f8      	ldr	r0, [r7, #12]
 8008afe:	f000 fdb7 	bl	8009670 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008b02:	e00e      	b.n	8008b22 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	f003 0320 	and.w	r3, r3, #32
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d00a      	beq.n	8008b24 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d005      	beq.n	8008b24 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008b18:	68b9      	ldr	r1, [r7, #8]
 8008b1a:	68f8      	ldr	r0, [r7, #12]
 8008b1c:	f000 fb7a 	bl	8009214 <I2C_ITMasterCplt>
 8008b20:	e000      	b.n	8008b24 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 8008b22:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	2200      	movs	r2, #0
 8008b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008b2c:	2300      	movs	r3, #0
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3718      	adds	r7, #24
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}
	...

08008b38 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b088      	sub	sp, #32
 8008b3c:	af02      	add	r7, sp, #8
 8008b3e:	60f8      	str	r0, [r7, #12]
 8008b40:	60b9      	str	r1, [r7, #8]
 8008b42:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8008b44:	4b8d      	ldr	r3, [pc, #564]	@ (8008d7c <I2C_Mem_ISR_DMA+0x244>)
 8008b46:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b4e:	2b01      	cmp	r3, #1
 8008b50:	d101      	bne.n	8008b56 <I2C_Mem_ISR_DMA+0x1e>
 8008b52:	2302      	movs	r3, #2
 8008b54:	e10e      	b.n	8008d74 <I2C_Mem_ISR_DMA+0x23c>
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	2201      	movs	r2, #1
 8008b5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	f003 0310 	and.w	r3, r3, #16
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d016      	beq.n	8008b96 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d011      	beq.n	8008b96 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	2210      	movs	r2, #16
 8008b78:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b7e:	f043 0204 	orr.w	r2, r3, #4
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008b86:	2120      	movs	r1, #32
 8008b88:	68f8      	ldr	r0, [r7, #12]
 8008b8a:	f001 f963 	bl	8009e54 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008b8e:	68f8      	ldr	r0, [r7, #12]
 8008b90:	f000 fe85 	bl	800989e <I2C_Flush_TXDR>
 8008b94:	e0e9      	b.n	8008d6a <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	f003 0302 	and.w	r3, r3, #2
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d00e      	beq.n	8008bbe <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d009      	beq.n	8008bbe <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	68fa      	ldr	r2, [r7, #12]
 8008bb0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008bb2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8008bba:	651a      	str	r2, [r3, #80]	@ 0x50
 8008bbc:	e0d5      	b.n	8008d6a <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d05f      	beq.n	8008c88 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d05a      	beq.n	8008c88 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008bd2:	2101      	movs	r1, #1
 8008bd4:	68f8      	ldr	r0, [r7, #12]
 8008bd6:	f001 f9c1 	bl	8009f5c <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8008bda:	2110      	movs	r1, #16
 8008bdc:	68f8      	ldr	r0, [r7, #12]
 8008bde:	f001 f939 	bl	8009e54 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008be6:	b29b      	uxth	r3, r3
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d048      	beq.n	8008c7e <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bf0:	b29b      	uxth	r3, r3
 8008bf2:	2bff      	cmp	r3, #255	@ 0xff
 8008bf4:	d910      	bls.n	8008c18 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	22ff      	movs	r2, #255	@ 0xff
 8008bfa:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c00:	b299      	uxth	r1, r3
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c06:	b2da      	uxtb	r2, r3
 8008c08:	2300      	movs	r3, #0
 8008c0a:	9300      	str	r3, [sp, #0]
 8008c0c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008c10:	68f8      	ldr	r0, [r7, #12]
 8008c12:	f001 f8ed 	bl	8009df0 <I2C_TransferConfig>
 8008c16:	e011      	b.n	8008c3c <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c1c:	b29a      	uxth	r2, r3
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c26:	b299      	uxth	r1, r3
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c2c:	b2da      	uxtb	r2, r3
 8008c2e:	2300      	movs	r3, #0
 8008c30:	9300      	str	r3, [sp, #0]
 8008c32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008c36:	68f8      	ldr	r0, [r7, #12]
 8008c38:	f001 f8da 	bl	8009df0 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c40:	b29a      	uxth	r2, r3
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c46:	1ad3      	subs	r3, r2, r3
 8008c48:	b29a      	uxth	r2, r3
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c54:	b2db      	uxtb	r3, r3
 8008c56:	2b22      	cmp	r3, #34	@ 0x22
 8008c58:	d108      	bne.n	8008c6c <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	681a      	ldr	r2, [r3, #0]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008c68:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008c6a:	e07e      	b.n	8008d6a <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008c7a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008c7c:	e075      	b.n	8008d6a <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008c7e:	2140      	movs	r1, #64	@ 0x40
 8008c80:	68f8      	ldr	r0, [r7, #12]
 8008c82:	f000 fcf5 	bl	8009670 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8008c86:	e070      	b.n	8008d6a <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d05d      	beq.n	8008d4e <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d058      	beq.n	8008d4e <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008c9c:	2101      	movs	r1, #1
 8008c9e:	68f8      	ldr	r0, [r7, #12]
 8008ca0:	f001 f95c 	bl	8009f5c <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8008ca4:	2110      	movs	r1, #16
 8008ca6:	68f8      	ldr	r0, [r7, #12]
 8008ca8:	f001 f8d4 	bl	8009e54 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008cb2:	b2db      	uxtb	r3, r3
 8008cb4:	2b22      	cmp	r3, #34	@ 0x22
 8008cb6:	d101      	bne.n	8008cbc <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 8008cb8:	4b31      	ldr	r3, [pc, #196]	@ (8008d80 <I2C_Mem_ISR_DMA+0x248>)
 8008cba:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cc0:	b29b      	uxth	r3, r3
 8008cc2:	2bff      	cmp	r3, #255	@ 0xff
 8008cc4:	d910      	bls.n	8008ce8 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	22ff      	movs	r2, #255	@ 0xff
 8008cca:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cd0:	b299      	uxth	r1, r3
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cd6:	b2da      	uxtb	r2, r3
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	9300      	str	r3, [sp, #0]
 8008cdc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008ce0:	68f8      	ldr	r0, [r7, #12]
 8008ce2:	f001 f885 	bl	8009df0 <I2C_TransferConfig>
 8008ce6:	e011      	b.n	8008d0c <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cec:	b29a      	uxth	r2, r3
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cf6:	b299      	uxth	r1, r3
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cfc:	b2da      	uxtb	r2, r3
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	9300      	str	r3, [sp, #0]
 8008d02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008d06:	68f8      	ldr	r0, [r7, #12]
 8008d08:	f001 f872 	bl	8009df0 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d10:	b29a      	uxth	r2, r3
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d16:	1ad3      	subs	r3, r2, r3
 8008d18:	b29a      	uxth	r2, r3
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d24:	b2db      	uxtb	r3, r3
 8008d26:	2b22      	cmp	r3, #34	@ 0x22
 8008d28:	d108      	bne.n	8008d3c <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	681a      	ldr	r2, [r3, #0]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008d38:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008d3a:	e016      	b.n	8008d6a <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	681a      	ldr	r2, [r3, #0]
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008d4a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008d4c:	e00d      	b.n	8008d6a <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	f003 0320 	and.w	r3, r3, #32
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d008      	beq.n	8008d6a <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d003      	beq.n	8008d6a <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008d62:	68b9      	ldr	r1, [r7, #8]
 8008d64:	68f8      	ldr	r0, [r7, #12]
 8008d66:	f000 fa55 	bl	8009214 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008d72:	2300      	movs	r3, #0
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3718      	adds	r7, #24
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}
 8008d7c:	80002000 	.word	0x80002000
 8008d80:	80002400 	.word	0x80002400

08008d84 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b088      	sub	sp, #32
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	60f8      	str	r0, [r7, #12]
 8008d8c:	60b9      	str	r1, [r7, #8]
 8008d8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d94:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8008d96:	2300      	movs	r3, #0
 8008d98:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008da0:	2b01      	cmp	r3, #1
 8008da2:	d101      	bne.n	8008da8 <I2C_Slave_ISR_DMA+0x24>
 8008da4:	2302      	movs	r3, #2
 8008da6:	e0bf      	b.n	8008f28 <I2C_Slave_ISR_DMA+0x1a4>
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2201      	movs	r2, #1
 8008dac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	f003 0320 	and.w	r3, r3, #32
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d008      	beq.n	8008dcc <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d003      	beq.n	8008dcc <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8008dc4:	68b9      	ldr	r1, [r7, #8]
 8008dc6:	68f8      	ldr	r0, [r7, #12]
 8008dc8:	f000 faec 	bl	80093a4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	f003 0310 	and.w	r3, r3, #16
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	f000 8095 	beq.w	8008f02 <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	f000 808f 	beq.w	8008f02 <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d104      	bne.n	8008df8 <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d07d      	beq.n	8008ef4 <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d00c      	beq.n	8008e1a <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d007      	beq.n	8008e1a <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	685b      	ldr	r3, [r3, #4]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d101      	bne.n	8008e1a <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 8008e16:	2301      	movs	r3, #1
 8008e18:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d00c      	beq.n	8008e3c <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d007      	beq.n	8008e3c <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d101      	bne.n	8008e3c <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 8008e38:	2301      	movs	r3, #1
 8008e3a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8008e3c:	69fb      	ldr	r3, [r7, #28]
 8008e3e:	2b01      	cmp	r3, #1
 8008e40:	d128      	bne.n	8008e94 <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e48:	b2db      	uxtb	r3, r3
 8008e4a:	2b28      	cmp	r3, #40	@ 0x28
 8008e4c:	d108      	bne.n	8008e60 <I2C_Slave_ISR_DMA+0xdc>
 8008e4e:	69bb      	ldr	r3, [r7, #24]
 8008e50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e54:	d104      	bne.n	8008e60 <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8008e56:	68b9      	ldr	r1, [r7, #8]
 8008e58:	68f8      	ldr	r0, [r7, #12]
 8008e5a:	f000 fbb5 	bl	80095c8 <I2C_ITListenCplt>
 8008e5e:	e048      	b.n	8008ef2 <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	2b29      	cmp	r3, #41	@ 0x29
 8008e6a:	d10e      	bne.n	8008e8a <I2C_Slave_ISR_DMA+0x106>
 8008e6c:	69bb      	ldr	r3, [r7, #24]
 8008e6e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008e72:	d00a      	beq.n	8008e8a <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	2210      	movs	r2, #16
 8008e7a:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8008e7c:	68f8      	ldr	r0, [r7, #12]
 8008e7e:	f000 fd0e 	bl	800989e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8008e82:	68f8      	ldr	r0, [r7, #12]
 8008e84:	f000 f969 	bl	800915a <I2C_ITSlaveSeqCplt>
 8008e88:	e033      	b.n	8008ef2 <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	2210      	movs	r2, #16
 8008e90:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8008e92:	e034      	b.n	8008efe <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	2210      	movs	r2, #16
 8008e9a:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ea0:	f043 0204 	orr.w	r2, r3, #4
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008eae:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008eb0:	69bb      	ldr	r3, [r7, #24]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d003      	beq.n	8008ebe <I2C_Slave_ISR_DMA+0x13a>
 8008eb6:	69bb      	ldr	r3, [r7, #24]
 8008eb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008ebc:	d11f      	bne.n	8008efe <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008ebe:	7dfb      	ldrb	r3, [r7, #23]
 8008ec0:	2b21      	cmp	r3, #33	@ 0x21
 8008ec2:	d002      	beq.n	8008eca <I2C_Slave_ISR_DMA+0x146>
 8008ec4:	7dfb      	ldrb	r3, [r7, #23]
 8008ec6:	2b29      	cmp	r3, #41	@ 0x29
 8008ec8:	d103      	bne.n	8008ed2 <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	2221      	movs	r2, #33	@ 0x21
 8008ece:	631a      	str	r2, [r3, #48]	@ 0x30
 8008ed0:	e008      	b.n	8008ee4 <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008ed2:	7dfb      	ldrb	r3, [r7, #23]
 8008ed4:	2b22      	cmp	r3, #34	@ 0x22
 8008ed6:	d002      	beq.n	8008ede <I2C_Slave_ISR_DMA+0x15a>
 8008ed8:	7dfb      	ldrb	r3, [r7, #23]
 8008eda:	2b2a      	cmp	r3, #42	@ 0x2a
 8008edc:	d102      	bne.n	8008ee4 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	2222      	movs	r2, #34	@ 0x22
 8008ee2:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ee8:	4619      	mov	r1, r3
 8008eea:	68f8      	ldr	r0, [r7, #12]
 8008eec:	f000 fbc0 	bl	8009670 <I2C_ITError>
      if (treatdmanack == 1U)
 8008ef0:	e005      	b.n	8008efe <I2C_Slave_ISR_DMA+0x17a>
 8008ef2:	e004      	b.n	8008efe <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	2210      	movs	r2, #16
 8008efa:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008efc:	e00f      	b.n	8008f1e <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 8008efe:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008f00:	e00d      	b.n	8008f1e <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	f003 0308 	and.w	r3, r3, #8
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d008      	beq.n	8008f1e <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d003      	beq.n	8008f1e <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8008f16:	68b9      	ldr	r1, [r7, #8]
 8008f18:	68f8      	ldr	r0, [r7, #12]
 8008f1a:	f000 f85d 	bl	8008fd8 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2200      	movs	r2, #0
 8008f22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008f26:	2300      	movs	r3, #0
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3720      	adds	r7, #32
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}

08008f30 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b086      	sub	sp, #24
 8008f34:	af02      	add	r7, sp, #8
 8008f36:	60f8      	str	r0, [r7, #12]
 8008f38:	4608      	mov	r0, r1
 8008f3a:	4611      	mov	r1, r2
 8008f3c:	461a      	mov	r2, r3
 8008f3e:	4603      	mov	r3, r0
 8008f40:	817b      	strh	r3, [r7, #10]
 8008f42:	460b      	mov	r3, r1
 8008f44:	813b      	strh	r3, [r7, #8]
 8008f46:	4613      	mov	r3, r2
 8008f48:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008f4a:	88fb      	ldrh	r3, [r7, #6]
 8008f4c:	b2da      	uxtb	r2, r3
 8008f4e:	8979      	ldrh	r1, [r7, #10]
 8008f50:	4b20      	ldr	r3, [pc, #128]	@ (8008fd4 <I2C_RequestMemoryRead+0xa4>)
 8008f52:	9300      	str	r3, [sp, #0]
 8008f54:	2300      	movs	r3, #0
 8008f56:	68f8      	ldr	r0, [r7, #12]
 8008f58:	f000 ff4a 	bl	8009df0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f5c:	69fa      	ldr	r2, [r7, #28]
 8008f5e:	69b9      	ldr	r1, [r7, #24]
 8008f60:	68f8      	ldr	r0, [r7, #12]
 8008f62:	f000 fdda 	bl	8009b1a <I2C_WaitOnTXISFlagUntilTimeout>
 8008f66:	4603      	mov	r3, r0
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d001      	beq.n	8008f70 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	e02c      	b.n	8008fca <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008f70:	88fb      	ldrh	r3, [r7, #6]
 8008f72:	2b01      	cmp	r3, #1
 8008f74:	d105      	bne.n	8008f82 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008f76:	893b      	ldrh	r3, [r7, #8]
 8008f78:	b2da      	uxtb	r2, r3
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	629a      	str	r2, [r3, #40]	@ 0x28
 8008f80:	e015      	b.n	8008fae <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008f82:	893b      	ldrh	r3, [r7, #8]
 8008f84:	0a1b      	lsrs	r3, r3, #8
 8008f86:	b29b      	uxth	r3, r3
 8008f88:	b2da      	uxtb	r2, r3
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f90:	69fa      	ldr	r2, [r7, #28]
 8008f92:	69b9      	ldr	r1, [r7, #24]
 8008f94:	68f8      	ldr	r0, [r7, #12]
 8008f96:	f000 fdc0 	bl	8009b1a <I2C_WaitOnTXISFlagUntilTimeout>
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d001      	beq.n	8008fa4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	e012      	b.n	8008fca <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008fa4:	893b      	ldrh	r3, [r7, #8]
 8008fa6:	b2da      	uxtb	r2, r3
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008fae:	69fb      	ldr	r3, [r7, #28]
 8008fb0:	9300      	str	r3, [sp, #0]
 8008fb2:	69bb      	ldr	r3, [r7, #24]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	2140      	movs	r1, #64	@ 0x40
 8008fb8:	68f8      	ldr	r0, [r7, #12]
 8008fba:	f000 fd5f 	bl	8009a7c <I2C_WaitOnFlagUntilTimeout>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d001      	beq.n	8008fc8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	e000      	b.n	8008fca <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008fc8:	2300      	movs	r3, #0
}
 8008fca:	4618      	mov	r0, r3
 8008fcc:	3710      	adds	r7, #16
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	bd80      	pop	{r7, pc}
 8008fd2:	bf00      	nop
 8008fd4:	80002000 	.word	0x80002000

08008fd8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008fe8:	b2db      	uxtb	r3, r3
 8008fea:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008fee:	2b28      	cmp	r3, #40	@ 0x28
 8008ff0:	d16a      	bne.n	80090c8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	699b      	ldr	r3, [r3, #24]
 8008ff8:	0c1b      	lsrs	r3, r3, #16
 8008ffa:	b2db      	uxtb	r3, r3
 8008ffc:	f003 0301 	and.w	r3, r3, #1
 8009000:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	699b      	ldr	r3, [r3, #24]
 8009008:	0c1b      	lsrs	r3, r3, #16
 800900a:	b29b      	uxth	r3, r3
 800900c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8009010:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	b29b      	uxth	r3, r3
 800901a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800901e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	68db      	ldr	r3, [r3, #12]
 8009026:	b29b      	uxth	r3, r3
 8009028:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800902c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	68db      	ldr	r3, [r3, #12]
 8009032:	2b02      	cmp	r3, #2
 8009034:	d138      	bne.n	80090a8 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8009036:	897b      	ldrh	r3, [r7, #10]
 8009038:	09db      	lsrs	r3, r3, #7
 800903a:	b29a      	uxth	r2, r3
 800903c:	89bb      	ldrh	r3, [r7, #12]
 800903e:	4053      	eors	r3, r2
 8009040:	b29b      	uxth	r3, r3
 8009042:	f003 0306 	and.w	r3, r3, #6
 8009046:	2b00      	cmp	r3, #0
 8009048:	d11c      	bne.n	8009084 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800904a:	897b      	ldrh	r3, [r7, #10]
 800904c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009052:	1c5a      	adds	r2, r3, #1
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800905c:	2b02      	cmp	r3, #2
 800905e:	d13b      	bne.n	80090d8 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2200      	movs	r2, #0
 8009064:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	2208      	movs	r2, #8
 800906c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2200      	movs	r2, #0
 8009072:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009076:	89ba      	ldrh	r2, [r7, #12]
 8009078:	7bfb      	ldrb	r3, [r7, #15]
 800907a:	4619      	mov	r1, r3
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f7ff fa10 	bl	80084a2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009082:	e029      	b.n	80090d8 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8009084:	893b      	ldrh	r3, [r7, #8]
 8009086:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009088:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800908c:	6878      	ldr	r0, [r7, #4]
 800908e:	f000 ff65 	bl	8009f5c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2200      	movs	r2, #0
 8009096:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800909a:	89ba      	ldrh	r2, [r7, #12]
 800909c:	7bfb      	ldrb	r3, [r7, #15]
 800909e:	4619      	mov	r1, r3
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f7ff f9fe 	bl	80084a2 <HAL_I2C_AddrCallback>
}
 80090a6:	e017      	b.n	80090d8 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80090a8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f000 ff55 	bl	8009f5c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2200      	movs	r2, #0
 80090b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80090ba:	89ba      	ldrh	r2, [r7, #12]
 80090bc:	7bfb      	ldrb	r3, [r7, #15]
 80090be:	4619      	mov	r1, r3
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f7ff f9ee 	bl	80084a2 <HAL_I2C_AddrCallback>
}
 80090c6:	e007      	b.n	80090d8 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	2208      	movs	r2, #8
 80090ce:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 80090d8:	bf00      	nop
 80090da:	3710      	adds	r7, #16
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}

080090e0 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b082      	sub	sp, #8
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2200      	movs	r2, #0
 80090ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090f6:	b2db      	uxtb	r3, r3
 80090f8:	2b21      	cmp	r3, #33	@ 0x21
 80090fa:	d115      	bne.n	8009128 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2220      	movs	r2, #32
 8009100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2211      	movs	r2, #17
 8009108:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2200      	movs	r2, #0
 800910e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009110:	2101      	movs	r1, #1
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	f000 ff22 	bl	8009f5c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2200      	movs	r2, #0
 800911c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f7fb faaf 	bl	8004684 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009126:	e014      	b.n	8009152 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2220      	movs	r2, #32
 800912c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2212      	movs	r2, #18
 8009134:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2200      	movs	r2, #0
 800913a:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800913c:	2102      	movs	r1, #2
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f000 ff0c 	bl	8009f5c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2200      	movs	r2, #0
 8009148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f7fb faa9 	bl	80046a4 <HAL_I2C_MasterRxCpltCallback>
}
 8009152:	bf00      	nop
 8009154:	3708      	adds	r7, #8
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}

0800915a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800915a:	b580      	push	{r7, lr}
 800915c:	b084      	sub	sp, #16
 800915e:	af00      	add	r7, sp, #0
 8009160:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2200      	movs	r2, #0
 800916e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009178:	2b00      	cmp	r3, #0
 800917a:	d008      	beq.n	800918e <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	681a      	ldr	r2, [r3, #0]
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800918a:	601a      	str	r2, [r3, #0]
 800918c:	e00c      	b.n	80091a8 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009194:	2b00      	cmp	r3, #0
 8009196:	d007      	beq.n	80091a8 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	681a      	ldr	r2, [r3, #0]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80091a6:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091ae:	b2db      	uxtb	r3, r3
 80091b0:	2b29      	cmp	r3, #41	@ 0x29
 80091b2:	d112      	bne.n	80091da <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2228      	movs	r2, #40	@ 0x28
 80091b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2221      	movs	r2, #33	@ 0x21
 80091c0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80091c2:	2101      	movs	r1, #1
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f000 fec9 	bl	8009f5c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80091d2:	6878      	ldr	r0, [r7, #4]
 80091d4:	f7ff f951 	bl	800847a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80091d8:	e017      	b.n	800920a <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091e0:	b2db      	uxtb	r3, r3
 80091e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80091e4:	d111      	bne.n	800920a <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2228      	movs	r2, #40	@ 0x28
 80091ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2222      	movs	r2, #34	@ 0x22
 80091f2:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80091f4:	2102      	movs	r1, #2
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 feb0 	bl	8009f5c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2200      	movs	r2, #0
 8009200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f7ff f942 	bl	800848e <HAL_I2C_SlaveRxCpltCallback>
}
 800920a:	bf00      	nop
 800920c:	3710      	adds	r7, #16
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}
	...

08009214 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b086      	sub	sp, #24
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	2220      	movs	r2, #32
 8009228:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009230:	b2db      	uxtb	r3, r3
 8009232:	2b21      	cmp	r3, #33	@ 0x21
 8009234:	d107      	bne.n	8009246 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009236:	2101      	movs	r1, #1
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f000 fe8f 	bl	8009f5c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2211      	movs	r2, #17
 8009242:	631a      	str	r2, [r3, #48]	@ 0x30
 8009244:	e00c      	b.n	8009260 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800924c:	b2db      	uxtb	r3, r3
 800924e:	2b22      	cmp	r3, #34	@ 0x22
 8009250:	d106      	bne.n	8009260 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009252:	2102      	movs	r1, #2
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	f000 fe81 	bl	8009f5c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2212      	movs	r2, #18
 800925e:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	6859      	ldr	r1, [r3, #4]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681a      	ldr	r2, [r3, #0]
 800926a:	4b4c      	ldr	r3, [pc, #304]	@ (800939c <I2C_ITMasterCplt+0x188>)
 800926c:	400b      	ands	r3, r1
 800926e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	4a49      	ldr	r2, [pc, #292]	@ (80093a0 <I2C_ITMasterCplt+0x18c>)
 800927a:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	f003 0310 	and.w	r3, r3, #16
 8009282:	2b00      	cmp	r3, #0
 8009284:	d009      	beq.n	800929a <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	2210      	movs	r2, #16
 800928c:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009292:	f043 0204 	orr.w	r2, r3, #4
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092a0:	b2db      	uxtb	r3, r3
 80092a2:	2b60      	cmp	r3, #96	@ 0x60
 80092a4:	d10a      	bne.n	80092bc <I2C_ITMasterCplt+0xa8>
 80092a6:	697b      	ldr	r3, [r7, #20]
 80092a8:	f003 0304 	and.w	r3, r3, #4
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d005      	beq.n	80092bc <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092b6:	b2db      	uxtb	r3, r3
 80092b8:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80092ba:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f000 faee 	bl	800989e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092c6:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092ce:	b2db      	uxtb	r3, r3
 80092d0:	2b60      	cmp	r3, #96	@ 0x60
 80092d2:	d002      	beq.n	80092da <I2C_ITMasterCplt+0xc6>
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d006      	beq.n	80092e8 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092de:	4619      	mov	r1, r3
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	f000 f9c5 	bl	8009670 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80092e6:	e054      	b.n	8009392 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	2b21      	cmp	r3, #33	@ 0x21
 80092f2:	d124      	bne.n	800933e <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2220      	movs	r2, #32
 80092f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2200      	movs	r2, #0
 8009300:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009308:	b2db      	uxtb	r3, r3
 800930a:	2b40      	cmp	r3, #64	@ 0x40
 800930c:	d10b      	bne.n	8009326 <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2200      	movs	r2, #0
 8009312:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2200      	movs	r2, #0
 800931a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f7ff f8d7 	bl	80084d2 <HAL_I2C_MemTxCpltCallback>
}
 8009324:	e035      	b.n	8009392 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2200      	movs	r2, #0
 800932a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2200      	movs	r2, #0
 8009332:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f7fb f9a4 	bl	8004684 <HAL_I2C_MasterTxCpltCallback>
}
 800933c:	e029      	b.n	8009392 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009344:	b2db      	uxtb	r3, r3
 8009346:	2b22      	cmp	r3, #34	@ 0x22
 8009348:	d123      	bne.n	8009392 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2220      	movs	r2, #32
 800934e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2200      	movs	r2, #0
 8009356:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800935e:	b2db      	uxtb	r3, r3
 8009360:	2b40      	cmp	r3, #64	@ 0x40
 8009362:	d10b      	bne.n	800937c <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2200      	movs	r2, #0
 8009368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2200      	movs	r2, #0
 8009370:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	f7ff f8b6 	bl	80084e6 <HAL_I2C_MemRxCpltCallback>
}
 800937a:	e00a      	b.n	8009392 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2200      	movs	r2, #0
 8009380:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2200      	movs	r2, #0
 8009388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f7fb f989 	bl	80046a4 <HAL_I2C_MasterRxCpltCallback>
}
 8009392:	bf00      	nop
 8009394:	3718      	adds	r7, #24
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}
 800939a:	bf00      	nop
 800939c:	fe00e800 	.word	0xfe00e800
 80093a0:	ffff0000 	.word	0xffff0000

080093a4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b086      	sub	sp, #24
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
 80093ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093c0:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	2220      	movs	r2, #32
 80093c8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80093ca:	7bfb      	ldrb	r3, [r7, #15]
 80093cc:	2b21      	cmp	r3, #33	@ 0x21
 80093ce:	d002      	beq.n	80093d6 <I2C_ITSlaveCplt+0x32>
 80093d0:	7bfb      	ldrb	r3, [r7, #15]
 80093d2:	2b29      	cmp	r3, #41	@ 0x29
 80093d4:	d108      	bne.n	80093e8 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80093d6:	f248 0101 	movw	r1, #32769	@ 0x8001
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	f000 fdbe 	bl	8009f5c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2221      	movs	r2, #33	@ 0x21
 80093e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80093e6:	e019      	b.n	800941c <I2C_ITSlaveCplt+0x78>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80093e8:	7bfb      	ldrb	r3, [r7, #15]
 80093ea:	2b22      	cmp	r3, #34	@ 0x22
 80093ec:	d002      	beq.n	80093f4 <I2C_ITSlaveCplt+0x50>
 80093ee:	7bfb      	ldrb	r3, [r7, #15]
 80093f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80093f2:	d108      	bne.n	8009406 <I2C_ITSlaveCplt+0x62>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80093f4:	f248 0102 	movw	r1, #32770	@ 0x8002
 80093f8:	6878      	ldr	r0, [r7, #4]
 80093fa:	f000 fdaf 	bl	8009f5c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2222      	movs	r2, #34	@ 0x22
 8009402:	631a      	str	r2, [r3, #48]	@ 0x30
 8009404:	e00a      	b.n	800941c <I2C_ITSlaveCplt+0x78>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8009406:	7bfb      	ldrb	r3, [r7, #15]
 8009408:	2b28      	cmp	r3, #40	@ 0x28
 800940a:	d107      	bne.n	800941c <I2C_ITSlaveCplt+0x78>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800940c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f000 fda3 	bl	8009f5c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2200      	movs	r2, #0
 800941a:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	685a      	ldr	r2, [r3, #4]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800942a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	6859      	ldr	r1, [r3, #4]
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681a      	ldr	r2, [r3, #0]
 8009436:	4b62      	ldr	r3, [pc, #392]	@ (80095c0 <I2C_ITSlaveCplt+0x21c>)
 8009438:	400b      	ands	r3, r1
 800943a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f000 fa2e 	bl	800989e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009448:	2b00      	cmp	r3, #0
 800944a:	d013      	beq.n	8009474 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	681a      	ldr	r2, [r3, #0]
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800945a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009460:	2b00      	cmp	r3, #0
 8009462:	d01f      	beq.n	80094a4 <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	685b      	ldr	r3, [r3, #4]
 800946c:	b29a      	uxth	r2, r3
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009472:	e017      	b.n	80094a4 <I2C_ITSlaveCplt+0x100>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800947a:	2b00      	cmp	r3, #0
 800947c:	d012      	beq.n	80094a4 <I2C_ITSlaveCplt+0x100>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	681a      	ldr	r2, [r3, #0]
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800948c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009492:	2b00      	cmp	r3, #0
 8009494:	d006      	beq.n	80094a4 <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	b29a      	uxth	r2, r3
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80094a4:	697b      	ldr	r3, [r7, #20]
 80094a6:	f003 0304 	and.w	r3, r3, #4
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d020      	beq.n	80094f0 <I2C_ITSlaveCplt+0x14c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	f023 0304 	bic.w	r3, r3, #4
 80094b4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094c0:	b2d2      	uxtb	r2, r2
 80094c2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094c8:	1c5a      	adds	r2, r3, #1
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d00c      	beq.n	80094f0 <I2C_ITSlaveCplt+0x14c>
    {
      hi2c->XferSize--;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80094da:	3b01      	subs	r3, #1
 80094dc:	b29a      	uxth	r2, r3
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094e6:	b29b      	uxth	r3, r3
 80094e8:	3b01      	subs	r3, #1
 80094ea:	b29a      	uxth	r2, r3
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094f4:	b29b      	uxth	r3, r3
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d005      	beq.n	8009506 <I2C_ITSlaveCplt+0x162>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094fe:	f043 0204 	orr.w	r2, r3, #4
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2200      	movs	r2, #0
 800950a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2200      	movs	r2, #0
 8009512:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009518:	2b00      	cmp	r3, #0
 800951a:	d010      	beq.n	800953e <I2C_ITSlaveCplt+0x19a>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009520:	4619      	mov	r1, r3
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f000 f8a4 	bl	8009670 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800952e:	b2db      	uxtb	r3, r3
 8009530:	2b28      	cmp	r3, #40	@ 0x28
 8009532:	d141      	bne.n	80095b8 <I2C_ITSlaveCplt+0x214>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8009534:	6979      	ldr	r1, [r7, #20]
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f000 f846 	bl	80095c8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800953c:	e03c      	b.n	80095b8 <I2C_ITSlaveCplt+0x214>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009542:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009546:	d014      	beq.n	8009572 <I2C_ITSlaveCplt+0x1ce>
    I2C_ITSlaveSeqCplt(hi2c);
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f7ff fe06 	bl	800915a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	4a1c      	ldr	r2, [pc, #112]	@ (80095c4 <I2C_ITSlaveCplt+0x220>)
 8009552:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2220      	movs	r2, #32
 8009558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2200      	movs	r2, #0
 8009560:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2200      	movs	r2, #0
 8009566:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f7fe ffa7 	bl	80084be <HAL_I2C_ListenCpltCallback>
}
 8009570:	e022      	b.n	80095b8 <I2C_ITSlaveCplt+0x214>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009578:	b2db      	uxtb	r3, r3
 800957a:	2b22      	cmp	r3, #34	@ 0x22
 800957c:	d10e      	bne.n	800959c <I2C_ITSlaveCplt+0x1f8>
    hi2c->State = HAL_I2C_STATE_READY;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2220      	movs	r2, #32
 8009582:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2200      	movs	r2, #0
 800958a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2200      	movs	r2, #0
 8009590:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f7fe ff7a 	bl	800848e <HAL_I2C_SlaveRxCpltCallback>
}
 800959a:	e00d      	b.n	80095b8 <I2C_ITSlaveCplt+0x214>
    hi2c->State = HAL_I2C_STATE_READY;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2220      	movs	r2, #32
 80095a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2200      	movs	r2, #0
 80095a8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2200      	movs	r2, #0
 80095ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f7fe ff61 	bl	800847a <HAL_I2C_SlaveTxCpltCallback>
}
 80095b8:	bf00      	nop
 80095ba:	3718      	adds	r7, #24
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd80      	pop	{r7, pc}
 80095c0:	fe00e800 	.word	0xfe00e800
 80095c4:	ffff0000 	.word	0xffff0000

080095c8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b082      	sub	sp, #8
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
 80095d0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	4a25      	ldr	r2, [pc, #148]	@ (800966c <I2C_ITListenCplt+0xa4>)
 80095d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2200      	movs	r2, #0
 80095dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2220      	movs	r2, #32
 80095e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2200      	movs	r2, #0
 80095ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2200      	movs	r2, #0
 80095f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80095f4:	683b      	ldr	r3, [r7, #0]
 80095f6:	f003 0304 	and.w	r3, r3, #4
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d022      	beq.n	8009644 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009608:	b2d2      	uxtb	r2, r2
 800960a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009610:	1c5a      	adds	r2, r3, #1
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800961a:	2b00      	cmp	r3, #0
 800961c:	d012      	beq.n	8009644 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009622:	3b01      	subs	r3, #1
 8009624:	b29a      	uxth	r2, r3
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800962e:	b29b      	uxth	r3, r3
 8009630:	3b01      	subs	r3, #1
 8009632:	b29a      	uxth	r2, r3
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800963c:	f043 0204 	orr.w	r2, r3, #4
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009644:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f000 fc87 	bl	8009f5c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	2210      	movs	r2, #16
 8009654:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2200      	movs	r2, #0
 800965a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f7fe ff2d 	bl	80084be <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8009664:	bf00      	nop
 8009666:	3708      	adds	r7, #8
 8009668:	46bd      	mov	sp, r7
 800966a:	bd80      	pop	{r7, pc}
 800966c:	ffff0000 	.word	0xffff0000

08009670 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b084      	sub	sp, #16
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
 8009678:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009680:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2200      	movs	r2, #0
 8009686:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	4a6d      	ldr	r2, [pc, #436]	@ (8009844 <I2C_ITError+0x1d4>)
 800968e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2200      	movs	r2, #0
 8009694:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	431a      	orrs	r2, r3
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80096a2:	7bfb      	ldrb	r3, [r7, #15]
 80096a4:	2b28      	cmp	r3, #40	@ 0x28
 80096a6:	d005      	beq.n	80096b4 <I2C_ITError+0x44>
 80096a8:	7bfb      	ldrb	r3, [r7, #15]
 80096aa:	2b29      	cmp	r3, #41	@ 0x29
 80096ac:	d002      	beq.n	80096b4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80096ae:	7bfb      	ldrb	r3, [r7, #15]
 80096b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80096b2:	d10b      	bne.n	80096cc <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80096b4:	2103      	movs	r1, #3
 80096b6:	6878      	ldr	r0, [r7, #4]
 80096b8:	f000 fc50 	bl	8009f5c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2228      	movs	r2, #40	@ 0x28
 80096c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	4a60      	ldr	r2, [pc, #384]	@ (8009848 <I2C_ITError+0x1d8>)
 80096c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80096ca:	e030      	b.n	800972e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80096cc:	f248 0103 	movw	r1, #32771	@ 0x8003
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	f000 fc43 	bl	8009f5c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f000 f8e1 	bl	800989e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80096e2:	b2db      	uxtb	r3, r3
 80096e4:	2b60      	cmp	r3, #96	@ 0x60
 80096e6:	d01f      	beq.n	8009728 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2220      	movs	r2, #32
 80096ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	699b      	ldr	r3, [r3, #24]
 80096f6:	f003 0320 	and.w	r3, r3, #32
 80096fa:	2b20      	cmp	r3, #32
 80096fc:	d114      	bne.n	8009728 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	699b      	ldr	r3, [r3, #24]
 8009704:	f003 0310 	and.w	r3, r3, #16
 8009708:	2b10      	cmp	r3, #16
 800970a:	d109      	bne.n	8009720 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	2210      	movs	r2, #16
 8009712:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009718:	f043 0204 	orr.w	r2, r3, #4
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	2220      	movs	r2, #32
 8009726:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2200      	movs	r2, #0
 800972c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009732:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009738:	2b00      	cmp	r3, #0
 800973a:	d039      	beq.n	80097b0 <I2C_ITError+0x140>
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	2b11      	cmp	r3, #17
 8009740:	d002      	beq.n	8009748 <I2C_ITError+0xd8>
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	2b21      	cmp	r3, #33	@ 0x21
 8009746:	d133      	bne.n	80097b0 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009752:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009756:	d107      	bne.n	8009768 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	681a      	ldr	r2, [r3, #0]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009766:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800976c:	4618      	mov	r0, r3
 800976e:	f7fd ff63 	bl	8007638 <HAL_DMA_GetState>
 8009772:	4603      	mov	r3, r0
 8009774:	2b01      	cmp	r3, #1
 8009776:	d017      	beq.n	80097a8 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800977c:	4a33      	ldr	r2, [pc, #204]	@ (800984c <I2C_ITError+0x1dc>)
 800977e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2200      	movs	r2, #0
 8009784:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800978c:	4618      	mov	r0, r3
 800978e:	f7fd fe63 	bl	8007458 <HAL_DMA_Abort_IT>
 8009792:	4603      	mov	r3, r0
 8009794:	2b00      	cmp	r3, #0
 8009796:	d04d      	beq.n	8009834 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800979c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80097a2:	4610      	mov	r0, r2
 80097a4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80097a6:	e045      	b.n	8009834 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f000 f851 	bl	8009850 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80097ae:	e041      	b.n	8009834 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d039      	beq.n	800982c <I2C_ITError+0x1bc>
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	2b12      	cmp	r3, #18
 80097bc:	d002      	beq.n	80097c4 <I2C_ITError+0x154>
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	2b22      	cmp	r3, #34	@ 0x22
 80097c2:	d133      	bne.n	800982c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80097ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80097d2:	d107      	bne.n	80097e4 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80097e2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097e8:	4618      	mov	r0, r3
 80097ea:	f7fd ff25 	bl	8007638 <HAL_DMA_GetState>
 80097ee:	4603      	mov	r3, r0
 80097f0:	2b01      	cmp	r3, #1
 80097f2:	d017      	beq.n	8009824 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097f8:	4a14      	ldr	r2, [pc, #80]	@ (800984c <I2C_ITError+0x1dc>)
 80097fa:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	2200      	movs	r2, #0
 8009800:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009808:	4618      	mov	r0, r3
 800980a:	f7fd fe25 	bl	8007458 <HAL_DMA_Abort_IT>
 800980e:	4603      	mov	r3, r0
 8009810:	2b00      	cmp	r3, #0
 8009812:	d011      	beq.n	8009838 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800981a:	687a      	ldr	r2, [r7, #4]
 800981c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800981e:	4610      	mov	r0, r2
 8009820:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009822:	e009      	b.n	8009838 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009824:	6878      	ldr	r0, [r7, #4]
 8009826:	f000 f813 	bl	8009850 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800982a:	e005      	b.n	8009838 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	f000 f80f 	bl	8009850 <I2C_TreatErrorCallback>
  }
}
 8009832:	e002      	b.n	800983a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009834:	bf00      	nop
 8009836:	e000      	b.n	800983a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009838:	bf00      	nop
}
 800983a:	bf00      	nop
 800983c:	3710      	adds	r7, #16
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}
 8009842:	bf00      	nop
 8009844:	ffff0000 	.word	0xffff0000
 8009848:	08008771 	.word	0x08008771
 800984c:	08009a41 	.word	0x08009a41

08009850 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b082      	sub	sp, #8
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800985e:	b2db      	uxtb	r3, r3
 8009860:	2b60      	cmp	r3, #96	@ 0x60
 8009862:	d10e      	bne.n	8009882 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2220      	movs	r2, #32
 8009868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2200      	movs	r2, #0
 8009876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f7fe fe47 	bl	800850e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009880:	e009      	b.n	8009896 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2200      	movs	r2, #0
 8009886:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2200      	movs	r2, #0
 800988c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f7fe fe32 	bl	80084fa <HAL_I2C_ErrorCallback>
}
 8009896:	bf00      	nop
 8009898:	3708      	adds	r7, #8
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}

0800989e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800989e:	b480      	push	{r7}
 80098a0:	b083      	sub	sp, #12
 80098a2:	af00      	add	r7, sp, #0
 80098a4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	699b      	ldr	r3, [r3, #24]
 80098ac:	f003 0302 	and.w	r3, r3, #2
 80098b0:	2b02      	cmp	r3, #2
 80098b2:	d103      	bne.n	80098bc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	2200      	movs	r2, #0
 80098ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	699b      	ldr	r3, [r3, #24]
 80098c2:	f003 0301 	and.w	r3, r3, #1
 80098c6:	2b01      	cmp	r3, #1
 80098c8:	d007      	beq.n	80098da <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	699a      	ldr	r2, [r3, #24]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f042 0201 	orr.w	r2, r2, #1
 80098d8:	619a      	str	r2, [r3, #24]
  }
}
 80098da:	bf00      	nop
 80098dc:	370c      	adds	r7, #12
 80098de:	46bd      	mov	sp, r7
 80098e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e4:	4770      	bx	lr

080098e6 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80098e6:	b580      	push	{r7, lr}
 80098e8:	b084      	sub	sp, #16
 80098ea:	af00      	add	r7, sp, #0
 80098ec:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098f2:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	681a      	ldr	r2, [r3, #0]
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009902:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009908:	b29b      	uxth	r3, r3
 800990a:	2b00      	cmp	r3, #0
 800990c:	d104      	bne.n	8009918 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800990e:	2120      	movs	r1, #32
 8009910:	68f8      	ldr	r0, [r7, #12]
 8009912:	f000 fa9f 	bl	8009e54 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8009916:	e02d      	b.n	8009974 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800991c:	68fa      	ldr	r2, [r7, #12]
 800991e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8009920:	441a      	add	r2, r3
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800992a:	b29b      	uxth	r3, r3
 800992c:	2bff      	cmp	r3, #255	@ 0xff
 800992e:	d903      	bls.n	8009938 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	22ff      	movs	r2, #255	@ 0xff
 8009934:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009936:	e004      	b.n	8009942 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800993c:	b29a      	uxth	r2, r3
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800994a:	4619      	mov	r1, r3
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	3328      	adds	r3, #40	@ 0x28
 8009952:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8009958:	f7fd fce0 	bl	800731c <HAL_DMA_Start_IT>
 800995c:	4603      	mov	r3, r0
 800995e:	2b00      	cmp	r3, #0
 8009960:	d004      	beq.n	800996c <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009962:	2110      	movs	r1, #16
 8009964:	68f8      	ldr	r0, [r7, #12]
 8009966:	f7ff fe83 	bl	8009670 <I2C_ITError>
}
 800996a:	e003      	b.n	8009974 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800996c:	2140      	movs	r1, #64	@ 0x40
 800996e:	68f8      	ldr	r0, [r7, #12]
 8009970:	f000 fa70 	bl	8009e54 <I2C_Enable_IRQ>
}
 8009974:	bf00      	nop
 8009976:	3710      	adds	r7, #16
 8009978:	46bd      	mov	sp, r7
 800997a:	bd80      	pop	{r7, pc}

0800997c <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b084      	sub	sp, #16
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009988:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	681a      	ldr	r2, [r3, #0]
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009998:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800999e:	b29b      	uxth	r3, r3
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d104      	bne.n	80099ae <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80099a4:	2120      	movs	r1, #32
 80099a6:	68f8      	ldr	r0, [r7, #12]
 80099a8:	f000 fa54 	bl	8009e54 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80099ac:	e02d      	b.n	8009a0a <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099b2:	68fa      	ldr	r2, [r7, #12]
 80099b4:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80099b6:	441a      	add	r2, r3
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099c0:	b29b      	uxth	r3, r3
 80099c2:	2bff      	cmp	r3, #255	@ 0xff
 80099c4:	d903      	bls.n	80099ce <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	22ff      	movs	r2, #255	@ 0xff
 80099ca:	851a      	strh	r2, [r3, #40]	@ 0x28
 80099cc:	e004      	b.n	80099d8 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099d2:	b29a      	uxth	r2, r3
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	3324      	adds	r3, #36	@ 0x24
 80099e2:	4619      	mov	r1, r3
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099e8:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80099ee:	f7fd fc95 	bl	800731c <HAL_DMA_Start_IT>
 80099f2:	4603      	mov	r3, r0
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d004      	beq.n	8009a02 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80099f8:	2110      	movs	r1, #16
 80099fa:	68f8      	ldr	r0, [r7, #12]
 80099fc:	f7ff fe38 	bl	8009670 <I2C_ITError>
}
 8009a00:	e003      	b.n	8009a0a <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8009a02:	2140      	movs	r1, #64	@ 0x40
 8009a04:	68f8      	ldr	r0, [r7, #12]
 8009a06:	f000 fa25 	bl	8009e54 <I2C_Enable_IRQ>
}
 8009a0a:	bf00      	nop
 8009a0c:	3710      	adds	r7, #16
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}

08009a12 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8009a12:	b580      	push	{r7, lr}
 8009a14:	b084      	sub	sp, #16
 8009a16:	af00      	add	r7, sp, #0
 8009a18:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a1e:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	685a      	ldr	r2, [r3, #4]
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009a2e:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009a30:	2110      	movs	r1, #16
 8009a32:	68f8      	ldr	r0, [r7, #12]
 8009a34:	f7ff fe1c 	bl	8009670 <I2C_ITError>
}
 8009a38:	bf00      	nop
 8009a3a:	3710      	adds	r7, #16
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}

08009a40 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b084      	sub	sp, #16
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a4c:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d003      	beq.n	8009a5e <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d003      	beq.n	8009a6e <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8009a6e:	68f8      	ldr	r0, [r7, #12]
 8009a70:	f7ff feee 	bl	8009850 <I2C_TreatErrorCallback>
}
 8009a74:	bf00      	nop
 8009a76:	3710      	adds	r7, #16
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}

08009a7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b084      	sub	sp, #16
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	60f8      	str	r0, [r7, #12]
 8009a84:	60b9      	str	r1, [r7, #8]
 8009a86:	603b      	str	r3, [r7, #0]
 8009a88:	4613      	mov	r3, r2
 8009a8a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009a8c:	e031      	b.n	8009af2 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a94:	d02d      	beq.n	8009af2 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a96:	f7fb fd07 	bl	80054a8 <HAL_GetTick>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	69bb      	ldr	r3, [r7, #24]
 8009a9e:	1ad3      	subs	r3, r2, r3
 8009aa0:	683a      	ldr	r2, [r7, #0]
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	d302      	bcc.n	8009aac <I2C_WaitOnFlagUntilTimeout+0x30>
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d122      	bne.n	8009af2 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	699a      	ldr	r2, [r3, #24]
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	4013      	ands	r3, r2
 8009ab6:	68ba      	ldr	r2, [r7, #8]
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	bf0c      	ite	eq
 8009abc:	2301      	moveq	r3, #1
 8009abe:	2300      	movne	r3, #0
 8009ac0:	b2db      	uxtb	r3, r3
 8009ac2:	461a      	mov	r2, r3
 8009ac4:	79fb      	ldrb	r3, [r7, #7]
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d113      	bne.n	8009af2 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ace:	f043 0220 	orr.w	r2, r3, #32
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	2220      	movs	r2, #32
 8009ada:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009aee:	2301      	movs	r3, #1
 8009af0:	e00f      	b.n	8009b12 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	699a      	ldr	r2, [r3, #24]
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	4013      	ands	r3, r2
 8009afc:	68ba      	ldr	r2, [r7, #8]
 8009afe:	429a      	cmp	r2, r3
 8009b00:	bf0c      	ite	eq
 8009b02:	2301      	moveq	r3, #1
 8009b04:	2300      	movne	r3, #0
 8009b06:	b2db      	uxtb	r3, r3
 8009b08:	461a      	mov	r2, r3
 8009b0a:	79fb      	ldrb	r3, [r7, #7]
 8009b0c:	429a      	cmp	r2, r3
 8009b0e:	d0be      	beq.n	8009a8e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009b10:	2300      	movs	r3, #0
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3710      	adds	r7, #16
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}

08009b1a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009b1a:	b580      	push	{r7, lr}
 8009b1c:	b084      	sub	sp, #16
 8009b1e:	af00      	add	r7, sp, #0
 8009b20:	60f8      	str	r0, [r7, #12]
 8009b22:	60b9      	str	r1, [r7, #8]
 8009b24:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009b26:	e033      	b.n	8009b90 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b28:	687a      	ldr	r2, [r7, #4]
 8009b2a:	68b9      	ldr	r1, [r7, #8]
 8009b2c:	68f8      	ldr	r0, [r7, #12]
 8009b2e:	f000 f87f 	bl	8009c30 <I2C_IsErrorOccurred>
 8009b32:	4603      	mov	r3, r0
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d001      	beq.n	8009b3c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009b38:	2301      	movs	r3, #1
 8009b3a:	e031      	b.n	8009ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b42:	d025      	beq.n	8009b90 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b44:	f7fb fcb0 	bl	80054a8 <HAL_GetTick>
 8009b48:	4602      	mov	r2, r0
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	1ad3      	subs	r3, r2, r3
 8009b4e:	68ba      	ldr	r2, [r7, #8]
 8009b50:	429a      	cmp	r2, r3
 8009b52:	d302      	bcc.n	8009b5a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d11a      	bne.n	8009b90 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	699b      	ldr	r3, [r3, #24]
 8009b60:	f003 0302 	and.w	r3, r3, #2
 8009b64:	2b02      	cmp	r3, #2
 8009b66:	d013      	beq.n	8009b90 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b6c:	f043 0220 	orr.w	r2, r3, #32
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	2220      	movs	r2, #32
 8009b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	2200      	movs	r2, #0
 8009b80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2200      	movs	r2, #0
 8009b88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	e007      	b.n	8009ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	699b      	ldr	r3, [r3, #24]
 8009b96:	f003 0302 	and.w	r3, r3, #2
 8009b9a:	2b02      	cmp	r3, #2
 8009b9c:	d1c4      	bne.n	8009b28 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009b9e:	2300      	movs	r3, #0
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	3710      	adds	r7, #16
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}

08009ba8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b084      	sub	sp, #16
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	60f8      	str	r0, [r7, #12]
 8009bb0:	60b9      	str	r1, [r7, #8]
 8009bb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009bb4:	e02f      	b.n	8009c16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009bb6:	687a      	ldr	r2, [r7, #4]
 8009bb8:	68b9      	ldr	r1, [r7, #8]
 8009bba:	68f8      	ldr	r0, [r7, #12]
 8009bbc:	f000 f838 	bl	8009c30 <I2C_IsErrorOccurred>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d001      	beq.n	8009bca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	e02d      	b.n	8009c26 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009bca:	f7fb fc6d 	bl	80054a8 <HAL_GetTick>
 8009bce:	4602      	mov	r2, r0
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	1ad3      	subs	r3, r2, r3
 8009bd4:	68ba      	ldr	r2, [r7, #8]
 8009bd6:	429a      	cmp	r2, r3
 8009bd8:	d302      	bcc.n	8009be0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d11a      	bne.n	8009c16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	699b      	ldr	r3, [r3, #24]
 8009be6:	f003 0320 	and.w	r3, r3, #32
 8009bea:	2b20      	cmp	r3, #32
 8009bec:	d013      	beq.n	8009c16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bf2:	f043 0220 	orr.w	r2, r3, #32
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	2220      	movs	r2, #32
 8009bfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	2200      	movs	r2, #0
 8009c06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009c12:	2301      	movs	r3, #1
 8009c14:	e007      	b.n	8009c26 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	699b      	ldr	r3, [r3, #24]
 8009c1c:	f003 0320 	and.w	r3, r3, #32
 8009c20:	2b20      	cmp	r3, #32
 8009c22:	d1c8      	bne.n	8009bb6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009c24:	2300      	movs	r3, #0
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3710      	adds	r7, #16
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}
	...

08009c30 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b08a      	sub	sp, #40	@ 0x28
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	60f8      	str	r0, [r7, #12]
 8009c38:	60b9      	str	r1, [r7, #8]
 8009c3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	699b      	ldr	r3, [r3, #24]
 8009c48:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009c52:	69bb      	ldr	r3, [r7, #24]
 8009c54:	f003 0310 	and.w	r3, r3, #16
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d068      	beq.n	8009d2e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	2210      	movs	r2, #16
 8009c62:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009c64:	e049      	b.n	8009cfa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c6c:	d045      	beq.n	8009cfa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009c6e:	f7fb fc1b 	bl	80054a8 <HAL_GetTick>
 8009c72:	4602      	mov	r2, r0
 8009c74:	69fb      	ldr	r3, [r7, #28]
 8009c76:	1ad3      	subs	r3, r2, r3
 8009c78:	68ba      	ldr	r2, [r7, #8]
 8009c7a:	429a      	cmp	r2, r3
 8009c7c:	d302      	bcc.n	8009c84 <I2C_IsErrorOccurred+0x54>
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d13a      	bne.n	8009cfa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	685b      	ldr	r3, [r3, #4]
 8009c8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009c8e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009c96:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	699b      	ldr	r3, [r3, #24]
 8009c9e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ca2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ca6:	d121      	bne.n	8009cec <I2C_IsErrorOccurred+0xbc>
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009cae:	d01d      	beq.n	8009cec <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009cb0:	7cfb      	ldrb	r3, [r7, #19]
 8009cb2:	2b20      	cmp	r3, #32
 8009cb4:	d01a      	beq.n	8009cec <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	685a      	ldr	r2, [r3, #4]
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009cc4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009cc6:	f7fb fbef 	bl	80054a8 <HAL_GetTick>
 8009cca:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009ccc:	e00e      	b.n	8009cec <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009cce:	f7fb fbeb 	bl	80054a8 <HAL_GetTick>
 8009cd2:	4602      	mov	r2, r0
 8009cd4:	69fb      	ldr	r3, [r7, #28]
 8009cd6:	1ad3      	subs	r3, r2, r3
 8009cd8:	2b19      	cmp	r3, #25
 8009cda:	d907      	bls.n	8009cec <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009cdc:	6a3b      	ldr	r3, [r7, #32]
 8009cde:	f043 0320 	orr.w	r3, r3, #32
 8009ce2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009ce4:	2301      	movs	r3, #1
 8009ce6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009cea:	e006      	b.n	8009cfa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	699b      	ldr	r3, [r3, #24]
 8009cf2:	f003 0320 	and.w	r3, r3, #32
 8009cf6:	2b20      	cmp	r3, #32
 8009cf8:	d1e9      	bne.n	8009cce <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	699b      	ldr	r3, [r3, #24]
 8009d00:	f003 0320 	and.w	r3, r3, #32
 8009d04:	2b20      	cmp	r3, #32
 8009d06:	d003      	beq.n	8009d10 <I2C_IsErrorOccurred+0xe0>
 8009d08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d0aa      	beq.n	8009c66 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009d10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d103      	bne.n	8009d20 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	2220      	movs	r2, #32
 8009d1e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009d20:	6a3b      	ldr	r3, [r7, #32]
 8009d22:	f043 0304 	orr.w	r3, r3, #4
 8009d26:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009d28:	2301      	movs	r3, #1
 8009d2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	699b      	ldr	r3, [r3, #24]
 8009d34:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009d36:	69bb      	ldr	r3, [r7, #24]
 8009d38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d00b      	beq.n	8009d58 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009d40:	6a3b      	ldr	r3, [r7, #32]
 8009d42:	f043 0301 	orr.w	r3, r3, #1
 8009d46:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009d50:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009d52:	2301      	movs	r3, #1
 8009d54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009d58:	69bb      	ldr	r3, [r7, #24]
 8009d5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00b      	beq.n	8009d7a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009d62:	6a3b      	ldr	r3, [r7, #32]
 8009d64:	f043 0308 	orr.w	r3, r3, #8
 8009d68:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009d72:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009d74:	2301      	movs	r3, #1
 8009d76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009d7a:	69bb      	ldr	r3, [r7, #24]
 8009d7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d00b      	beq.n	8009d9c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009d84:	6a3b      	ldr	r3, [r7, #32]
 8009d86:	f043 0302 	orr.w	r3, r3, #2
 8009d8a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009d94:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009d96:	2301      	movs	r3, #1
 8009d98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8009d9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d01c      	beq.n	8009dde <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009da4:	68f8      	ldr	r0, [r7, #12]
 8009da6:	f7ff fd7a 	bl	800989e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	6859      	ldr	r1, [r3, #4]
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	681a      	ldr	r2, [r3, #0]
 8009db4:	4b0d      	ldr	r3, [pc, #52]	@ (8009dec <I2C_IsErrorOccurred+0x1bc>)
 8009db6:	400b      	ands	r3, r1
 8009db8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009dbe:	6a3b      	ldr	r3, [r7, #32]
 8009dc0:	431a      	orrs	r2, r3
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	2220      	movs	r2, #32
 8009dca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009dde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	3728      	adds	r7, #40	@ 0x28
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}
 8009dea:	bf00      	nop
 8009dec:	fe00e800 	.word	0xfe00e800

08009df0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009df0:	b480      	push	{r7}
 8009df2:	b087      	sub	sp, #28
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	60f8      	str	r0, [r7, #12]
 8009df8:	607b      	str	r3, [r7, #4]
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	817b      	strh	r3, [r7, #10]
 8009dfe:	4613      	mov	r3, r2
 8009e00:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009e02:	897b      	ldrh	r3, [r7, #10]
 8009e04:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009e08:	7a7b      	ldrb	r3, [r7, #9]
 8009e0a:	041b      	lsls	r3, r3, #16
 8009e0c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009e10:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009e16:	6a3b      	ldr	r3, [r7, #32]
 8009e18:	4313      	orrs	r3, r2
 8009e1a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009e1e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	685a      	ldr	r2, [r3, #4]
 8009e26:	6a3b      	ldr	r3, [r7, #32]
 8009e28:	0d5b      	lsrs	r3, r3, #21
 8009e2a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009e2e:	4b08      	ldr	r3, [pc, #32]	@ (8009e50 <I2C_TransferConfig+0x60>)
 8009e30:	430b      	orrs	r3, r1
 8009e32:	43db      	mvns	r3, r3
 8009e34:	ea02 0103 	and.w	r1, r2, r3
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	697a      	ldr	r2, [r7, #20]
 8009e3e:	430a      	orrs	r2, r1
 8009e40:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009e42:	bf00      	nop
 8009e44:	371c      	adds	r7, #28
 8009e46:	46bd      	mov	sp, r7
 8009e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4c:	4770      	bx	lr
 8009e4e:	bf00      	nop
 8009e50:	03ff63ff 	.word	0x03ff63ff

08009e54 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009e54:	b480      	push	{r7}
 8009e56:	b085      	sub	sp, #20
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
 8009e5c:	460b      	mov	r3, r1
 8009e5e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8009e60:	2300      	movs	r3, #0
 8009e62:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e68:	4a39      	ldr	r2, [pc, #228]	@ (8009f50 <I2C_Enable_IRQ+0xfc>)
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	d032      	beq.n	8009ed4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8009e72:	4a38      	ldr	r2, [pc, #224]	@ (8009f54 <I2C_Enable_IRQ+0x100>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d02d      	beq.n	8009ed4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8009e7c:	4a36      	ldr	r2, [pc, #216]	@ (8009f58 <I2C_Enable_IRQ+0x104>)
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	d028      	beq.n	8009ed4 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009e82:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	da03      	bge.n	8009e92 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8009e90:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009e92:	887b      	ldrh	r3, [r7, #2]
 8009e94:	f003 0301 	and.w	r3, r3, #1
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d003      	beq.n	8009ea4 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8009ea2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009ea4:	887b      	ldrh	r3, [r7, #2]
 8009ea6:	f003 0302 	and.w	r3, r3, #2
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d003      	beq.n	8009eb6 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8009eb4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009eb6:	887b      	ldrh	r3, [r7, #2]
 8009eb8:	2b10      	cmp	r3, #16
 8009eba:	d103      	bne.n	8009ec4 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8009ec2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009ec4:	887b      	ldrh	r3, [r7, #2]
 8009ec6:	2b20      	cmp	r3, #32
 8009ec8:	d133      	bne.n	8009f32 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f043 0320 	orr.w	r3, r3, #32
 8009ed0:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009ed2:	e02e      	b.n	8009f32 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009ed4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	da03      	bge.n	8009ee4 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8009ee2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009ee4:	887b      	ldrh	r3, [r7, #2]
 8009ee6:	f003 0301 	and.w	r3, r3, #1
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d003      	beq.n	8009ef6 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8009ef4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009ef6:	887b      	ldrh	r3, [r7, #2]
 8009ef8:	f003 0302 	and.w	r3, r3, #2
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d003      	beq.n	8009f08 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8009f06:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009f08:	887b      	ldrh	r3, [r7, #2]
 8009f0a:	2b10      	cmp	r3, #16
 8009f0c:	d103      	bne.n	8009f16 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8009f14:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009f16:	887b      	ldrh	r3, [r7, #2]
 8009f18:	2b20      	cmp	r3, #32
 8009f1a:	d103      	bne.n	8009f24 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009f22:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009f24:	887b      	ldrh	r3, [r7, #2]
 8009f26:	2b40      	cmp	r3, #64	@ 0x40
 8009f28:	d103      	bne.n	8009f32 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f30:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	6819      	ldr	r1, [r3, #0]
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	68fa      	ldr	r2, [r7, #12]
 8009f3e:	430a      	orrs	r2, r1
 8009f40:	601a      	str	r2, [r3, #0]
}
 8009f42:	bf00      	nop
 8009f44:	3714      	adds	r7, #20
 8009f46:	46bd      	mov	sp, r7
 8009f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4c:	4770      	bx	lr
 8009f4e:	bf00      	nop
 8009f50:	08008961 	.word	0x08008961
 8009f54:	08008d85 	.word	0x08008d85
 8009f58:	08008b39 	.word	0x08008b39

08009f5c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b085      	sub	sp, #20
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	460b      	mov	r3, r1
 8009f66:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8009f68:	2300      	movs	r3, #0
 8009f6a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009f6c:	887b      	ldrh	r3, [r7, #2]
 8009f6e:	f003 0301 	and.w	r3, r3, #1
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d00f      	beq.n	8009f96 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8009f7c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f84:	b2db      	uxtb	r3, r3
 8009f86:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009f8a:	2b28      	cmp	r3, #40	@ 0x28
 8009f8c:	d003      	beq.n	8009f96 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8009f94:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009f96:	887b      	ldrh	r3, [r7, #2]
 8009f98:	f003 0302 	and.w	r3, r3, #2
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d00f      	beq.n	8009fc0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8009fa6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009fae:	b2db      	uxtb	r3, r3
 8009fb0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009fb4:	2b28      	cmp	r3, #40	@ 0x28
 8009fb6:	d003      	beq.n	8009fc0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8009fbe:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009fc0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	da03      	bge.n	8009fd0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8009fce:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009fd0:	887b      	ldrh	r3, [r7, #2]
 8009fd2:	2b10      	cmp	r3, #16
 8009fd4:	d103      	bne.n	8009fde <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8009fdc:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009fde:	887b      	ldrh	r3, [r7, #2]
 8009fe0:	2b20      	cmp	r3, #32
 8009fe2:	d103      	bne.n	8009fec <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	f043 0320 	orr.w	r3, r3, #32
 8009fea:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009fec:	887b      	ldrh	r3, [r7, #2]
 8009fee:	2b40      	cmp	r3, #64	@ 0x40
 8009ff0:	d103      	bne.n	8009ffa <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ff8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	6819      	ldr	r1, [r3, #0]
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	43da      	mvns	r2, r3
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	400a      	ands	r2, r1
 800a00a:	601a      	str	r2, [r3, #0]
}
 800a00c:	bf00      	nop
 800a00e:	3714      	adds	r7, #20
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a018:	b480      	push	{r7}
 800a01a:	b083      	sub	sp, #12
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
 800a020:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a028:	b2db      	uxtb	r3, r3
 800a02a:	2b20      	cmp	r3, #32
 800a02c:	d138      	bne.n	800a0a0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a034:	2b01      	cmp	r3, #1
 800a036:	d101      	bne.n	800a03c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a038:	2302      	movs	r3, #2
 800a03a:	e032      	b.n	800a0a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2201      	movs	r2, #1
 800a040:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2224      	movs	r2, #36	@ 0x24
 800a048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	681a      	ldr	r2, [r3, #0]
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	f022 0201 	bic.w	r2, r2, #1
 800a05a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	681a      	ldr	r2, [r3, #0]
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a06a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	6819      	ldr	r1, [r3, #0]
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	683a      	ldr	r2, [r7, #0]
 800a078:	430a      	orrs	r2, r1
 800a07a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	681a      	ldr	r2, [r3, #0]
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f042 0201 	orr.w	r2, r2, #1
 800a08a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2220      	movs	r2, #32
 800a090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2200      	movs	r2, #0
 800a098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a09c:	2300      	movs	r3, #0
 800a09e:	e000      	b.n	800a0a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a0a0:	2302      	movs	r3, #2
  }
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	370c      	adds	r7, #12
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ac:	4770      	bx	lr

0800a0ae <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a0ae:	b480      	push	{r7}
 800a0b0:	b085      	sub	sp, #20
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	6078      	str	r0, [r7, #4]
 800a0b6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0be:	b2db      	uxtb	r3, r3
 800a0c0:	2b20      	cmp	r3, #32
 800a0c2:	d139      	bne.n	800a138 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a0ca:	2b01      	cmp	r3, #1
 800a0cc:	d101      	bne.n	800a0d2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a0ce:	2302      	movs	r3, #2
 800a0d0:	e033      	b.n	800a13a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2201      	movs	r2, #1
 800a0d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2224      	movs	r2, #36	@ 0x24
 800a0de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	681a      	ldr	r2, [r3, #0]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f022 0201 	bic.w	r2, r2, #1
 800a0f0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a100:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	021b      	lsls	r3, r3, #8
 800a106:	68fa      	ldr	r2, [r7, #12]
 800a108:	4313      	orrs	r3, r2
 800a10a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	68fa      	ldr	r2, [r7, #12]
 800a112:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	681a      	ldr	r2, [r3, #0]
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	f042 0201 	orr.w	r2, r2, #1
 800a122:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2220      	movs	r2, #32
 800a128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2200      	movs	r2, #0
 800a130:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a134:	2300      	movs	r3, #0
 800a136:	e000      	b.n	800a13a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a138:	2302      	movs	r3, #2
  }
}
 800a13a:	4618      	mov	r0, r3
 800a13c:	3714      	adds	r7, #20
 800a13e:	46bd      	mov	sp, r7
 800a140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a144:	4770      	bx	lr

0800a146 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800a146:	b580      	push	{r7, lr}
 800a148:	b084      	sub	sp, #16
 800a14a:	af00      	add	r7, sp, #0
 800a14c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d101      	bne.n	800a158 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800a154:	2301      	movs	r3, #1
 800a156:	e038      	b.n	800a1ca <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 800a160:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	f245 5255 	movw	r2, #21845	@ 0x5555
 800a16a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	687a      	ldr	r2, [r7, #4]
 800a172:	6852      	ldr	r2, [r2, #4]
 800a174:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	687a      	ldr	r2, [r7, #4]
 800a17c:	6892      	ldr	r2, [r2, #8]
 800a17e:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800a180:	f7fb f992 	bl	80054a8 <HAL_GetTick>
 800a184:	60f8      	str	r0, [r7, #12]

   /* Wait for register to be updated */
  while(hiwdg->Instance->SR != RESET)
 800a186:	e008      	b.n	800a19a <HAL_IWDG_Init+0x54>
  {
    if((HAL_GetTick() - tickstart ) > HAL_IWDG_DEFAULT_TIMEOUT)
 800a188:	f7fb f98e 	bl	80054a8 <HAL_GetTick>
 800a18c:	4602      	mov	r2, r0
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	1ad3      	subs	r3, r2, r3
 800a192:	2b30      	cmp	r3, #48	@ 0x30
 800a194:	d901      	bls.n	800a19a <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 800a196:	2303      	movs	r3, #3
 800a198:	e017      	b.n	800a1ca <HAL_IWDG_Init+0x84>
  while(hiwdg->Instance->SR != RESET)
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	68db      	ldr	r3, [r3, #12]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d1f1      	bne.n	800a188 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if(hiwdg->Instance->WINR != hiwdg->Init.Window)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	691a      	ldr	r2, [r3, #16]
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	68db      	ldr	r3, [r3, #12]
 800a1ae:	429a      	cmp	r2, r3
 800a1b0:	d005      	beq.n	800a1be <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	687a      	ldr	r2, [r7, #4]
 800a1b8:	68d2      	ldr	r2, [r2, #12]
 800a1ba:	611a      	str	r2, [r3, #16]
 800a1bc:	e004      	b.n	800a1c8 <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800a1c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a1c8:	2300      	movs	r3, #0
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3710      	adds	r7, #16
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}

0800a1d2 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800a1d2:	b480      	push	{r7}
 800a1d4:	b083      	sub	sp, #12
 800a1d6:	af00      	add	r7, sp, #0
 800a1d8:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800a1e2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a1e4:	2300      	movs	r3, #0
}
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	370c      	adds	r7, #12
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f0:	4770      	bx	lr
	...

0800a1f4 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b082      	sub	sp, #8
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
 800a1fc:	460b      	mov	r3, r1
 800a1fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d10c      	bne.n	800a220 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800a206:	4b13      	ldr	r3, [pc, #76]	@ (800a254 <HAL_PWR_EnterSLEEPMode+0x60>)
 800a208:	695b      	ldr	r3, [r3, #20]
 800a20a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a20e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a212:	d10e      	bne.n	800a232 <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800a214:	f000 f896 	bl	800a344 <HAL_PWREx_DisableLowPowerRunMode>
 800a218:	4603      	mov	r3, r0
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d009      	beq.n	800a232 <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 800a21e:	e016      	b.n	800a24e <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 800a220:	4b0c      	ldr	r3, [pc, #48]	@ (800a254 <HAL_PWR_EnterSLEEPMode+0x60>)
 800a222:	695b      	ldr	r3, [r3, #20]
 800a224:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a228:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a22c:	d001      	beq.n	800a232 <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 800a22e:	f000 f879 	bl	800a324 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a232:	4b09      	ldr	r3, [pc, #36]	@ (800a258 <HAL_PWR_EnterSLEEPMode+0x64>)
 800a234:	691b      	ldr	r3, [r3, #16]
 800a236:	4a08      	ldr	r2, [pc, #32]	@ (800a258 <HAL_PWR_EnterSLEEPMode+0x64>)
 800a238:	f023 0304 	bic.w	r3, r3, #4
 800a23c:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800a23e:	78fb      	ldrb	r3, [r7, #3]
 800a240:	2b01      	cmp	r3, #1
 800a242:	d101      	bne.n	800a248 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800a244:	bf30      	wfi
 800a246:	e002      	b.n	800a24e <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800a248:	bf40      	sev
    __WFE();
 800a24a:	bf20      	wfe
    __WFE();
 800a24c:	bf20      	wfe
  }

}
 800a24e:	3708      	adds	r7, #8
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}
 800a254:	40007000 	.word	0x40007000
 800a258:	e000ed00 	.word	0xe000ed00

0800a25c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800a25c:	b480      	push	{r7}
 800a25e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800a260:	4b04      	ldr	r3, [pc, #16]	@ (800a274 <HAL_PWREx_GetVoltageRange+0x18>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800a268:	4618      	mov	r0, r3
 800a26a:	46bd      	mov	sp, r7
 800a26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a270:	4770      	bx	lr
 800a272:	bf00      	nop
 800a274:	40007000 	.word	0x40007000

0800a278 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a278:	b480      	push	{r7}
 800a27a:	b085      	sub	sp, #20
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a286:	d130      	bne.n	800a2ea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800a288:	4b23      	ldr	r3, [pc, #140]	@ (800a318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a290:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a294:	d038      	beq.n	800a308 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a296:	4b20      	ldr	r3, [pc, #128]	@ (800a318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a29e:	4a1e      	ldr	r2, [pc, #120]	@ (800a318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a2a0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a2a4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a2a6:	4b1d      	ldr	r3, [pc, #116]	@ (800a31c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	2232      	movs	r2, #50	@ 0x32
 800a2ac:	fb02 f303 	mul.w	r3, r2, r3
 800a2b0:	4a1b      	ldr	r2, [pc, #108]	@ (800a320 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800a2b2:	fba2 2303 	umull	r2, r3, r2, r3
 800a2b6:	0c9b      	lsrs	r3, r3, #18
 800a2b8:	3301      	adds	r3, #1
 800a2ba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a2bc:	e002      	b.n	800a2c4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	3b01      	subs	r3, #1
 800a2c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a2c4:	4b14      	ldr	r3, [pc, #80]	@ (800a318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a2c6:	695b      	ldr	r3, [r3, #20]
 800a2c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a2cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a2d0:	d102      	bne.n	800a2d8 <HAL_PWREx_ControlVoltageScaling+0x60>
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d1f2      	bne.n	800a2be <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a2d8:	4b0f      	ldr	r3, [pc, #60]	@ (800a318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a2da:	695b      	ldr	r3, [r3, #20]
 800a2dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a2e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a2e4:	d110      	bne.n	800a308 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800a2e6:	2303      	movs	r3, #3
 800a2e8:	e00f      	b.n	800a30a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800a2ea:	4b0b      	ldr	r3, [pc, #44]	@ (800a318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a2f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a2f6:	d007      	beq.n	800a308 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a2f8:	4b07      	ldr	r3, [pc, #28]	@ (800a318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a300:	4a05      	ldr	r2, [pc, #20]	@ (800a318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a302:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a306:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800a308:	2300      	movs	r3, #0
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3714      	adds	r7, #20
 800a30e:	46bd      	mov	sp, r7
 800a310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a314:	4770      	bx	lr
 800a316:	bf00      	nop
 800a318:	40007000 	.word	0x40007000
 800a31c:	20000398 	.word	0x20000398
 800a320:	431bde83 	.word	0x431bde83

0800a324 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 800a324:	b480      	push	{r7}
 800a326:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 800a328:	4b05      	ldr	r3, [pc, #20]	@ (800a340 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	4a04      	ldr	r2, [pc, #16]	@ (800a340 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 800a32e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a332:	6013      	str	r3, [r2, #0]
}
 800a334:	bf00      	nop
 800a336:	46bd      	mov	sp, r7
 800a338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33c:	4770      	bx	lr
 800a33e:	bf00      	nop
 800a340:	40007000 	.word	0x40007000

0800a344 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 800a344:	b480      	push	{r7}
 800a346:	b083      	sub	sp, #12
 800a348:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800a34a:	4b17      	ldr	r3, [pc, #92]	@ (800a3a8 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	4a16      	ldr	r2, [pc, #88]	@ (800a3a8 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800a350:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a354:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a356:	4b15      	ldr	r3, [pc, #84]	@ (800a3ac <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	2232      	movs	r2, #50	@ 0x32
 800a35c:	fb02 f303 	mul.w	r3, r2, r3
 800a360:	4a13      	ldr	r2, [pc, #76]	@ (800a3b0 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 800a362:	fba2 2303 	umull	r2, r3, r2, r3
 800a366:	0c9b      	lsrs	r3, r3, #18
 800a368:	3301      	adds	r3, #1
 800a36a:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800a36c:	e002      	b.n	800a374 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	3b01      	subs	r3, #1
 800a372:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800a374:	4b0c      	ldr	r3, [pc, #48]	@ (800a3a8 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800a376:	695b      	ldr	r3, [r3, #20]
 800a378:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a37c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a380:	d102      	bne.n	800a388 <HAL_PWREx_DisableLowPowerRunMode+0x44>
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d1f2      	bne.n	800a36e <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800a388:	4b07      	ldr	r3, [pc, #28]	@ (800a3a8 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800a38a:	695b      	ldr	r3, [r3, #20]
 800a38c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a390:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a394:	d101      	bne.n	800a39a <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 800a396:	2303      	movs	r3, #3
 800a398:	e000      	b.n	800a39c <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 800a39a:	2300      	movs	r3, #0
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	370c      	adds	r7, #12
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a6:	4770      	bx	lr
 800a3a8:	40007000 	.word	0x40007000
 800a3ac:	20000398 	.word	0x20000398
 800a3b0:	431bde83 	.word	0x431bde83

0800a3b4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b088      	sub	sp, #32
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d102      	bne.n	800a3c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	f000 bc08 	b.w	800abd8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a3c8:	4b96      	ldr	r3, [pc, #600]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a3ca:	689b      	ldr	r3, [r3, #8]
 800a3cc:	f003 030c 	and.w	r3, r3, #12
 800a3d0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a3d2:	4b94      	ldr	r3, [pc, #592]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a3d4:	68db      	ldr	r3, [r3, #12]
 800a3d6:	f003 0303 	and.w	r3, r3, #3
 800a3da:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f003 0310 	and.w	r3, r3, #16
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	f000 80e4 	beq.w	800a5b2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a3ea:	69bb      	ldr	r3, [r7, #24]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d007      	beq.n	800a400 <HAL_RCC_OscConfig+0x4c>
 800a3f0:	69bb      	ldr	r3, [r7, #24]
 800a3f2:	2b0c      	cmp	r3, #12
 800a3f4:	f040 808b 	bne.w	800a50e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	2b01      	cmp	r3, #1
 800a3fc:	f040 8087 	bne.w	800a50e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a400:	4b88      	ldr	r3, [pc, #544]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f003 0302 	and.w	r3, r3, #2
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d005      	beq.n	800a418 <HAL_RCC_OscConfig+0x64>
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	699b      	ldr	r3, [r3, #24]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d101      	bne.n	800a418 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800a414:	2301      	movs	r3, #1
 800a416:	e3df      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6a1a      	ldr	r2, [r3, #32]
 800a41c:	4b81      	ldr	r3, [pc, #516]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f003 0308 	and.w	r3, r3, #8
 800a424:	2b00      	cmp	r3, #0
 800a426:	d004      	beq.n	800a432 <HAL_RCC_OscConfig+0x7e>
 800a428:	4b7e      	ldr	r3, [pc, #504]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a430:	e005      	b.n	800a43e <HAL_RCC_OscConfig+0x8a>
 800a432:	4b7c      	ldr	r3, [pc, #496]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a434:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a438:	091b      	lsrs	r3, r3, #4
 800a43a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a43e:	4293      	cmp	r3, r2
 800a440:	d223      	bcs.n	800a48a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	6a1b      	ldr	r3, [r3, #32]
 800a446:	4618      	mov	r0, r3
 800a448:	f000 fd92 	bl	800af70 <RCC_SetFlashLatencyFromMSIRange>
 800a44c:	4603      	mov	r3, r0
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d001      	beq.n	800a456 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800a452:	2301      	movs	r3, #1
 800a454:	e3c0      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a456:	4b73      	ldr	r3, [pc, #460]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4a72      	ldr	r2, [pc, #456]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a45c:	f043 0308 	orr.w	r3, r3, #8
 800a460:	6013      	str	r3, [r2, #0]
 800a462:	4b70      	ldr	r3, [pc, #448]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	6a1b      	ldr	r3, [r3, #32]
 800a46e:	496d      	ldr	r1, [pc, #436]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a470:	4313      	orrs	r3, r2
 800a472:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a474:	4b6b      	ldr	r3, [pc, #428]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a476:	685b      	ldr	r3, [r3, #4]
 800a478:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	69db      	ldr	r3, [r3, #28]
 800a480:	021b      	lsls	r3, r3, #8
 800a482:	4968      	ldr	r1, [pc, #416]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a484:	4313      	orrs	r3, r2
 800a486:	604b      	str	r3, [r1, #4]
 800a488:	e025      	b.n	800a4d6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a48a:	4b66      	ldr	r3, [pc, #408]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	4a65      	ldr	r2, [pc, #404]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a490:	f043 0308 	orr.w	r3, r3, #8
 800a494:	6013      	str	r3, [r2, #0]
 800a496:	4b63      	ldr	r3, [pc, #396]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6a1b      	ldr	r3, [r3, #32]
 800a4a2:	4960      	ldr	r1, [pc, #384]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a4a4:	4313      	orrs	r3, r2
 800a4a6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a4a8:	4b5e      	ldr	r3, [pc, #376]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	69db      	ldr	r3, [r3, #28]
 800a4b4:	021b      	lsls	r3, r3, #8
 800a4b6:	495b      	ldr	r1, [pc, #364]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a4bc:	69bb      	ldr	r3, [r7, #24]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d109      	bne.n	800a4d6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6a1b      	ldr	r3, [r3, #32]
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	f000 fd52 	bl	800af70 <RCC_SetFlashLatencyFromMSIRange>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d001      	beq.n	800a4d6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	e380      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a4d6:	f000 fc87 	bl	800ade8 <HAL_RCC_GetSysClockFreq>
 800a4da:	4602      	mov	r2, r0
 800a4dc:	4b51      	ldr	r3, [pc, #324]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a4de:	689b      	ldr	r3, [r3, #8]
 800a4e0:	091b      	lsrs	r3, r3, #4
 800a4e2:	f003 030f 	and.w	r3, r3, #15
 800a4e6:	4950      	ldr	r1, [pc, #320]	@ (800a628 <HAL_RCC_OscConfig+0x274>)
 800a4e8:	5ccb      	ldrb	r3, [r1, r3]
 800a4ea:	f003 031f 	and.w	r3, r3, #31
 800a4ee:	fa22 f303 	lsr.w	r3, r2, r3
 800a4f2:	4a4e      	ldr	r2, [pc, #312]	@ (800a62c <HAL_RCC_OscConfig+0x278>)
 800a4f4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800a4f6:	4b4e      	ldr	r3, [pc, #312]	@ (800a630 <HAL_RCC_OscConfig+0x27c>)
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	f7fa ff84 	bl	8005408 <HAL_InitTick>
 800a500:	4603      	mov	r3, r0
 800a502:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800a504:	7bfb      	ldrb	r3, [r7, #15]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d052      	beq.n	800a5b0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800a50a:	7bfb      	ldrb	r3, [r7, #15]
 800a50c:	e364      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	699b      	ldr	r3, [r3, #24]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d032      	beq.n	800a57c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a516:	4b43      	ldr	r3, [pc, #268]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	4a42      	ldr	r2, [pc, #264]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a51c:	f043 0301 	orr.w	r3, r3, #1
 800a520:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a522:	f7fa ffc1 	bl	80054a8 <HAL_GetTick>
 800a526:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a528:	e008      	b.n	800a53c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a52a:	f7fa ffbd 	bl	80054a8 <HAL_GetTick>
 800a52e:	4602      	mov	r2, r0
 800a530:	693b      	ldr	r3, [r7, #16]
 800a532:	1ad3      	subs	r3, r2, r3
 800a534:	2b02      	cmp	r3, #2
 800a536:	d901      	bls.n	800a53c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800a538:	2303      	movs	r3, #3
 800a53a:	e34d      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a53c:	4b39      	ldr	r3, [pc, #228]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f003 0302 	and.w	r3, r3, #2
 800a544:	2b00      	cmp	r3, #0
 800a546:	d0f0      	beq.n	800a52a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a548:	4b36      	ldr	r3, [pc, #216]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	4a35      	ldr	r2, [pc, #212]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a54e:	f043 0308 	orr.w	r3, r3, #8
 800a552:	6013      	str	r3, [r2, #0]
 800a554:	4b33      	ldr	r3, [pc, #204]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6a1b      	ldr	r3, [r3, #32]
 800a560:	4930      	ldr	r1, [pc, #192]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a562:	4313      	orrs	r3, r2
 800a564:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a566:	4b2f      	ldr	r3, [pc, #188]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a568:	685b      	ldr	r3, [r3, #4]
 800a56a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	69db      	ldr	r3, [r3, #28]
 800a572:	021b      	lsls	r3, r3, #8
 800a574:	492b      	ldr	r1, [pc, #172]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a576:	4313      	orrs	r3, r2
 800a578:	604b      	str	r3, [r1, #4]
 800a57a:	e01a      	b.n	800a5b2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a57c:	4b29      	ldr	r3, [pc, #164]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a28      	ldr	r2, [pc, #160]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a582:	f023 0301 	bic.w	r3, r3, #1
 800a586:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a588:	f7fa ff8e 	bl	80054a8 <HAL_GetTick>
 800a58c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a58e:	e008      	b.n	800a5a2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a590:	f7fa ff8a 	bl	80054a8 <HAL_GetTick>
 800a594:	4602      	mov	r2, r0
 800a596:	693b      	ldr	r3, [r7, #16]
 800a598:	1ad3      	subs	r3, r2, r3
 800a59a:	2b02      	cmp	r3, #2
 800a59c:	d901      	bls.n	800a5a2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800a59e:	2303      	movs	r3, #3
 800a5a0:	e31a      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a5a2:	4b20      	ldr	r3, [pc, #128]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	f003 0302 	and.w	r3, r3, #2
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d1f0      	bne.n	800a590 <HAL_RCC_OscConfig+0x1dc>
 800a5ae:	e000      	b.n	800a5b2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a5b0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f003 0301 	and.w	r3, r3, #1
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d073      	beq.n	800a6a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800a5be:	69bb      	ldr	r3, [r7, #24]
 800a5c0:	2b08      	cmp	r3, #8
 800a5c2:	d005      	beq.n	800a5d0 <HAL_RCC_OscConfig+0x21c>
 800a5c4:	69bb      	ldr	r3, [r7, #24]
 800a5c6:	2b0c      	cmp	r3, #12
 800a5c8:	d10e      	bne.n	800a5e8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	2b03      	cmp	r3, #3
 800a5ce:	d10b      	bne.n	800a5e8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a5d0:	4b14      	ldr	r3, [pc, #80]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d063      	beq.n	800a6a4 <HAL_RCC_OscConfig+0x2f0>
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d15f      	bne.n	800a6a4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	e2f7      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	685b      	ldr	r3, [r3, #4]
 800a5ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a5f0:	d106      	bne.n	800a600 <HAL_RCC_OscConfig+0x24c>
 800a5f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	4a0b      	ldr	r2, [pc, #44]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a5f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a5fc:	6013      	str	r3, [r2, #0]
 800a5fe:	e025      	b.n	800a64c <HAL_RCC_OscConfig+0x298>
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	685b      	ldr	r3, [r3, #4]
 800a604:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a608:	d114      	bne.n	800a634 <HAL_RCC_OscConfig+0x280>
 800a60a:	4b06      	ldr	r3, [pc, #24]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	4a05      	ldr	r2, [pc, #20]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a610:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a614:	6013      	str	r3, [r2, #0]
 800a616:	4b03      	ldr	r3, [pc, #12]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	4a02      	ldr	r2, [pc, #8]	@ (800a624 <HAL_RCC_OscConfig+0x270>)
 800a61c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a620:	6013      	str	r3, [r2, #0]
 800a622:	e013      	b.n	800a64c <HAL_RCC_OscConfig+0x298>
 800a624:	40021000 	.word	0x40021000
 800a628:	0800d7e0 	.word	0x0800d7e0
 800a62c:	20000398 	.word	0x20000398
 800a630:	2000039c 	.word	0x2000039c
 800a634:	4ba0      	ldr	r3, [pc, #640]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	4a9f      	ldr	r2, [pc, #636]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a63a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a63e:	6013      	str	r3, [r2, #0]
 800a640:	4b9d      	ldr	r3, [pc, #628]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	4a9c      	ldr	r2, [pc, #624]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a646:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a64a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	685b      	ldr	r3, [r3, #4]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d013      	beq.n	800a67c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a654:	f7fa ff28 	bl	80054a8 <HAL_GetTick>
 800a658:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a65a:	e008      	b.n	800a66e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a65c:	f7fa ff24 	bl	80054a8 <HAL_GetTick>
 800a660:	4602      	mov	r2, r0
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	1ad3      	subs	r3, r2, r3
 800a666:	2b64      	cmp	r3, #100	@ 0x64
 800a668:	d901      	bls.n	800a66e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800a66a:	2303      	movs	r3, #3
 800a66c:	e2b4      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a66e:	4b92      	ldr	r3, [pc, #584]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a676:	2b00      	cmp	r3, #0
 800a678:	d0f0      	beq.n	800a65c <HAL_RCC_OscConfig+0x2a8>
 800a67a:	e014      	b.n	800a6a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a67c:	f7fa ff14 	bl	80054a8 <HAL_GetTick>
 800a680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a682:	e008      	b.n	800a696 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a684:	f7fa ff10 	bl	80054a8 <HAL_GetTick>
 800a688:	4602      	mov	r2, r0
 800a68a:	693b      	ldr	r3, [r7, #16]
 800a68c:	1ad3      	subs	r3, r2, r3
 800a68e:	2b64      	cmp	r3, #100	@ 0x64
 800a690:	d901      	bls.n	800a696 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800a692:	2303      	movs	r3, #3
 800a694:	e2a0      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a696:	4b88      	ldr	r3, [pc, #544]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d1f0      	bne.n	800a684 <HAL_RCC_OscConfig+0x2d0>
 800a6a2:	e000      	b.n	800a6a6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a6a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f003 0302 	and.w	r3, r3, #2
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d060      	beq.n	800a774 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800a6b2:	69bb      	ldr	r3, [r7, #24]
 800a6b4:	2b04      	cmp	r3, #4
 800a6b6:	d005      	beq.n	800a6c4 <HAL_RCC_OscConfig+0x310>
 800a6b8:	69bb      	ldr	r3, [r7, #24]
 800a6ba:	2b0c      	cmp	r3, #12
 800a6bc:	d119      	bne.n	800a6f2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a6be:	697b      	ldr	r3, [r7, #20]
 800a6c0:	2b02      	cmp	r3, #2
 800a6c2:	d116      	bne.n	800a6f2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a6c4:	4b7c      	ldr	r3, [pc, #496]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d005      	beq.n	800a6dc <HAL_RCC_OscConfig+0x328>
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	68db      	ldr	r3, [r3, #12]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d101      	bne.n	800a6dc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800a6d8:	2301      	movs	r3, #1
 800a6da:	e27d      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a6dc:	4b76      	ldr	r3, [pc, #472]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a6de:	685b      	ldr	r3, [r3, #4]
 800a6e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	691b      	ldr	r3, [r3, #16]
 800a6e8:	061b      	lsls	r3, r3, #24
 800a6ea:	4973      	ldr	r1, [pc, #460]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a6ec:	4313      	orrs	r3, r2
 800a6ee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a6f0:	e040      	b.n	800a774 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	68db      	ldr	r3, [r3, #12]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d023      	beq.n	800a742 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a6fa:	4b6f      	ldr	r3, [pc, #444]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	4a6e      	ldr	r2, [pc, #440]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a700:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a704:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a706:	f7fa fecf 	bl	80054a8 <HAL_GetTick>
 800a70a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a70c:	e008      	b.n	800a720 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a70e:	f7fa fecb 	bl	80054a8 <HAL_GetTick>
 800a712:	4602      	mov	r2, r0
 800a714:	693b      	ldr	r3, [r7, #16]
 800a716:	1ad3      	subs	r3, r2, r3
 800a718:	2b02      	cmp	r3, #2
 800a71a:	d901      	bls.n	800a720 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800a71c:	2303      	movs	r3, #3
 800a71e:	e25b      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a720:	4b65      	ldr	r3, [pc, #404]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d0f0      	beq.n	800a70e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a72c:	4b62      	ldr	r3, [pc, #392]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a72e:	685b      	ldr	r3, [r3, #4]
 800a730:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	691b      	ldr	r3, [r3, #16]
 800a738:	061b      	lsls	r3, r3, #24
 800a73a:	495f      	ldr	r1, [pc, #380]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a73c:	4313      	orrs	r3, r2
 800a73e:	604b      	str	r3, [r1, #4]
 800a740:	e018      	b.n	800a774 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a742:	4b5d      	ldr	r3, [pc, #372]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	4a5c      	ldr	r2, [pc, #368]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a748:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a74c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a74e:	f7fa feab 	bl	80054a8 <HAL_GetTick>
 800a752:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a754:	e008      	b.n	800a768 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a756:	f7fa fea7 	bl	80054a8 <HAL_GetTick>
 800a75a:	4602      	mov	r2, r0
 800a75c:	693b      	ldr	r3, [r7, #16]
 800a75e:	1ad3      	subs	r3, r2, r3
 800a760:	2b02      	cmp	r3, #2
 800a762:	d901      	bls.n	800a768 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800a764:	2303      	movs	r3, #3
 800a766:	e237      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a768:	4b53      	ldr	r3, [pc, #332]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a770:	2b00      	cmp	r3, #0
 800a772:	d1f0      	bne.n	800a756 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f003 0308 	and.w	r3, r3, #8
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d03c      	beq.n	800a7fa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	695b      	ldr	r3, [r3, #20]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d01c      	beq.n	800a7c2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a788:	4b4b      	ldr	r3, [pc, #300]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a78a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a78e:	4a4a      	ldr	r2, [pc, #296]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a790:	f043 0301 	orr.w	r3, r3, #1
 800a794:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a798:	f7fa fe86 	bl	80054a8 <HAL_GetTick>
 800a79c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a79e:	e008      	b.n	800a7b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a7a0:	f7fa fe82 	bl	80054a8 <HAL_GetTick>
 800a7a4:	4602      	mov	r2, r0
 800a7a6:	693b      	ldr	r3, [r7, #16]
 800a7a8:	1ad3      	subs	r3, r2, r3
 800a7aa:	2b02      	cmp	r3, #2
 800a7ac:	d901      	bls.n	800a7b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800a7ae:	2303      	movs	r3, #3
 800a7b0:	e212      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a7b2:	4b41      	ldr	r3, [pc, #260]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a7b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a7b8:	f003 0302 	and.w	r3, r3, #2
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d0ef      	beq.n	800a7a0 <HAL_RCC_OscConfig+0x3ec>
 800a7c0:	e01b      	b.n	800a7fa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a7c2:	4b3d      	ldr	r3, [pc, #244]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a7c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a7c8:	4a3b      	ldr	r2, [pc, #236]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a7ca:	f023 0301 	bic.w	r3, r3, #1
 800a7ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a7d2:	f7fa fe69 	bl	80054a8 <HAL_GetTick>
 800a7d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a7d8:	e008      	b.n	800a7ec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a7da:	f7fa fe65 	bl	80054a8 <HAL_GetTick>
 800a7de:	4602      	mov	r2, r0
 800a7e0:	693b      	ldr	r3, [r7, #16]
 800a7e2:	1ad3      	subs	r3, r2, r3
 800a7e4:	2b02      	cmp	r3, #2
 800a7e6:	d901      	bls.n	800a7ec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800a7e8:	2303      	movs	r3, #3
 800a7ea:	e1f5      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a7ec:	4b32      	ldr	r3, [pc, #200]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a7ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a7f2:	f003 0302 	and.w	r3, r3, #2
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d1ef      	bne.n	800a7da <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f003 0304 	and.w	r3, r3, #4
 800a802:	2b00      	cmp	r3, #0
 800a804:	f000 80a6 	beq.w	800a954 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a808:	2300      	movs	r3, #0
 800a80a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800a80c:	4b2a      	ldr	r3, [pc, #168]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a80e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a810:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a814:	2b00      	cmp	r3, #0
 800a816:	d10d      	bne.n	800a834 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a818:	4b27      	ldr	r3, [pc, #156]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a81a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a81c:	4a26      	ldr	r2, [pc, #152]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a81e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a822:	6593      	str	r3, [r2, #88]	@ 0x58
 800a824:	4b24      	ldr	r3, [pc, #144]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a828:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a82c:	60bb      	str	r3, [r7, #8]
 800a82e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a830:	2301      	movs	r3, #1
 800a832:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a834:	4b21      	ldr	r3, [pc, #132]	@ (800a8bc <HAL_RCC_OscConfig+0x508>)
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d118      	bne.n	800a872 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a840:	4b1e      	ldr	r3, [pc, #120]	@ (800a8bc <HAL_RCC_OscConfig+0x508>)
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	4a1d      	ldr	r2, [pc, #116]	@ (800a8bc <HAL_RCC_OscConfig+0x508>)
 800a846:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a84a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a84c:	f7fa fe2c 	bl	80054a8 <HAL_GetTick>
 800a850:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a852:	e008      	b.n	800a866 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a854:	f7fa fe28 	bl	80054a8 <HAL_GetTick>
 800a858:	4602      	mov	r2, r0
 800a85a:	693b      	ldr	r3, [r7, #16]
 800a85c:	1ad3      	subs	r3, r2, r3
 800a85e:	2b02      	cmp	r3, #2
 800a860:	d901      	bls.n	800a866 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800a862:	2303      	movs	r3, #3
 800a864:	e1b8      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a866:	4b15      	ldr	r3, [pc, #84]	@ (800a8bc <HAL_RCC_OscConfig+0x508>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d0f0      	beq.n	800a854 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	689b      	ldr	r3, [r3, #8]
 800a876:	2b01      	cmp	r3, #1
 800a878:	d108      	bne.n	800a88c <HAL_RCC_OscConfig+0x4d8>
 800a87a:	4b0f      	ldr	r3, [pc, #60]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a87c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a880:	4a0d      	ldr	r2, [pc, #52]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a882:	f043 0301 	orr.w	r3, r3, #1
 800a886:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a88a:	e029      	b.n	800a8e0 <HAL_RCC_OscConfig+0x52c>
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	689b      	ldr	r3, [r3, #8]
 800a890:	2b05      	cmp	r3, #5
 800a892:	d115      	bne.n	800a8c0 <HAL_RCC_OscConfig+0x50c>
 800a894:	4b08      	ldr	r3, [pc, #32]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a89a:	4a07      	ldr	r2, [pc, #28]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a89c:	f043 0304 	orr.w	r3, r3, #4
 800a8a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a8a4:	4b04      	ldr	r3, [pc, #16]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a8a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8aa:	4a03      	ldr	r2, [pc, #12]	@ (800a8b8 <HAL_RCC_OscConfig+0x504>)
 800a8ac:	f043 0301 	orr.w	r3, r3, #1
 800a8b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a8b4:	e014      	b.n	800a8e0 <HAL_RCC_OscConfig+0x52c>
 800a8b6:	bf00      	nop
 800a8b8:	40021000 	.word	0x40021000
 800a8bc:	40007000 	.word	0x40007000
 800a8c0:	4b9d      	ldr	r3, [pc, #628]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a8c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8c6:	4a9c      	ldr	r2, [pc, #624]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a8c8:	f023 0301 	bic.w	r3, r3, #1
 800a8cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a8d0:	4b99      	ldr	r3, [pc, #612]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a8d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8d6:	4a98      	ldr	r2, [pc, #608]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a8d8:	f023 0304 	bic.w	r3, r3, #4
 800a8dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	689b      	ldr	r3, [r3, #8]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d016      	beq.n	800a916 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8e8:	f7fa fdde 	bl	80054a8 <HAL_GetTick>
 800a8ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a8ee:	e00a      	b.n	800a906 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a8f0:	f7fa fdda 	bl	80054a8 <HAL_GetTick>
 800a8f4:	4602      	mov	r2, r0
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	1ad3      	subs	r3, r2, r3
 800a8fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d901      	bls.n	800a906 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800a902:	2303      	movs	r3, #3
 800a904:	e168      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a906:	4b8c      	ldr	r3, [pc, #560]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a90c:	f003 0302 	and.w	r3, r3, #2
 800a910:	2b00      	cmp	r3, #0
 800a912:	d0ed      	beq.n	800a8f0 <HAL_RCC_OscConfig+0x53c>
 800a914:	e015      	b.n	800a942 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a916:	f7fa fdc7 	bl	80054a8 <HAL_GetTick>
 800a91a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a91c:	e00a      	b.n	800a934 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a91e:	f7fa fdc3 	bl	80054a8 <HAL_GetTick>
 800a922:	4602      	mov	r2, r0
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	1ad3      	subs	r3, r2, r3
 800a928:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a92c:	4293      	cmp	r3, r2
 800a92e:	d901      	bls.n	800a934 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800a930:	2303      	movs	r3, #3
 800a932:	e151      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a934:	4b80      	ldr	r3, [pc, #512]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a93a:	f003 0302 	and.w	r3, r3, #2
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d1ed      	bne.n	800a91e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a942:	7ffb      	ldrb	r3, [r7, #31]
 800a944:	2b01      	cmp	r3, #1
 800a946:	d105      	bne.n	800a954 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a948:	4b7b      	ldr	r3, [pc, #492]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a94a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a94c:	4a7a      	ldr	r2, [pc, #488]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a94e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a952:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	f003 0320 	and.w	r3, r3, #32
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d03c      	beq.n	800a9da <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a964:	2b00      	cmp	r3, #0
 800a966:	d01c      	beq.n	800a9a2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a968:	4b73      	ldr	r3, [pc, #460]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a96a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a96e:	4a72      	ldr	r2, [pc, #456]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a970:	f043 0301 	orr.w	r3, r3, #1
 800a974:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a978:	f7fa fd96 	bl	80054a8 <HAL_GetTick>
 800a97c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a97e:	e008      	b.n	800a992 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a980:	f7fa fd92 	bl	80054a8 <HAL_GetTick>
 800a984:	4602      	mov	r2, r0
 800a986:	693b      	ldr	r3, [r7, #16]
 800a988:	1ad3      	subs	r3, r2, r3
 800a98a:	2b02      	cmp	r3, #2
 800a98c:	d901      	bls.n	800a992 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800a98e:	2303      	movs	r3, #3
 800a990:	e122      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a992:	4b69      	ldr	r3, [pc, #420]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a994:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a998:	f003 0302 	and.w	r3, r3, #2
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d0ef      	beq.n	800a980 <HAL_RCC_OscConfig+0x5cc>
 800a9a0:	e01b      	b.n	800a9da <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a9a2:	4b65      	ldr	r3, [pc, #404]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a9a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a9a8:	4a63      	ldr	r2, [pc, #396]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a9aa:	f023 0301 	bic.w	r3, r3, #1
 800a9ae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9b2:	f7fa fd79 	bl	80054a8 <HAL_GetTick>
 800a9b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a9b8:	e008      	b.n	800a9cc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a9ba:	f7fa fd75 	bl	80054a8 <HAL_GetTick>
 800a9be:	4602      	mov	r2, r0
 800a9c0:	693b      	ldr	r3, [r7, #16]
 800a9c2:	1ad3      	subs	r3, r2, r3
 800a9c4:	2b02      	cmp	r3, #2
 800a9c6:	d901      	bls.n	800a9cc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800a9c8:	2303      	movs	r3, #3
 800a9ca:	e105      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a9cc:	4b5a      	ldr	r3, [pc, #360]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a9ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a9d2:	f003 0302 	and.w	r3, r3, #2
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d1ef      	bne.n	800a9ba <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	f000 80f9 	beq.w	800abd6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9e8:	2b02      	cmp	r3, #2
 800a9ea:	f040 80cf 	bne.w	800ab8c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800a9ee:	4b52      	ldr	r3, [pc, #328]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800a9f0:	68db      	ldr	r3, [r3, #12]
 800a9f2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a9f4:	697b      	ldr	r3, [r7, #20]
 800a9f6:	f003 0203 	and.w	r2, r3, #3
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9fe:	429a      	cmp	r2, r3
 800aa00:	d12c      	bne.n	800aa5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa0c:	3b01      	subs	r3, #1
 800aa0e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa10:	429a      	cmp	r2, r3
 800aa12:	d123      	bne.n	800aa5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800aa14:	697b      	ldr	r3, [r7, #20]
 800aa16:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa1e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d11b      	bne.n	800aa5c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa2e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800aa30:	429a      	cmp	r2, r3
 800aa32:	d113      	bne.n	800aa5c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800aa34:	697b      	ldr	r3, [r7, #20]
 800aa36:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa3e:	085b      	lsrs	r3, r3, #1
 800aa40:	3b01      	subs	r3, #1
 800aa42:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800aa44:	429a      	cmp	r2, r3
 800aa46:	d109      	bne.n	800aa5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800aa48:	697b      	ldr	r3, [r7, #20]
 800aa4a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa52:	085b      	lsrs	r3, r3, #1
 800aa54:	3b01      	subs	r3, #1
 800aa56:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800aa58:	429a      	cmp	r2, r3
 800aa5a:	d071      	beq.n	800ab40 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800aa5c:	69bb      	ldr	r3, [r7, #24]
 800aa5e:	2b0c      	cmp	r3, #12
 800aa60:	d068      	beq.n	800ab34 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800aa62:	4b35      	ldr	r3, [pc, #212]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d105      	bne.n	800aa7a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800aa6e:	4b32      	ldr	r3, [pc, #200]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d001      	beq.n	800aa7e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	e0ac      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800aa7e:	4b2e      	ldr	r3, [pc, #184]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	4a2d      	ldr	r2, [pc, #180]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800aa84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aa88:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800aa8a:	f7fa fd0d 	bl	80054a8 <HAL_GetTick>
 800aa8e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa90:	e008      	b.n	800aaa4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa92:	f7fa fd09 	bl	80054a8 <HAL_GetTick>
 800aa96:	4602      	mov	r2, r0
 800aa98:	693b      	ldr	r3, [r7, #16]
 800aa9a:	1ad3      	subs	r3, r2, r3
 800aa9c:	2b02      	cmp	r3, #2
 800aa9e:	d901      	bls.n	800aaa4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800aaa0:	2303      	movs	r3, #3
 800aaa2:	e099      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aaa4:	4b24      	ldr	r3, [pc, #144]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d1f0      	bne.n	800aa92 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800aab0:	4b21      	ldr	r3, [pc, #132]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800aab2:	68da      	ldr	r2, [r3, #12]
 800aab4:	4b21      	ldr	r3, [pc, #132]	@ (800ab3c <HAL_RCC_OscConfig+0x788>)
 800aab6:	4013      	ands	r3, r2
 800aab8:	687a      	ldr	r2, [r7, #4]
 800aaba:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800aabc:	687a      	ldr	r2, [r7, #4]
 800aabe:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800aac0:	3a01      	subs	r2, #1
 800aac2:	0112      	lsls	r2, r2, #4
 800aac4:	4311      	orrs	r1, r2
 800aac6:	687a      	ldr	r2, [r7, #4]
 800aac8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800aaca:	0212      	lsls	r2, r2, #8
 800aacc:	4311      	orrs	r1, r2
 800aace:	687a      	ldr	r2, [r7, #4]
 800aad0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800aad2:	0852      	lsrs	r2, r2, #1
 800aad4:	3a01      	subs	r2, #1
 800aad6:	0552      	lsls	r2, r2, #21
 800aad8:	4311      	orrs	r1, r2
 800aada:	687a      	ldr	r2, [r7, #4]
 800aadc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800aade:	0852      	lsrs	r2, r2, #1
 800aae0:	3a01      	subs	r2, #1
 800aae2:	0652      	lsls	r2, r2, #25
 800aae4:	4311      	orrs	r1, r2
 800aae6:	687a      	ldr	r2, [r7, #4]
 800aae8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800aaea:	06d2      	lsls	r2, r2, #27
 800aaec:	430a      	orrs	r2, r1
 800aaee:	4912      	ldr	r1, [pc, #72]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800aaf0:	4313      	orrs	r3, r2
 800aaf2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800aaf4:	4b10      	ldr	r3, [pc, #64]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	4a0f      	ldr	r2, [pc, #60]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800aafa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800aafe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ab00:	4b0d      	ldr	r3, [pc, #52]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800ab02:	68db      	ldr	r3, [r3, #12]
 800ab04:	4a0c      	ldr	r2, [pc, #48]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800ab06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ab0a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800ab0c:	f7fa fccc 	bl	80054a8 <HAL_GetTick>
 800ab10:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ab12:	e008      	b.n	800ab26 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab14:	f7fa fcc8 	bl	80054a8 <HAL_GetTick>
 800ab18:	4602      	mov	r2, r0
 800ab1a:	693b      	ldr	r3, [r7, #16]
 800ab1c:	1ad3      	subs	r3, r2, r3
 800ab1e:	2b02      	cmp	r3, #2
 800ab20:	d901      	bls.n	800ab26 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800ab22:	2303      	movs	r3, #3
 800ab24:	e058      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ab26:	4b04      	ldr	r3, [pc, #16]	@ (800ab38 <HAL_RCC_OscConfig+0x784>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d0f0      	beq.n	800ab14 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ab32:	e050      	b.n	800abd6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800ab34:	2301      	movs	r3, #1
 800ab36:	e04f      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
 800ab38:	40021000 	.word	0x40021000
 800ab3c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ab40:	4b27      	ldr	r3, [pc, #156]	@ (800abe0 <HAL_RCC_OscConfig+0x82c>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d144      	bne.n	800abd6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800ab4c:	4b24      	ldr	r3, [pc, #144]	@ (800abe0 <HAL_RCC_OscConfig+0x82c>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	4a23      	ldr	r2, [pc, #140]	@ (800abe0 <HAL_RCC_OscConfig+0x82c>)
 800ab52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ab56:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ab58:	4b21      	ldr	r3, [pc, #132]	@ (800abe0 <HAL_RCC_OscConfig+0x82c>)
 800ab5a:	68db      	ldr	r3, [r3, #12]
 800ab5c:	4a20      	ldr	r2, [pc, #128]	@ (800abe0 <HAL_RCC_OscConfig+0x82c>)
 800ab5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ab62:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ab64:	f7fa fca0 	bl	80054a8 <HAL_GetTick>
 800ab68:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ab6a:	e008      	b.n	800ab7e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab6c:	f7fa fc9c 	bl	80054a8 <HAL_GetTick>
 800ab70:	4602      	mov	r2, r0
 800ab72:	693b      	ldr	r3, [r7, #16]
 800ab74:	1ad3      	subs	r3, r2, r3
 800ab76:	2b02      	cmp	r3, #2
 800ab78:	d901      	bls.n	800ab7e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800ab7a:	2303      	movs	r3, #3
 800ab7c:	e02c      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ab7e:	4b18      	ldr	r3, [pc, #96]	@ (800abe0 <HAL_RCC_OscConfig+0x82c>)
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d0f0      	beq.n	800ab6c <HAL_RCC_OscConfig+0x7b8>
 800ab8a:	e024      	b.n	800abd6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ab8c:	69bb      	ldr	r3, [r7, #24]
 800ab8e:	2b0c      	cmp	r3, #12
 800ab90:	d01f      	beq.n	800abd2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ab92:	4b13      	ldr	r3, [pc, #76]	@ (800abe0 <HAL_RCC_OscConfig+0x82c>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	4a12      	ldr	r2, [pc, #72]	@ (800abe0 <HAL_RCC_OscConfig+0x82c>)
 800ab98:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ab9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab9e:	f7fa fc83 	bl	80054a8 <HAL_GetTick>
 800aba2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aba4:	e008      	b.n	800abb8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aba6:	f7fa fc7f 	bl	80054a8 <HAL_GetTick>
 800abaa:	4602      	mov	r2, r0
 800abac:	693b      	ldr	r3, [r7, #16]
 800abae:	1ad3      	subs	r3, r2, r3
 800abb0:	2b02      	cmp	r3, #2
 800abb2:	d901      	bls.n	800abb8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800abb4:	2303      	movs	r3, #3
 800abb6:	e00f      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800abb8:	4b09      	ldr	r3, [pc, #36]	@ (800abe0 <HAL_RCC_OscConfig+0x82c>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d1f0      	bne.n	800aba6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800abc4:	4b06      	ldr	r3, [pc, #24]	@ (800abe0 <HAL_RCC_OscConfig+0x82c>)
 800abc6:	68da      	ldr	r2, [r3, #12]
 800abc8:	4905      	ldr	r1, [pc, #20]	@ (800abe0 <HAL_RCC_OscConfig+0x82c>)
 800abca:	4b06      	ldr	r3, [pc, #24]	@ (800abe4 <HAL_RCC_OscConfig+0x830>)
 800abcc:	4013      	ands	r3, r2
 800abce:	60cb      	str	r3, [r1, #12]
 800abd0:	e001      	b.n	800abd6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800abd2:	2301      	movs	r3, #1
 800abd4:	e000      	b.n	800abd8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800abd6:	2300      	movs	r3, #0
}
 800abd8:	4618      	mov	r0, r3
 800abda:	3720      	adds	r7, #32
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd80      	pop	{r7, pc}
 800abe0:	40021000 	.word	0x40021000
 800abe4:	feeefffc 	.word	0xfeeefffc

0800abe8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b084      	sub	sp, #16
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
 800abf0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d101      	bne.n	800abfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800abf8:	2301      	movs	r3, #1
 800abfa:	e0e7      	b.n	800adcc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800abfc:	4b75      	ldr	r3, [pc, #468]	@ (800add4 <HAL_RCC_ClockConfig+0x1ec>)
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f003 0307 	and.w	r3, r3, #7
 800ac04:	683a      	ldr	r2, [r7, #0]
 800ac06:	429a      	cmp	r2, r3
 800ac08:	d910      	bls.n	800ac2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ac0a:	4b72      	ldr	r3, [pc, #456]	@ (800add4 <HAL_RCC_ClockConfig+0x1ec>)
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f023 0207 	bic.w	r2, r3, #7
 800ac12:	4970      	ldr	r1, [pc, #448]	@ (800add4 <HAL_RCC_ClockConfig+0x1ec>)
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	4313      	orrs	r3, r2
 800ac18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ac1a:	4b6e      	ldr	r3, [pc, #440]	@ (800add4 <HAL_RCC_ClockConfig+0x1ec>)
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	f003 0307 	and.w	r3, r3, #7
 800ac22:	683a      	ldr	r2, [r7, #0]
 800ac24:	429a      	cmp	r2, r3
 800ac26:	d001      	beq.n	800ac2c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ac28:	2301      	movs	r3, #1
 800ac2a:	e0cf      	b.n	800adcc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f003 0302 	and.w	r3, r3, #2
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d010      	beq.n	800ac5a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	689a      	ldr	r2, [r3, #8]
 800ac3c:	4b66      	ldr	r3, [pc, #408]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800ac3e:	689b      	ldr	r3, [r3, #8]
 800ac40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ac44:	429a      	cmp	r2, r3
 800ac46:	d908      	bls.n	800ac5a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ac48:	4b63      	ldr	r3, [pc, #396]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800ac4a:	689b      	ldr	r3, [r3, #8]
 800ac4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	689b      	ldr	r3, [r3, #8]
 800ac54:	4960      	ldr	r1, [pc, #384]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800ac56:	4313      	orrs	r3, r2
 800ac58:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f003 0301 	and.w	r3, r3, #1
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d04c      	beq.n	800ad00 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	685b      	ldr	r3, [r3, #4]
 800ac6a:	2b03      	cmp	r3, #3
 800ac6c:	d107      	bne.n	800ac7e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac6e:	4b5a      	ldr	r3, [pc, #360]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d121      	bne.n	800acbe <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	e0a6      	b.n	800adcc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	685b      	ldr	r3, [r3, #4]
 800ac82:	2b02      	cmp	r3, #2
 800ac84:	d107      	bne.n	800ac96 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ac86:	4b54      	ldr	r3, [pc, #336]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d115      	bne.n	800acbe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800ac92:	2301      	movs	r3, #1
 800ac94:	e09a      	b.n	800adcc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	685b      	ldr	r3, [r3, #4]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d107      	bne.n	800acae <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ac9e:	4b4e      	ldr	r3, [pc, #312]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f003 0302 	and.w	r3, r3, #2
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d109      	bne.n	800acbe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800acaa:	2301      	movs	r3, #1
 800acac:	e08e      	b.n	800adcc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800acae:	4b4a      	ldr	r3, [pc, #296]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d101      	bne.n	800acbe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800acba:	2301      	movs	r3, #1
 800acbc:	e086      	b.n	800adcc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800acbe:	4b46      	ldr	r3, [pc, #280]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800acc0:	689b      	ldr	r3, [r3, #8]
 800acc2:	f023 0203 	bic.w	r2, r3, #3
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	685b      	ldr	r3, [r3, #4]
 800acca:	4943      	ldr	r1, [pc, #268]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800accc:	4313      	orrs	r3, r2
 800acce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800acd0:	f7fa fbea 	bl	80054a8 <HAL_GetTick>
 800acd4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800acd6:	e00a      	b.n	800acee <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800acd8:	f7fa fbe6 	bl	80054a8 <HAL_GetTick>
 800acdc:	4602      	mov	r2, r0
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	1ad3      	subs	r3, r2, r3
 800ace2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ace6:	4293      	cmp	r3, r2
 800ace8:	d901      	bls.n	800acee <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800acea:	2303      	movs	r3, #3
 800acec:	e06e      	b.n	800adcc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800acee:	4b3a      	ldr	r3, [pc, #232]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800acf0:	689b      	ldr	r3, [r3, #8]
 800acf2:	f003 020c 	and.w	r2, r3, #12
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	685b      	ldr	r3, [r3, #4]
 800acfa:	009b      	lsls	r3, r3, #2
 800acfc:	429a      	cmp	r2, r3
 800acfe:	d1eb      	bne.n	800acd8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f003 0302 	and.w	r3, r3, #2
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d010      	beq.n	800ad2e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	689a      	ldr	r2, [r3, #8]
 800ad10:	4b31      	ldr	r3, [pc, #196]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800ad12:	689b      	ldr	r3, [r3, #8]
 800ad14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ad18:	429a      	cmp	r2, r3
 800ad1a:	d208      	bcs.n	800ad2e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ad1c:	4b2e      	ldr	r3, [pc, #184]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800ad1e:	689b      	ldr	r3, [r3, #8]
 800ad20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	689b      	ldr	r3, [r3, #8]
 800ad28:	492b      	ldr	r1, [pc, #172]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800ad2a:	4313      	orrs	r3, r2
 800ad2c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800ad2e:	4b29      	ldr	r3, [pc, #164]	@ (800add4 <HAL_RCC_ClockConfig+0x1ec>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	f003 0307 	and.w	r3, r3, #7
 800ad36:	683a      	ldr	r2, [r7, #0]
 800ad38:	429a      	cmp	r2, r3
 800ad3a:	d210      	bcs.n	800ad5e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad3c:	4b25      	ldr	r3, [pc, #148]	@ (800add4 <HAL_RCC_ClockConfig+0x1ec>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	f023 0207 	bic.w	r2, r3, #7
 800ad44:	4923      	ldr	r1, [pc, #140]	@ (800add4 <HAL_RCC_ClockConfig+0x1ec>)
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	4313      	orrs	r3, r2
 800ad4a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad4c:	4b21      	ldr	r3, [pc, #132]	@ (800add4 <HAL_RCC_ClockConfig+0x1ec>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f003 0307 	and.w	r3, r3, #7
 800ad54:	683a      	ldr	r2, [r7, #0]
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d001      	beq.n	800ad5e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	e036      	b.n	800adcc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	f003 0304 	and.w	r3, r3, #4
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d008      	beq.n	800ad7c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ad6a:	4b1b      	ldr	r3, [pc, #108]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	68db      	ldr	r3, [r3, #12]
 800ad76:	4918      	ldr	r1, [pc, #96]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800ad78:	4313      	orrs	r3, r2
 800ad7a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	f003 0308 	and.w	r3, r3, #8
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d009      	beq.n	800ad9c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ad88:	4b13      	ldr	r3, [pc, #76]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800ad8a:	689b      	ldr	r3, [r3, #8]
 800ad8c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	691b      	ldr	r3, [r3, #16]
 800ad94:	00db      	lsls	r3, r3, #3
 800ad96:	4910      	ldr	r1, [pc, #64]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800ad98:	4313      	orrs	r3, r2
 800ad9a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ad9c:	f000 f824 	bl	800ade8 <HAL_RCC_GetSysClockFreq>
 800ada0:	4602      	mov	r2, r0
 800ada2:	4b0d      	ldr	r3, [pc, #52]	@ (800add8 <HAL_RCC_ClockConfig+0x1f0>)
 800ada4:	689b      	ldr	r3, [r3, #8]
 800ada6:	091b      	lsrs	r3, r3, #4
 800ada8:	f003 030f 	and.w	r3, r3, #15
 800adac:	490b      	ldr	r1, [pc, #44]	@ (800addc <HAL_RCC_ClockConfig+0x1f4>)
 800adae:	5ccb      	ldrb	r3, [r1, r3]
 800adb0:	f003 031f 	and.w	r3, r3, #31
 800adb4:	fa22 f303 	lsr.w	r3, r2, r3
 800adb8:	4a09      	ldr	r2, [pc, #36]	@ (800ade0 <HAL_RCC_ClockConfig+0x1f8>)
 800adba:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800adbc:	4b09      	ldr	r3, [pc, #36]	@ (800ade4 <HAL_RCC_ClockConfig+0x1fc>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	4618      	mov	r0, r3
 800adc2:	f7fa fb21 	bl	8005408 <HAL_InitTick>
 800adc6:	4603      	mov	r3, r0
 800adc8:	72fb      	strb	r3, [r7, #11]

  return status;
 800adca:	7afb      	ldrb	r3, [r7, #11]
}
 800adcc:	4618      	mov	r0, r3
 800adce:	3710      	adds	r7, #16
 800add0:	46bd      	mov	sp, r7
 800add2:	bd80      	pop	{r7, pc}
 800add4:	40022000 	.word	0x40022000
 800add8:	40021000 	.word	0x40021000
 800addc:	0800d7e0 	.word	0x0800d7e0
 800ade0:	20000398 	.word	0x20000398
 800ade4:	2000039c 	.word	0x2000039c

0800ade8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ade8:	b480      	push	{r7}
 800adea:	b089      	sub	sp, #36	@ 0x24
 800adec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800adee:	2300      	movs	r3, #0
 800adf0:	61fb      	str	r3, [r7, #28]
 800adf2:	2300      	movs	r3, #0
 800adf4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800adf6:	4b3e      	ldr	r3, [pc, #248]	@ (800aef0 <HAL_RCC_GetSysClockFreq+0x108>)
 800adf8:	689b      	ldr	r3, [r3, #8]
 800adfa:	f003 030c 	and.w	r3, r3, #12
 800adfe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ae00:	4b3b      	ldr	r3, [pc, #236]	@ (800aef0 <HAL_RCC_GetSysClockFreq+0x108>)
 800ae02:	68db      	ldr	r3, [r3, #12]
 800ae04:	f003 0303 	and.w	r3, r3, #3
 800ae08:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800ae0a:	693b      	ldr	r3, [r7, #16]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d005      	beq.n	800ae1c <HAL_RCC_GetSysClockFreq+0x34>
 800ae10:	693b      	ldr	r3, [r7, #16]
 800ae12:	2b0c      	cmp	r3, #12
 800ae14:	d121      	bne.n	800ae5a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	2b01      	cmp	r3, #1
 800ae1a:	d11e      	bne.n	800ae5a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800ae1c:	4b34      	ldr	r3, [pc, #208]	@ (800aef0 <HAL_RCC_GetSysClockFreq+0x108>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	f003 0308 	and.w	r3, r3, #8
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d107      	bne.n	800ae38 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800ae28:	4b31      	ldr	r3, [pc, #196]	@ (800aef0 <HAL_RCC_GetSysClockFreq+0x108>)
 800ae2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ae2e:	0a1b      	lsrs	r3, r3, #8
 800ae30:	f003 030f 	and.w	r3, r3, #15
 800ae34:	61fb      	str	r3, [r7, #28]
 800ae36:	e005      	b.n	800ae44 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800ae38:	4b2d      	ldr	r3, [pc, #180]	@ (800aef0 <HAL_RCC_GetSysClockFreq+0x108>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	091b      	lsrs	r3, r3, #4
 800ae3e:	f003 030f 	and.w	r3, r3, #15
 800ae42:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800ae44:	4a2b      	ldr	r2, [pc, #172]	@ (800aef4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800ae46:	69fb      	ldr	r3, [r7, #28]
 800ae48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae4c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800ae4e:	693b      	ldr	r3, [r7, #16]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d10d      	bne.n	800ae70 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800ae54:	69fb      	ldr	r3, [r7, #28]
 800ae56:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800ae58:	e00a      	b.n	800ae70 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800ae5a:	693b      	ldr	r3, [r7, #16]
 800ae5c:	2b04      	cmp	r3, #4
 800ae5e:	d102      	bne.n	800ae66 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800ae60:	4b25      	ldr	r3, [pc, #148]	@ (800aef8 <HAL_RCC_GetSysClockFreq+0x110>)
 800ae62:	61bb      	str	r3, [r7, #24]
 800ae64:	e004      	b.n	800ae70 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800ae66:	693b      	ldr	r3, [r7, #16]
 800ae68:	2b08      	cmp	r3, #8
 800ae6a:	d101      	bne.n	800ae70 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ae6c:	4b23      	ldr	r3, [pc, #140]	@ (800aefc <HAL_RCC_GetSysClockFreq+0x114>)
 800ae6e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	2b0c      	cmp	r3, #12
 800ae74:	d134      	bne.n	800aee0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ae76:	4b1e      	ldr	r3, [pc, #120]	@ (800aef0 <HAL_RCC_GetSysClockFreq+0x108>)
 800ae78:	68db      	ldr	r3, [r3, #12]
 800ae7a:	f003 0303 	and.w	r3, r3, #3
 800ae7e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ae80:	68bb      	ldr	r3, [r7, #8]
 800ae82:	2b02      	cmp	r3, #2
 800ae84:	d003      	beq.n	800ae8e <HAL_RCC_GetSysClockFreq+0xa6>
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	2b03      	cmp	r3, #3
 800ae8a:	d003      	beq.n	800ae94 <HAL_RCC_GetSysClockFreq+0xac>
 800ae8c:	e005      	b.n	800ae9a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800ae8e:	4b1a      	ldr	r3, [pc, #104]	@ (800aef8 <HAL_RCC_GetSysClockFreq+0x110>)
 800ae90:	617b      	str	r3, [r7, #20]
      break;
 800ae92:	e005      	b.n	800aea0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800ae94:	4b19      	ldr	r3, [pc, #100]	@ (800aefc <HAL_RCC_GetSysClockFreq+0x114>)
 800ae96:	617b      	str	r3, [r7, #20]
      break;
 800ae98:	e002      	b.n	800aea0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800ae9a:	69fb      	ldr	r3, [r7, #28]
 800ae9c:	617b      	str	r3, [r7, #20]
      break;
 800ae9e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800aea0:	4b13      	ldr	r3, [pc, #76]	@ (800aef0 <HAL_RCC_GetSysClockFreq+0x108>)
 800aea2:	68db      	ldr	r3, [r3, #12]
 800aea4:	091b      	lsrs	r3, r3, #4
 800aea6:	f003 0307 	and.w	r3, r3, #7
 800aeaa:	3301      	adds	r3, #1
 800aeac:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800aeae:	4b10      	ldr	r3, [pc, #64]	@ (800aef0 <HAL_RCC_GetSysClockFreq+0x108>)
 800aeb0:	68db      	ldr	r3, [r3, #12]
 800aeb2:	0a1b      	lsrs	r3, r3, #8
 800aeb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aeb8:	697a      	ldr	r2, [r7, #20]
 800aeba:	fb03 f202 	mul.w	r2, r3, r2
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	fbb2 f3f3 	udiv	r3, r2, r3
 800aec4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800aec6:	4b0a      	ldr	r3, [pc, #40]	@ (800aef0 <HAL_RCC_GetSysClockFreq+0x108>)
 800aec8:	68db      	ldr	r3, [r3, #12]
 800aeca:	0e5b      	lsrs	r3, r3, #25
 800aecc:	f003 0303 	and.w	r3, r3, #3
 800aed0:	3301      	adds	r3, #1
 800aed2:	005b      	lsls	r3, r3, #1
 800aed4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800aed6:	697a      	ldr	r2, [r7, #20]
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	fbb2 f3f3 	udiv	r3, r2, r3
 800aede:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800aee0:	69bb      	ldr	r3, [r7, #24]
}
 800aee2:	4618      	mov	r0, r3
 800aee4:	3724      	adds	r7, #36	@ 0x24
 800aee6:	46bd      	mov	sp, r7
 800aee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeec:	4770      	bx	lr
 800aeee:	bf00      	nop
 800aef0:	40021000 	.word	0x40021000
 800aef4:	0800d7f8 	.word	0x0800d7f8
 800aef8:	00f42400 	.word	0x00f42400
 800aefc:	007a1200 	.word	0x007a1200

0800af00 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800af00:	b480      	push	{r7}
 800af02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800af04:	4b03      	ldr	r3, [pc, #12]	@ (800af14 <HAL_RCC_GetHCLKFreq+0x14>)
 800af06:	681b      	ldr	r3, [r3, #0]
}
 800af08:	4618      	mov	r0, r3
 800af0a:	46bd      	mov	sp, r7
 800af0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af10:	4770      	bx	lr
 800af12:	bf00      	nop
 800af14:	20000398 	.word	0x20000398

0800af18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800af1c:	f7ff fff0 	bl	800af00 <HAL_RCC_GetHCLKFreq>
 800af20:	4602      	mov	r2, r0
 800af22:	4b06      	ldr	r3, [pc, #24]	@ (800af3c <HAL_RCC_GetPCLK1Freq+0x24>)
 800af24:	689b      	ldr	r3, [r3, #8]
 800af26:	0a1b      	lsrs	r3, r3, #8
 800af28:	f003 0307 	and.w	r3, r3, #7
 800af2c:	4904      	ldr	r1, [pc, #16]	@ (800af40 <HAL_RCC_GetPCLK1Freq+0x28>)
 800af2e:	5ccb      	ldrb	r3, [r1, r3]
 800af30:	f003 031f 	and.w	r3, r3, #31
 800af34:	fa22 f303 	lsr.w	r3, r2, r3
}
 800af38:	4618      	mov	r0, r3
 800af3a:	bd80      	pop	{r7, pc}
 800af3c:	40021000 	.word	0x40021000
 800af40:	0800d7f0 	.word	0x0800d7f0

0800af44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800af48:	f7ff ffda 	bl	800af00 <HAL_RCC_GetHCLKFreq>
 800af4c:	4602      	mov	r2, r0
 800af4e:	4b06      	ldr	r3, [pc, #24]	@ (800af68 <HAL_RCC_GetPCLK2Freq+0x24>)
 800af50:	689b      	ldr	r3, [r3, #8]
 800af52:	0adb      	lsrs	r3, r3, #11
 800af54:	f003 0307 	and.w	r3, r3, #7
 800af58:	4904      	ldr	r1, [pc, #16]	@ (800af6c <HAL_RCC_GetPCLK2Freq+0x28>)
 800af5a:	5ccb      	ldrb	r3, [r1, r3]
 800af5c:	f003 031f 	and.w	r3, r3, #31
 800af60:	fa22 f303 	lsr.w	r3, r2, r3
}
 800af64:	4618      	mov	r0, r3
 800af66:	bd80      	pop	{r7, pc}
 800af68:	40021000 	.word	0x40021000
 800af6c:	0800d7f0 	.word	0x0800d7f0

0800af70 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b086      	sub	sp, #24
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800af78:	2300      	movs	r3, #0
 800af7a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800af7c:	4b2a      	ldr	r3, [pc, #168]	@ (800b028 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800af7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800af84:	2b00      	cmp	r3, #0
 800af86:	d003      	beq.n	800af90 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800af88:	f7ff f968 	bl	800a25c <HAL_PWREx_GetVoltageRange>
 800af8c:	6178      	str	r0, [r7, #20]
 800af8e:	e014      	b.n	800afba <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800af90:	4b25      	ldr	r3, [pc, #148]	@ (800b028 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800af92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af94:	4a24      	ldr	r2, [pc, #144]	@ (800b028 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800af96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800af9a:	6593      	str	r3, [r2, #88]	@ 0x58
 800af9c:	4b22      	ldr	r3, [pc, #136]	@ (800b028 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800af9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afa0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800afa4:	60fb      	str	r3, [r7, #12]
 800afa6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800afa8:	f7ff f958 	bl	800a25c <HAL_PWREx_GetVoltageRange>
 800afac:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800afae:	4b1e      	ldr	r3, [pc, #120]	@ (800b028 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800afb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afb2:	4a1d      	ldr	r2, [pc, #116]	@ (800b028 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800afb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800afb8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800afc0:	d10b      	bne.n	800afda <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2b80      	cmp	r3, #128	@ 0x80
 800afc6:	d919      	bls.n	800affc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2ba0      	cmp	r3, #160	@ 0xa0
 800afcc:	d902      	bls.n	800afd4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800afce:	2302      	movs	r3, #2
 800afd0:	613b      	str	r3, [r7, #16]
 800afd2:	e013      	b.n	800affc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800afd4:	2301      	movs	r3, #1
 800afd6:	613b      	str	r3, [r7, #16]
 800afd8:	e010      	b.n	800affc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2b80      	cmp	r3, #128	@ 0x80
 800afde:	d902      	bls.n	800afe6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800afe0:	2303      	movs	r3, #3
 800afe2:	613b      	str	r3, [r7, #16]
 800afe4:	e00a      	b.n	800affc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	2b80      	cmp	r3, #128	@ 0x80
 800afea:	d102      	bne.n	800aff2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800afec:	2302      	movs	r3, #2
 800afee:	613b      	str	r3, [r7, #16]
 800aff0:	e004      	b.n	800affc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	2b70      	cmp	r3, #112	@ 0x70
 800aff6:	d101      	bne.n	800affc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800aff8:	2301      	movs	r3, #1
 800affa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800affc:	4b0b      	ldr	r3, [pc, #44]	@ (800b02c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	f023 0207 	bic.w	r2, r3, #7
 800b004:	4909      	ldr	r1, [pc, #36]	@ (800b02c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b006:	693b      	ldr	r3, [r7, #16]
 800b008:	4313      	orrs	r3, r2
 800b00a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800b00c:	4b07      	ldr	r3, [pc, #28]	@ (800b02c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f003 0307 	and.w	r3, r3, #7
 800b014:	693a      	ldr	r2, [r7, #16]
 800b016:	429a      	cmp	r2, r3
 800b018:	d001      	beq.n	800b01e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800b01a:	2301      	movs	r3, #1
 800b01c:	e000      	b.n	800b020 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800b01e:	2300      	movs	r3, #0
}
 800b020:	4618      	mov	r0, r3
 800b022:	3718      	adds	r7, #24
 800b024:	46bd      	mov	sp, r7
 800b026:	bd80      	pop	{r7, pc}
 800b028:	40021000 	.word	0x40021000
 800b02c:	40022000 	.word	0x40022000

0800b030 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b086      	sub	sp, #24
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b038:	2300      	movs	r3, #0
 800b03a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b03c:	2300      	movs	r3, #0
 800b03e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d041      	beq.n	800b0d0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b050:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b054:	d02a      	beq.n	800b0ac <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800b056:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b05a:	d824      	bhi.n	800b0a6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b05c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b060:	d008      	beq.n	800b074 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b062:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b066:	d81e      	bhi.n	800b0a6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d00a      	beq.n	800b082 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800b06c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b070:	d010      	beq.n	800b094 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b072:	e018      	b.n	800b0a6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b074:	4b86      	ldr	r3, [pc, #536]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b076:	68db      	ldr	r3, [r3, #12]
 800b078:	4a85      	ldr	r2, [pc, #532]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b07a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b07e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b080:	e015      	b.n	800b0ae <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	3304      	adds	r3, #4
 800b086:	2100      	movs	r1, #0
 800b088:	4618      	mov	r0, r3
 800b08a:	f000 facd 	bl	800b628 <RCCEx_PLLSAI1_Config>
 800b08e:	4603      	mov	r3, r0
 800b090:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b092:	e00c      	b.n	800b0ae <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	3320      	adds	r3, #32
 800b098:	2100      	movs	r1, #0
 800b09a:	4618      	mov	r0, r3
 800b09c:	f000 fbb6 	bl	800b80c <RCCEx_PLLSAI2_Config>
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b0a4:	e003      	b.n	800b0ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b0a6:	2301      	movs	r3, #1
 800b0a8:	74fb      	strb	r3, [r7, #19]
      break;
 800b0aa:	e000      	b.n	800b0ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800b0ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b0ae:	7cfb      	ldrb	r3, [r7, #19]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d10b      	bne.n	800b0cc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b0b4:	4b76      	ldr	r3, [pc, #472]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b0b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0ba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b0c2:	4973      	ldr	r1, [pc, #460]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b0c4:	4313      	orrs	r3, r2
 800b0c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800b0ca:	e001      	b.n	800b0d0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0cc:	7cfb      	ldrb	r3, [r7, #19]
 800b0ce:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d041      	beq.n	800b160 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b0e0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b0e4:	d02a      	beq.n	800b13c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800b0e6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b0ea:	d824      	bhi.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800b0ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b0f0:	d008      	beq.n	800b104 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b0f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b0f6:	d81e      	bhi.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d00a      	beq.n	800b112 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800b0fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b100:	d010      	beq.n	800b124 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800b102:	e018      	b.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b104:	4b62      	ldr	r3, [pc, #392]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b106:	68db      	ldr	r3, [r3, #12]
 800b108:	4a61      	ldr	r2, [pc, #388]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b10a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b10e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b110:	e015      	b.n	800b13e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	3304      	adds	r3, #4
 800b116:	2100      	movs	r1, #0
 800b118:	4618      	mov	r0, r3
 800b11a:	f000 fa85 	bl	800b628 <RCCEx_PLLSAI1_Config>
 800b11e:	4603      	mov	r3, r0
 800b120:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b122:	e00c      	b.n	800b13e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	3320      	adds	r3, #32
 800b128:	2100      	movs	r1, #0
 800b12a:	4618      	mov	r0, r3
 800b12c:	f000 fb6e 	bl	800b80c <RCCEx_PLLSAI2_Config>
 800b130:	4603      	mov	r3, r0
 800b132:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b134:	e003      	b.n	800b13e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b136:	2301      	movs	r3, #1
 800b138:	74fb      	strb	r3, [r7, #19]
      break;
 800b13a:	e000      	b.n	800b13e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800b13c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b13e:	7cfb      	ldrb	r3, [r7, #19]
 800b140:	2b00      	cmp	r3, #0
 800b142:	d10b      	bne.n	800b15c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b144:	4b52      	ldr	r3, [pc, #328]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b14a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b152:	494f      	ldr	r1, [pc, #316]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b154:	4313      	orrs	r3, r2
 800b156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800b15a:	e001      	b.n	800b160 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b15c:	7cfb      	ldrb	r3, [r7, #19]
 800b15e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b168:	2b00      	cmp	r3, #0
 800b16a:	f000 80a0 	beq.w	800b2ae <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b16e:	2300      	movs	r3, #0
 800b170:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b172:	4b47      	ldr	r3, [pc, #284]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d101      	bne.n	800b182 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800b17e:	2301      	movs	r3, #1
 800b180:	e000      	b.n	800b184 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800b182:	2300      	movs	r3, #0
 800b184:	2b00      	cmp	r3, #0
 800b186:	d00d      	beq.n	800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b188:	4b41      	ldr	r3, [pc, #260]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b18a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b18c:	4a40      	ldr	r2, [pc, #256]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b18e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b192:	6593      	str	r3, [r2, #88]	@ 0x58
 800b194:	4b3e      	ldr	r3, [pc, #248]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b196:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b198:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b19c:	60bb      	str	r3, [r7, #8]
 800b19e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b1a0:	2301      	movs	r3, #1
 800b1a2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b1a4:	4b3b      	ldr	r3, [pc, #236]	@ (800b294 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	4a3a      	ldr	r2, [pc, #232]	@ (800b294 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800b1aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b1ae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b1b0:	f7fa f97a 	bl	80054a8 <HAL_GetTick>
 800b1b4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b1b6:	e009      	b.n	800b1cc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b1b8:	f7fa f976 	bl	80054a8 <HAL_GetTick>
 800b1bc:	4602      	mov	r2, r0
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	1ad3      	subs	r3, r2, r3
 800b1c2:	2b02      	cmp	r3, #2
 800b1c4:	d902      	bls.n	800b1cc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800b1c6:	2303      	movs	r3, #3
 800b1c8:	74fb      	strb	r3, [r7, #19]
        break;
 800b1ca:	e005      	b.n	800b1d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b1cc:	4b31      	ldr	r3, [pc, #196]	@ (800b294 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d0ef      	beq.n	800b1b8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800b1d8:	7cfb      	ldrb	r3, [r7, #19]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d15c      	bne.n	800b298 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b1de:	4b2c      	ldr	r3, [pc, #176]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b1e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b1e8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b1ea:	697b      	ldr	r3, [r7, #20]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d01f      	beq.n	800b230 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1f6:	697a      	ldr	r2, [r7, #20]
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d019      	beq.n	800b230 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b1fc:	4b24      	ldr	r3, [pc, #144]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b1fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b202:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b206:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b208:	4b21      	ldr	r3, [pc, #132]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b20a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b20e:	4a20      	ldr	r2, [pc, #128]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b210:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b214:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b218:	4b1d      	ldr	r3, [pc, #116]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b21a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b21e:	4a1c      	ldr	r2, [pc, #112]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b220:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b224:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b228:	4a19      	ldr	r2, [pc, #100]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b22a:	697b      	ldr	r3, [r7, #20]
 800b22c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b230:	697b      	ldr	r3, [r7, #20]
 800b232:	f003 0301 	and.w	r3, r3, #1
 800b236:	2b00      	cmp	r3, #0
 800b238:	d016      	beq.n	800b268 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b23a:	f7fa f935 	bl	80054a8 <HAL_GetTick>
 800b23e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b240:	e00b      	b.n	800b25a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b242:	f7fa f931 	bl	80054a8 <HAL_GetTick>
 800b246:	4602      	mov	r2, r0
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	1ad3      	subs	r3, r2, r3
 800b24c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b250:	4293      	cmp	r3, r2
 800b252:	d902      	bls.n	800b25a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800b254:	2303      	movs	r3, #3
 800b256:	74fb      	strb	r3, [r7, #19]
            break;
 800b258:	e006      	b.n	800b268 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b25a:	4b0d      	ldr	r3, [pc, #52]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b25c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b260:	f003 0302 	and.w	r3, r3, #2
 800b264:	2b00      	cmp	r3, #0
 800b266:	d0ec      	beq.n	800b242 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800b268:	7cfb      	ldrb	r3, [r7, #19]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d10c      	bne.n	800b288 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b26e:	4b08      	ldr	r3, [pc, #32]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b274:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b27e:	4904      	ldr	r1, [pc, #16]	@ (800b290 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b280:	4313      	orrs	r3, r2
 800b282:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b286:	e009      	b.n	800b29c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b288:	7cfb      	ldrb	r3, [r7, #19]
 800b28a:	74bb      	strb	r3, [r7, #18]
 800b28c:	e006      	b.n	800b29c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800b28e:	bf00      	nop
 800b290:	40021000 	.word	0x40021000
 800b294:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b298:	7cfb      	ldrb	r3, [r7, #19]
 800b29a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b29c:	7c7b      	ldrb	r3, [r7, #17]
 800b29e:	2b01      	cmp	r3, #1
 800b2a0:	d105      	bne.n	800b2ae <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b2a2:	4ba6      	ldr	r3, [pc, #664]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b2a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2a6:	4aa5      	ldr	r2, [pc, #660]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b2a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b2ac:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	f003 0301 	and.w	r3, r3, #1
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d00a      	beq.n	800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b2ba:	4ba0      	ldr	r3, [pc, #640]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b2bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2c0:	f023 0203 	bic.w	r2, r3, #3
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2c8:	499c      	ldr	r1, [pc, #624]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b2ca:	4313      	orrs	r3, r2
 800b2cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	f003 0302 	and.w	r3, r3, #2
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d00a      	beq.n	800b2f2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b2dc:	4b97      	ldr	r3, [pc, #604]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b2de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2e2:	f023 020c 	bic.w	r2, r3, #12
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2ea:	4994      	ldr	r1, [pc, #592]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b2ec:	4313      	orrs	r3, r2
 800b2ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	f003 0304 	and.w	r3, r3, #4
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d00a      	beq.n	800b314 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b2fe:	4b8f      	ldr	r3, [pc, #572]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b304:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b30c:	498b      	ldr	r1, [pc, #556]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b30e:	4313      	orrs	r3, r2
 800b310:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	f003 0308 	and.w	r3, r3, #8
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d00a      	beq.n	800b336 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b320:	4b86      	ldr	r3, [pc, #536]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b326:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b32e:	4983      	ldr	r1, [pc, #524]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b330:	4313      	orrs	r3, r2
 800b332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	f003 0310 	and.w	r3, r3, #16
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d00a      	beq.n	800b358 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b342:	4b7e      	ldr	r3, [pc, #504]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b348:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b350:	497a      	ldr	r1, [pc, #488]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b352:	4313      	orrs	r3, r2
 800b354:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	f003 0320 	and.w	r3, r3, #32
 800b360:	2b00      	cmp	r3, #0
 800b362:	d00a      	beq.n	800b37a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b364:	4b75      	ldr	r3, [pc, #468]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b36a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b372:	4972      	ldr	r1, [pc, #456]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b374:	4313      	orrs	r3, r2
 800b376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b382:	2b00      	cmp	r3, #0
 800b384:	d00a      	beq.n	800b39c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b386:	4b6d      	ldr	r3, [pc, #436]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b38c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b394:	4969      	ldr	r1, [pc, #420]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b396:	4313      	orrs	r3, r2
 800b398:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d00a      	beq.n	800b3be <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b3a8:	4b64      	ldr	r3, [pc, #400]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b3aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b3b6:	4961      	ldr	r1, [pc, #388]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b3b8:	4313      	orrs	r3, r2
 800b3ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d00a      	beq.n	800b3e0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b3ca:	4b5c      	ldr	r3, [pc, #368]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b3cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3d0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3d8:	4958      	ldr	r1, [pc, #352]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b3da:	4313      	orrs	r3, r2
 800b3dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d00a      	beq.n	800b402 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b3ec:	4b53      	ldr	r3, [pc, #332]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b3ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3f2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3fa:	4950      	ldr	r1, [pc, #320]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b3fc:	4313      	orrs	r3, r2
 800b3fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d00a      	beq.n	800b424 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b40e:	4b4b      	ldr	r3, [pc, #300]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b414:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b41c:	4947      	ldr	r1, [pc, #284]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b41e:	4313      	orrs	r3, r2
 800b420:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d00a      	beq.n	800b446 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b430:	4b42      	ldr	r3, [pc, #264]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b432:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b436:	f023 0203 	bic.w	r2, r3, #3
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b43e:	493f      	ldr	r1, [pc, #252]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b440:	4313      	orrs	r3, r2
 800b442:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d028      	beq.n	800b4a4 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b452:	4b3a      	ldr	r3, [pc, #232]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b458:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b460:	4936      	ldr	r1, [pc, #216]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b462:	4313      	orrs	r3, r2
 800b464:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b46c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b470:	d106      	bne.n	800b480 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b472:	4b32      	ldr	r3, [pc, #200]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b474:	68db      	ldr	r3, [r3, #12]
 800b476:	4a31      	ldr	r2, [pc, #196]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b478:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b47c:	60d3      	str	r3, [r2, #12]
 800b47e:	e011      	b.n	800b4a4 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b484:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b488:	d10c      	bne.n	800b4a4 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	3304      	adds	r3, #4
 800b48e:	2101      	movs	r1, #1
 800b490:	4618      	mov	r0, r3
 800b492:	f000 f8c9 	bl	800b628 <RCCEx_PLLSAI1_Config>
 800b496:	4603      	mov	r3, r0
 800b498:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800b49a:	7cfb      	ldrb	r3, [r7, #19]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d001      	beq.n	800b4a4 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 800b4a0:	7cfb      	ldrb	r3, [r7, #19]
 800b4a2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d028      	beq.n	800b502 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800b4b0:	4b22      	ldr	r3, [pc, #136]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b4b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4be:	491f      	ldr	r1, [pc, #124]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b4c0:	4313      	orrs	r3, r2
 800b4c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b4ce:	d106      	bne.n	800b4de <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b4d0:	4b1a      	ldr	r3, [pc, #104]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b4d2:	68db      	ldr	r3, [r3, #12]
 800b4d4:	4a19      	ldr	r2, [pc, #100]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b4d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b4da:	60d3      	str	r3, [r2, #12]
 800b4dc:	e011      	b.n	800b502 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b4e6:	d10c      	bne.n	800b502 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	3304      	adds	r3, #4
 800b4ec:	2101      	movs	r1, #1
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	f000 f89a 	bl	800b628 <RCCEx_PLLSAI1_Config>
 800b4f4:	4603      	mov	r3, r0
 800b4f6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b4f8:	7cfb      	ldrb	r3, [r7, #19]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d001      	beq.n	800b502 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800b4fe:	7cfb      	ldrb	r3, [r7, #19]
 800b500:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d02a      	beq.n	800b564 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b50e:	4b0b      	ldr	r3, [pc, #44]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b514:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b51c:	4907      	ldr	r1, [pc, #28]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b51e:	4313      	orrs	r3, r2
 800b520:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b528:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b52c:	d108      	bne.n	800b540 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b52e:	4b03      	ldr	r3, [pc, #12]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b530:	68db      	ldr	r3, [r3, #12]
 800b532:	4a02      	ldr	r2, [pc, #8]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b534:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b538:	60d3      	str	r3, [r2, #12]
 800b53a:	e013      	b.n	800b564 <HAL_RCCEx_PeriphCLKConfig+0x534>
 800b53c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b544:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b548:	d10c      	bne.n	800b564 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	3304      	adds	r3, #4
 800b54e:	2101      	movs	r1, #1
 800b550:	4618      	mov	r0, r3
 800b552:	f000 f869 	bl	800b628 <RCCEx_PLLSAI1_Config>
 800b556:	4603      	mov	r3, r0
 800b558:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b55a:	7cfb      	ldrb	r3, [r7, #19]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d001      	beq.n	800b564 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 800b560:	7cfb      	ldrb	r3, [r7, #19]
 800b562:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d02f      	beq.n	800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b570:	4b2c      	ldr	r3, [pc, #176]	@ (800b624 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800b572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b576:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b57e:	4929      	ldr	r1, [pc, #164]	@ (800b624 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800b580:	4313      	orrs	r3, r2
 800b582:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b58a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b58e:	d10d      	bne.n	800b5ac <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	3304      	adds	r3, #4
 800b594:	2102      	movs	r1, #2
 800b596:	4618      	mov	r0, r3
 800b598:	f000 f846 	bl	800b628 <RCCEx_PLLSAI1_Config>
 800b59c:	4603      	mov	r3, r0
 800b59e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b5a0:	7cfb      	ldrb	r3, [r7, #19]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d014      	beq.n	800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800b5a6:	7cfb      	ldrb	r3, [r7, #19]
 800b5a8:	74bb      	strb	r3, [r7, #18]
 800b5aa:	e011      	b.n	800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b5b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b5b4:	d10c      	bne.n	800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	3320      	adds	r3, #32
 800b5ba:	2102      	movs	r1, #2
 800b5bc:	4618      	mov	r0, r3
 800b5be:	f000 f925 	bl	800b80c <RCCEx_PLLSAI2_Config>
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b5c6:	7cfb      	ldrb	r3, [r7, #19]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d001      	beq.n	800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800b5cc:	7cfb      	ldrb	r3, [r7, #19]
 800b5ce:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d00b      	beq.n	800b5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b5dc:	4b11      	ldr	r3, [pc, #68]	@ (800b624 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800b5de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b5e2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5ec:	490d      	ldr	r1, [pc, #52]	@ (800b624 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800b5ee:	4313      	orrs	r3, r2
 800b5f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d00b      	beq.n	800b618 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b600:	4b08      	ldr	r3, [pc, #32]	@ (800b624 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800b602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b606:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b610:	4904      	ldr	r1, [pc, #16]	@ (800b624 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800b612:	4313      	orrs	r3, r2
 800b614:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800b618:	7cbb      	ldrb	r3, [r7, #18]
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	3718      	adds	r7, #24
 800b61e:	46bd      	mov	sp, r7
 800b620:	bd80      	pop	{r7, pc}
 800b622:	bf00      	nop
 800b624:	40021000 	.word	0x40021000

0800b628 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b084      	sub	sp, #16
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
 800b630:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b632:	2300      	movs	r3, #0
 800b634:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b636:	4b74      	ldr	r3, [pc, #464]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b638:	68db      	ldr	r3, [r3, #12]
 800b63a:	f003 0303 	and.w	r3, r3, #3
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d018      	beq.n	800b674 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800b642:	4b71      	ldr	r3, [pc, #452]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b644:	68db      	ldr	r3, [r3, #12]
 800b646:	f003 0203 	and.w	r2, r3, #3
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	429a      	cmp	r2, r3
 800b650:	d10d      	bne.n	800b66e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
       ||
 800b656:	2b00      	cmp	r3, #0
 800b658:	d009      	beq.n	800b66e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800b65a:	4b6b      	ldr	r3, [pc, #428]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b65c:	68db      	ldr	r3, [r3, #12]
 800b65e:	091b      	lsrs	r3, r3, #4
 800b660:	f003 0307 	and.w	r3, r3, #7
 800b664:	1c5a      	adds	r2, r3, #1
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	685b      	ldr	r3, [r3, #4]
       ||
 800b66a:	429a      	cmp	r2, r3
 800b66c:	d047      	beq.n	800b6fe <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800b66e:	2301      	movs	r3, #1
 800b670:	73fb      	strb	r3, [r7, #15]
 800b672:	e044      	b.n	800b6fe <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	2b03      	cmp	r3, #3
 800b67a:	d018      	beq.n	800b6ae <RCCEx_PLLSAI1_Config+0x86>
 800b67c:	2b03      	cmp	r3, #3
 800b67e:	d825      	bhi.n	800b6cc <RCCEx_PLLSAI1_Config+0xa4>
 800b680:	2b01      	cmp	r3, #1
 800b682:	d002      	beq.n	800b68a <RCCEx_PLLSAI1_Config+0x62>
 800b684:	2b02      	cmp	r3, #2
 800b686:	d009      	beq.n	800b69c <RCCEx_PLLSAI1_Config+0x74>
 800b688:	e020      	b.n	800b6cc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b68a:	4b5f      	ldr	r3, [pc, #380]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	f003 0302 	and.w	r3, r3, #2
 800b692:	2b00      	cmp	r3, #0
 800b694:	d11d      	bne.n	800b6d2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800b696:	2301      	movs	r3, #1
 800b698:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b69a:	e01a      	b.n	800b6d2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b69c:	4b5a      	ldr	r3, [pc, #360]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d116      	bne.n	800b6d6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800b6a8:	2301      	movs	r3, #1
 800b6aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b6ac:	e013      	b.n	800b6d6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b6ae:	4b56      	ldr	r3, [pc, #344]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d10f      	bne.n	800b6da <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b6ba:	4b53      	ldr	r3, [pc, #332]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d109      	bne.n	800b6da <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800b6c6:	2301      	movs	r3, #1
 800b6c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b6ca:	e006      	b.n	800b6da <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800b6cc:	2301      	movs	r3, #1
 800b6ce:	73fb      	strb	r3, [r7, #15]
      break;
 800b6d0:	e004      	b.n	800b6dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b6d2:	bf00      	nop
 800b6d4:	e002      	b.n	800b6dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b6d6:	bf00      	nop
 800b6d8:	e000      	b.n	800b6dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b6da:	bf00      	nop
    }

    if(status == HAL_OK)
 800b6dc:	7bfb      	ldrb	r3, [r7, #15]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d10d      	bne.n	800b6fe <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b6e2:	4b49      	ldr	r3, [pc, #292]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b6e4:	68db      	ldr	r3, [r3, #12]
 800b6e6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	6819      	ldr	r1, [r3, #0]
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	685b      	ldr	r3, [r3, #4]
 800b6f2:	3b01      	subs	r3, #1
 800b6f4:	011b      	lsls	r3, r3, #4
 800b6f6:	430b      	orrs	r3, r1
 800b6f8:	4943      	ldr	r1, [pc, #268]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b6fa:	4313      	orrs	r3, r2
 800b6fc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b6fe:	7bfb      	ldrb	r3, [r7, #15]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d17c      	bne.n	800b7fe <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800b704:	4b40      	ldr	r3, [pc, #256]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4a3f      	ldr	r2, [pc, #252]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b70a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b70e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b710:	f7f9 feca 	bl	80054a8 <HAL_GetTick>
 800b714:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b716:	e009      	b.n	800b72c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b718:	f7f9 fec6 	bl	80054a8 <HAL_GetTick>
 800b71c:	4602      	mov	r2, r0
 800b71e:	68bb      	ldr	r3, [r7, #8]
 800b720:	1ad3      	subs	r3, r2, r3
 800b722:	2b02      	cmp	r3, #2
 800b724:	d902      	bls.n	800b72c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800b726:	2303      	movs	r3, #3
 800b728:	73fb      	strb	r3, [r7, #15]
        break;
 800b72a:	e005      	b.n	800b738 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b72c:	4b36      	ldr	r3, [pc, #216]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b734:	2b00      	cmp	r3, #0
 800b736:	d1ef      	bne.n	800b718 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800b738:	7bfb      	ldrb	r3, [r7, #15]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d15f      	bne.n	800b7fe <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	2b00      	cmp	r3, #0
 800b742:	d110      	bne.n	800b766 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b744:	4b30      	ldr	r3, [pc, #192]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b746:	691b      	ldr	r3, [r3, #16]
 800b748:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800b74c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b750:	687a      	ldr	r2, [r7, #4]
 800b752:	6892      	ldr	r2, [r2, #8]
 800b754:	0211      	lsls	r1, r2, #8
 800b756:	687a      	ldr	r2, [r7, #4]
 800b758:	68d2      	ldr	r2, [r2, #12]
 800b75a:	06d2      	lsls	r2, r2, #27
 800b75c:	430a      	orrs	r2, r1
 800b75e:	492a      	ldr	r1, [pc, #168]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b760:	4313      	orrs	r3, r2
 800b762:	610b      	str	r3, [r1, #16]
 800b764:	e027      	b.n	800b7b6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800b766:	683b      	ldr	r3, [r7, #0]
 800b768:	2b01      	cmp	r3, #1
 800b76a:	d112      	bne.n	800b792 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b76c:	4b26      	ldr	r3, [pc, #152]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b76e:	691b      	ldr	r3, [r3, #16]
 800b770:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800b774:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b778:	687a      	ldr	r2, [r7, #4]
 800b77a:	6892      	ldr	r2, [r2, #8]
 800b77c:	0211      	lsls	r1, r2, #8
 800b77e:	687a      	ldr	r2, [r7, #4]
 800b780:	6912      	ldr	r2, [r2, #16]
 800b782:	0852      	lsrs	r2, r2, #1
 800b784:	3a01      	subs	r2, #1
 800b786:	0552      	lsls	r2, r2, #21
 800b788:	430a      	orrs	r2, r1
 800b78a:	491f      	ldr	r1, [pc, #124]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b78c:	4313      	orrs	r3, r2
 800b78e:	610b      	str	r3, [r1, #16]
 800b790:	e011      	b.n	800b7b6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b792:	4b1d      	ldr	r3, [pc, #116]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b794:	691b      	ldr	r3, [r3, #16]
 800b796:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800b79a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b79e:	687a      	ldr	r2, [r7, #4]
 800b7a0:	6892      	ldr	r2, [r2, #8]
 800b7a2:	0211      	lsls	r1, r2, #8
 800b7a4:	687a      	ldr	r2, [r7, #4]
 800b7a6:	6952      	ldr	r2, [r2, #20]
 800b7a8:	0852      	lsrs	r2, r2, #1
 800b7aa:	3a01      	subs	r2, #1
 800b7ac:	0652      	lsls	r2, r2, #25
 800b7ae:	430a      	orrs	r2, r1
 800b7b0:	4915      	ldr	r1, [pc, #84]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b7b2:	4313      	orrs	r3, r2
 800b7b4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800b7b6:	4b14      	ldr	r3, [pc, #80]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	4a13      	ldr	r2, [pc, #76]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b7bc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b7c0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b7c2:	f7f9 fe71 	bl	80054a8 <HAL_GetTick>
 800b7c6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b7c8:	e009      	b.n	800b7de <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b7ca:	f7f9 fe6d 	bl	80054a8 <HAL_GetTick>
 800b7ce:	4602      	mov	r2, r0
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	1ad3      	subs	r3, r2, r3
 800b7d4:	2b02      	cmp	r3, #2
 800b7d6:	d902      	bls.n	800b7de <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800b7d8:	2303      	movs	r3, #3
 800b7da:	73fb      	strb	r3, [r7, #15]
          break;
 800b7dc:	e005      	b.n	800b7ea <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b7de:	4b0a      	ldr	r3, [pc, #40]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d0ef      	beq.n	800b7ca <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800b7ea:	7bfb      	ldrb	r3, [r7, #15]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d106      	bne.n	800b7fe <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800b7f0:	4b05      	ldr	r3, [pc, #20]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b7f2:	691a      	ldr	r2, [r3, #16]
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	699b      	ldr	r3, [r3, #24]
 800b7f8:	4903      	ldr	r1, [pc, #12]	@ (800b808 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b7fa:	4313      	orrs	r3, r2
 800b7fc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800b7fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800b800:	4618      	mov	r0, r3
 800b802:	3710      	adds	r7, #16
 800b804:	46bd      	mov	sp, r7
 800b806:	bd80      	pop	{r7, pc}
 800b808:	40021000 	.word	0x40021000

0800b80c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b084      	sub	sp, #16
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
 800b814:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b816:	2300      	movs	r3, #0
 800b818:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b81a:	4b69      	ldr	r3, [pc, #420]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b81c:	68db      	ldr	r3, [r3, #12]
 800b81e:	f003 0303 	and.w	r3, r3, #3
 800b822:	2b00      	cmp	r3, #0
 800b824:	d018      	beq.n	800b858 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800b826:	4b66      	ldr	r3, [pc, #408]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b828:	68db      	ldr	r3, [r3, #12]
 800b82a:	f003 0203 	and.w	r2, r3, #3
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	429a      	cmp	r2, r3
 800b834:	d10d      	bne.n	800b852 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
       ||
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d009      	beq.n	800b852 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800b83e:	4b60      	ldr	r3, [pc, #384]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b840:	68db      	ldr	r3, [r3, #12]
 800b842:	091b      	lsrs	r3, r3, #4
 800b844:	f003 0307 	and.w	r3, r3, #7
 800b848:	1c5a      	adds	r2, r3, #1
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	685b      	ldr	r3, [r3, #4]
       ||
 800b84e:	429a      	cmp	r2, r3
 800b850:	d047      	beq.n	800b8e2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800b852:	2301      	movs	r3, #1
 800b854:	73fb      	strb	r3, [r7, #15]
 800b856:	e044      	b.n	800b8e2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	2b03      	cmp	r3, #3
 800b85e:	d018      	beq.n	800b892 <RCCEx_PLLSAI2_Config+0x86>
 800b860:	2b03      	cmp	r3, #3
 800b862:	d825      	bhi.n	800b8b0 <RCCEx_PLLSAI2_Config+0xa4>
 800b864:	2b01      	cmp	r3, #1
 800b866:	d002      	beq.n	800b86e <RCCEx_PLLSAI2_Config+0x62>
 800b868:	2b02      	cmp	r3, #2
 800b86a:	d009      	beq.n	800b880 <RCCEx_PLLSAI2_Config+0x74>
 800b86c:	e020      	b.n	800b8b0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b86e:	4b54      	ldr	r3, [pc, #336]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	f003 0302 	and.w	r3, r3, #2
 800b876:	2b00      	cmp	r3, #0
 800b878:	d11d      	bne.n	800b8b6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800b87a:	2301      	movs	r3, #1
 800b87c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b87e:	e01a      	b.n	800b8b6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b880:	4b4f      	ldr	r3, [pc, #316]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d116      	bne.n	800b8ba <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800b88c:	2301      	movs	r3, #1
 800b88e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b890:	e013      	b.n	800b8ba <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b892:	4b4b      	ldr	r3, [pc, #300]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d10f      	bne.n	800b8be <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b89e:	4b48      	ldr	r3, [pc, #288]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d109      	bne.n	800b8be <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b8ae:	e006      	b.n	800b8be <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800b8b0:	2301      	movs	r3, #1
 800b8b2:	73fb      	strb	r3, [r7, #15]
      break;
 800b8b4:	e004      	b.n	800b8c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b8b6:	bf00      	nop
 800b8b8:	e002      	b.n	800b8c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b8ba:	bf00      	nop
 800b8bc:	e000      	b.n	800b8c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b8be:	bf00      	nop
    }

    if(status == HAL_OK)
 800b8c0:	7bfb      	ldrb	r3, [r7, #15]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d10d      	bne.n	800b8e2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b8c6:	4b3e      	ldr	r3, [pc, #248]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b8c8:	68db      	ldr	r3, [r3, #12]
 800b8ca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6819      	ldr	r1, [r3, #0]
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	685b      	ldr	r3, [r3, #4]
 800b8d6:	3b01      	subs	r3, #1
 800b8d8:	011b      	lsls	r3, r3, #4
 800b8da:	430b      	orrs	r3, r1
 800b8dc:	4938      	ldr	r1, [pc, #224]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b8de:	4313      	orrs	r3, r2
 800b8e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b8e2:	7bfb      	ldrb	r3, [r7, #15]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d166      	bne.n	800b9b6 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800b8e8:	4b35      	ldr	r3, [pc, #212]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	4a34      	ldr	r2, [pc, #208]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b8ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b8f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b8f4:	f7f9 fdd8 	bl	80054a8 <HAL_GetTick>
 800b8f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b8fa:	e009      	b.n	800b910 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b8fc:	f7f9 fdd4 	bl	80054a8 <HAL_GetTick>
 800b900:	4602      	mov	r2, r0
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	1ad3      	subs	r3, r2, r3
 800b906:	2b02      	cmp	r3, #2
 800b908:	d902      	bls.n	800b910 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800b90a:	2303      	movs	r3, #3
 800b90c:	73fb      	strb	r3, [r7, #15]
        break;
 800b90e:	e005      	b.n	800b91c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b910:	4b2b      	ldr	r3, [pc, #172]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d1ef      	bne.n	800b8fc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800b91c:	7bfb      	ldrb	r3, [r7, #15]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d149      	bne.n	800b9b6 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b922:	683b      	ldr	r3, [r7, #0]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d110      	bne.n	800b94a <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b928:	4b25      	ldr	r3, [pc, #148]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b92a:	695b      	ldr	r3, [r3, #20]
 800b92c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800b930:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b934:	687a      	ldr	r2, [r7, #4]
 800b936:	6892      	ldr	r2, [r2, #8]
 800b938:	0211      	lsls	r1, r2, #8
 800b93a:	687a      	ldr	r2, [r7, #4]
 800b93c:	68d2      	ldr	r2, [r2, #12]
 800b93e:	06d2      	lsls	r2, r2, #27
 800b940:	430a      	orrs	r2, r1
 800b942:	491f      	ldr	r1, [pc, #124]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b944:	4313      	orrs	r3, r2
 800b946:	614b      	str	r3, [r1, #20]
 800b948:	e011      	b.n	800b96e <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b94a:	4b1d      	ldr	r3, [pc, #116]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b94c:	695b      	ldr	r3, [r3, #20]
 800b94e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800b952:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b956:	687a      	ldr	r2, [r7, #4]
 800b958:	6892      	ldr	r2, [r2, #8]
 800b95a:	0211      	lsls	r1, r2, #8
 800b95c:	687a      	ldr	r2, [r7, #4]
 800b95e:	6912      	ldr	r2, [r2, #16]
 800b960:	0852      	lsrs	r2, r2, #1
 800b962:	3a01      	subs	r2, #1
 800b964:	0652      	lsls	r2, r2, #25
 800b966:	430a      	orrs	r2, r1
 800b968:	4915      	ldr	r1, [pc, #84]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b96a:	4313      	orrs	r3, r2
 800b96c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800b96e:	4b14      	ldr	r3, [pc, #80]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	4a13      	ldr	r2, [pc, #76]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b978:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b97a:	f7f9 fd95 	bl	80054a8 <HAL_GetTick>
 800b97e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b980:	e009      	b.n	800b996 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b982:	f7f9 fd91 	bl	80054a8 <HAL_GetTick>
 800b986:	4602      	mov	r2, r0
 800b988:	68bb      	ldr	r3, [r7, #8]
 800b98a:	1ad3      	subs	r3, r2, r3
 800b98c:	2b02      	cmp	r3, #2
 800b98e:	d902      	bls.n	800b996 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800b990:	2303      	movs	r3, #3
 800b992:	73fb      	strb	r3, [r7, #15]
          break;
 800b994:	e005      	b.n	800b9a2 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b996:	4b0a      	ldr	r3, [pc, #40]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d0ef      	beq.n	800b982 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800b9a2:	7bfb      	ldrb	r3, [r7, #15]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d106      	bne.n	800b9b6 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b9a8:	4b05      	ldr	r3, [pc, #20]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b9aa:	695a      	ldr	r2, [r3, #20]
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	695b      	ldr	r3, [r3, #20]
 800b9b0:	4903      	ldr	r1, [pc, #12]	@ (800b9c0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800b9b2:	4313      	orrs	r3, r2
 800b9b4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800b9b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	3710      	adds	r7, #16
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bd80      	pop	{r7, pc}
 800b9c0:	40021000 	.word	0x40021000

0800b9c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b082      	sub	sp, #8
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d101      	bne.n	800b9d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b9d2:	2301      	movs	r3, #1
 800b9d4:	e049      	b.n	800ba6a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b9dc:	b2db      	uxtb	r3, r3
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d106      	bne.n	800b9f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b9ea:	6878      	ldr	r0, [r7, #4]
 800b9ec:	f7f9 f82a 	bl	8004a44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2202      	movs	r2, #2
 800b9f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681a      	ldr	r2, [r3, #0]
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	3304      	adds	r3, #4
 800ba00:	4619      	mov	r1, r3
 800ba02:	4610      	mov	r0, r2
 800ba04:	f000 f9d0 	bl	800bda8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2201      	movs	r2, #1
 800ba0c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	2201      	movs	r2, #1
 800ba14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2201      	movs	r2, #1
 800ba1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	2201      	movs	r2, #1
 800ba24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2201      	movs	r2, #1
 800ba2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2201      	movs	r2, #1
 800ba34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2201      	movs	r2, #1
 800ba3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	2201      	movs	r2, #1
 800ba44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2201      	movs	r2, #1
 800ba4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2201      	movs	r2, #1
 800ba54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2201      	movs	r2, #1
 800ba5c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2201      	movs	r2, #1
 800ba64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ba68:	2300      	movs	r3, #0
}
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	3708      	adds	r7, #8
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}
	...

0800ba74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ba74:	b480      	push	{r7}
 800ba76:	b085      	sub	sp, #20
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ba82:	b2db      	uxtb	r3, r3
 800ba84:	2b01      	cmp	r3, #1
 800ba86:	d001      	beq.n	800ba8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ba88:	2301      	movs	r3, #1
 800ba8a:	e04f      	b.n	800bb2c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	2202      	movs	r2, #2
 800ba90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	68da      	ldr	r2, [r3, #12]
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	f042 0201 	orr.w	r2, r2, #1
 800baa2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	4a23      	ldr	r2, [pc, #140]	@ (800bb38 <HAL_TIM_Base_Start_IT+0xc4>)
 800baaa:	4293      	cmp	r3, r2
 800baac:	d01d      	beq.n	800baea <HAL_TIM_Base_Start_IT+0x76>
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bab6:	d018      	beq.n	800baea <HAL_TIM_Base_Start_IT+0x76>
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	4a1f      	ldr	r2, [pc, #124]	@ (800bb3c <HAL_TIM_Base_Start_IT+0xc8>)
 800babe:	4293      	cmp	r3, r2
 800bac0:	d013      	beq.n	800baea <HAL_TIM_Base_Start_IT+0x76>
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	4a1e      	ldr	r2, [pc, #120]	@ (800bb40 <HAL_TIM_Base_Start_IT+0xcc>)
 800bac8:	4293      	cmp	r3, r2
 800baca:	d00e      	beq.n	800baea <HAL_TIM_Base_Start_IT+0x76>
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	4a1c      	ldr	r2, [pc, #112]	@ (800bb44 <HAL_TIM_Base_Start_IT+0xd0>)
 800bad2:	4293      	cmp	r3, r2
 800bad4:	d009      	beq.n	800baea <HAL_TIM_Base_Start_IT+0x76>
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	4a1b      	ldr	r2, [pc, #108]	@ (800bb48 <HAL_TIM_Base_Start_IT+0xd4>)
 800badc:	4293      	cmp	r3, r2
 800bade:	d004      	beq.n	800baea <HAL_TIM_Base_Start_IT+0x76>
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	4a19      	ldr	r2, [pc, #100]	@ (800bb4c <HAL_TIM_Base_Start_IT+0xd8>)
 800bae6:	4293      	cmp	r3, r2
 800bae8:	d115      	bne.n	800bb16 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	689a      	ldr	r2, [r3, #8]
 800baf0:	4b17      	ldr	r3, [pc, #92]	@ (800bb50 <HAL_TIM_Base_Start_IT+0xdc>)
 800baf2:	4013      	ands	r3, r2
 800baf4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	2b06      	cmp	r3, #6
 800bafa:	d015      	beq.n	800bb28 <HAL_TIM_Base_Start_IT+0xb4>
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb02:	d011      	beq.n	800bb28 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	681a      	ldr	r2, [r3, #0]
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	f042 0201 	orr.w	r2, r2, #1
 800bb12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb14:	e008      	b.n	800bb28 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	681a      	ldr	r2, [r3, #0]
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	f042 0201 	orr.w	r2, r2, #1
 800bb24:	601a      	str	r2, [r3, #0]
 800bb26:	e000      	b.n	800bb2a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb28:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bb2a:	2300      	movs	r3, #0
}
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	3714      	adds	r7, #20
 800bb30:	46bd      	mov	sp, r7
 800bb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb36:	4770      	bx	lr
 800bb38:	40012c00 	.word	0x40012c00
 800bb3c:	40000400 	.word	0x40000400
 800bb40:	40000800 	.word	0x40000800
 800bb44:	40000c00 	.word	0x40000c00
 800bb48:	40013400 	.word	0x40013400
 800bb4c:	40014000 	.word	0x40014000
 800bb50:	00010007 	.word	0x00010007

0800bb54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b084      	sub	sp, #16
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	68db      	ldr	r3, [r3, #12]
 800bb62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	691b      	ldr	r3, [r3, #16]
 800bb6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800bb6c:	68bb      	ldr	r3, [r7, #8]
 800bb6e:	f003 0302 	and.w	r3, r3, #2
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d020      	beq.n	800bbb8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	f003 0302 	and.w	r3, r3, #2
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d01b      	beq.n	800bbb8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	f06f 0202 	mvn.w	r2, #2
 800bb88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	2201      	movs	r2, #1
 800bb8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	699b      	ldr	r3, [r3, #24]
 800bb96:	f003 0303 	and.w	r3, r3, #3
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d003      	beq.n	800bba6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bb9e:	6878      	ldr	r0, [r7, #4]
 800bba0:	f000 f8e4 	bl	800bd6c <HAL_TIM_IC_CaptureCallback>
 800bba4:	e005      	b.n	800bbb2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bba6:	6878      	ldr	r0, [r7, #4]
 800bba8:	f000 f8d6 	bl	800bd58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bbac:	6878      	ldr	r0, [r7, #4]
 800bbae:	f000 f8e7 	bl	800bd80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800bbb8:	68bb      	ldr	r3, [r7, #8]
 800bbba:	f003 0304 	and.w	r3, r3, #4
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d020      	beq.n	800bc04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	f003 0304 	and.w	r3, r3, #4
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d01b      	beq.n	800bc04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	f06f 0204 	mvn.w	r2, #4
 800bbd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2202      	movs	r2, #2
 800bbda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	699b      	ldr	r3, [r3, #24]
 800bbe2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d003      	beq.n	800bbf2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bbea:	6878      	ldr	r0, [r7, #4]
 800bbec:	f000 f8be 	bl	800bd6c <HAL_TIM_IC_CaptureCallback>
 800bbf0:	e005      	b.n	800bbfe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bbf2:	6878      	ldr	r0, [r7, #4]
 800bbf4:	f000 f8b0 	bl	800bd58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bbf8:	6878      	ldr	r0, [r7, #4]
 800bbfa:	f000 f8c1 	bl	800bd80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	2200      	movs	r2, #0
 800bc02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800bc04:	68bb      	ldr	r3, [r7, #8]
 800bc06:	f003 0308 	and.w	r3, r3, #8
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d020      	beq.n	800bc50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	f003 0308 	and.w	r3, r3, #8
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d01b      	beq.n	800bc50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	f06f 0208 	mvn.w	r2, #8
 800bc20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2204      	movs	r2, #4
 800bc26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	69db      	ldr	r3, [r3, #28]
 800bc2e:	f003 0303 	and.w	r3, r3, #3
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d003      	beq.n	800bc3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	f000 f898 	bl	800bd6c <HAL_TIM_IC_CaptureCallback>
 800bc3c:	e005      	b.n	800bc4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc3e:	6878      	ldr	r0, [r7, #4]
 800bc40:	f000 f88a 	bl	800bd58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc44:	6878      	ldr	r0, [r7, #4]
 800bc46:	f000 f89b 	bl	800bd80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800bc50:	68bb      	ldr	r3, [r7, #8]
 800bc52:	f003 0310 	and.w	r3, r3, #16
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d020      	beq.n	800bc9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	f003 0310 	and.w	r3, r3, #16
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d01b      	beq.n	800bc9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	f06f 0210 	mvn.w	r2, #16
 800bc6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	2208      	movs	r2, #8
 800bc72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	69db      	ldr	r3, [r3, #28]
 800bc7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d003      	beq.n	800bc8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bc82:	6878      	ldr	r0, [r7, #4]
 800bc84:	f000 f872 	bl	800bd6c <HAL_TIM_IC_CaptureCallback>
 800bc88:	e005      	b.n	800bc96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f000 f864 	bl	800bd58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc90:	6878      	ldr	r0, [r7, #4]
 800bc92:	f000 f875 	bl	800bd80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2200      	movs	r2, #0
 800bc9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	f003 0301 	and.w	r3, r3, #1
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d00c      	beq.n	800bcc0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	f003 0301 	and.w	r3, r3, #1
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d007      	beq.n	800bcc0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	f06f 0201 	mvn.w	r2, #1
 800bcb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bcba:	6878      	ldr	r0, [r7, #4]
 800bcbc:	f7f8 fccc 	bl	8004658 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800bcc0:	68bb      	ldr	r3, [r7, #8]
 800bcc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d00c      	beq.n	800bce4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d007      	beq.n	800bce4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800bcdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bcde:	6878      	ldr	r0, [r7, #4]
 800bce0:	f000 f98e 	bl	800c000 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800bce4:	68bb      	ldr	r3, [r7, #8]
 800bce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d00c      	beq.n	800bd08 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d007      	beq.n	800bd08 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800bd00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800bd02:	6878      	ldr	r0, [r7, #4]
 800bd04:	f000 f986 	bl	800c014 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800bd08:	68bb      	ldr	r3, [r7, #8]
 800bd0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d00c      	beq.n	800bd2c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d007      	beq.n	800bd2c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800bd24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bd26:	6878      	ldr	r0, [r7, #4]
 800bd28:	f000 f834 	bl	800bd94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	f003 0320 	and.w	r3, r3, #32
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d00c      	beq.n	800bd50 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	f003 0320 	and.w	r3, r3, #32
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d007      	beq.n	800bd50 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	f06f 0220 	mvn.w	r2, #32
 800bd48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bd4a:	6878      	ldr	r0, [r7, #4]
 800bd4c:	f000 f94e 	bl	800bfec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bd50:	bf00      	nop
 800bd52:	3710      	adds	r7, #16
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}

0800bd58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bd58:	b480      	push	{r7}
 800bd5a:	b083      	sub	sp, #12
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bd60:	bf00      	nop
 800bd62:	370c      	adds	r7, #12
 800bd64:	46bd      	mov	sp, r7
 800bd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6a:	4770      	bx	lr

0800bd6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bd6c:	b480      	push	{r7}
 800bd6e:	b083      	sub	sp, #12
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bd74:	bf00      	nop
 800bd76:	370c      	adds	r7, #12
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7e:	4770      	bx	lr

0800bd80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bd80:	b480      	push	{r7}
 800bd82:	b083      	sub	sp, #12
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bd88:	bf00      	nop
 800bd8a:	370c      	adds	r7, #12
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd92:	4770      	bx	lr

0800bd94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bd94:	b480      	push	{r7}
 800bd96:	b083      	sub	sp, #12
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bd9c:	bf00      	nop
 800bd9e:	370c      	adds	r7, #12
 800bda0:	46bd      	mov	sp, r7
 800bda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda6:	4770      	bx	lr

0800bda8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bda8:	b480      	push	{r7}
 800bdaa:	b085      	sub	sp, #20
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
 800bdb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	4a40      	ldr	r2, [pc, #256]	@ (800bebc <TIM_Base_SetConfig+0x114>)
 800bdbc:	4293      	cmp	r3, r2
 800bdbe:	d013      	beq.n	800bde8 <TIM_Base_SetConfig+0x40>
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdc6:	d00f      	beq.n	800bde8 <TIM_Base_SetConfig+0x40>
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	4a3d      	ldr	r2, [pc, #244]	@ (800bec0 <TIM_Base_SetConfig+0x118>)
 800bdcc:	4293      	cmp	r3, r2
 800bdce:	d00b      	beq.n	800bde8 <TIM_Base_SetConfig+0x40>
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	4a3c      	ldr	r2, [pc, #240]	@ (800bec4 <TIM_Base_SetConfig+0x11c>)
 800bdd4:	4293      	cmp	r3, r2
 800bdd6:	d007      	beq.n	800bde8 <TIM_Base_SetConfig+0x40>
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	4a3b      	ldr	r2, [pc, #236]	@ (800bec8 <TIM_Base_SetConfig+0x120>)
 800bddc:	4293      	cmp	r3, r2
 800bdde:	d003      	beq.n	800bde8 <TIM_Base_SetConfig+0x40>
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	4a3a      	ldr	r2, [pc, #232]	@ (800becc <TIM_Base_SetConfig+0x124>)
 800bde4:	4293      	cmp	r3, r2
 800bde6:	d108      	bne.n	800bdfa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bdee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bdf0:	683b      	ldr	r3, [r7, #0]
 800bdf2:	685b      	ldr	r3, [r3, #4]
 800bdf4:	68fa      	ldr	r2, [r7, #12]
 800bdf6:	4313      	orrs	r3, r2
 800bdf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	4a2f      	ldr	r2, [pc, #188]	@ (800bebc <TIM_Base_SetConfig+0x114>)
 800bdfe:	4293      	cmp	r3, r2
 800be00:	d01f      	beq.n	800be42 <TIM_Base_SetConfig+0x9a>
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be08:	d01b      	beq.n	800be42 <TIM_Base_SetConfig+0x9a>
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	4a2c      	ldr	r2, [pc, #176]	@ (800bec0 <TIM_Base_SetConfig+0x118>)
 800be0e:	4293      	cmp	r3, r2
 800be10:	d017      	beq.n	800be42 <TIM_Base_SetConfig+0x9a>
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	4a2b      	ldr	r2, [pc, #172]	@ (800bec4 <TIM_Base_SetConfig+0x11c>)
 800be16:	4293      	cmp	r3, r2
 800be18:	d013      	beq.n	800be42 <TIM_Base_SetConfig+0x9a>
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	4a2a      	ldr	r2, [pc, #168]	@ (800bec8 <TIM_Base_SetConfig+0x120>)
 800be1e:	4293      	cmp	r3, r2
 800be20:	d00f      	beq.n	800be42 <TIM_Base_SetConfig+0x9a>
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	4a29      	ldr	r2, [pc, #164]	@ (800becc <TIM_Base_SetConfig+0x124>)
 800be26:	4293      	cmp	r3, r2
 800be28:	d00b      	beq.n	800be42 <TIM_Base_SetConfig+0x9a>
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	4a28      	ldr	r2, [pc, #160]	@ (800bed0 <TIM_Base_SetConfig+0x128>)
 800be2e:	4293      	cmp	r3, r2
 800be30:	d007      	beq.n	800be42 <TIM_Base_SetConfig+0x9a>
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	4a27      	ldr	r2, [pc, #156]	@ (800bed4 <TIM_Base_SetConfig+0x12c>)
 800be36:	4293      	cmp	r3, r2
 800be38:	d003      	beq.n	800be42 <TIM_Base_SetConfig+0x9a>
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	4a26      	ldr	r2, [pc, #152]	@ (800bed8 <TIM_Base_SetConfig+0x130>)
 800be3e:	4293      	cmp	r3, r2
 800be40:	d108      	bne.n	800be54 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800be48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800be4a:	683b      	ldr	r3, [r7, #0]
 800be4c:	68db      	ldr	r3, [r3, #12]
 800be4e:	68fa      	ldr	r2, [r7, #12]
 800be50:	4313      	orrs	r3, r2
 800be52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	695b      	ldr	r3, [r3, #20]
 800be5e:	4313      	orrs	r3, r2
 800be60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	68fa      	ldr	r2, [r7, #12]
 800be66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800be68:	683b      	ldr	r3, [r7, #0]
 800be6a:	689a      	ldr	r2, [r3, #8]
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800be70:	683b      	ldr	r3, [r7, #0]
 800be72:	681a      	ldr	r2, [r3, #0]
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	4a10      	ldr	r2, [pc, #64]	@ (800bebc <TIM_Base_SetConfig+0x114>)
 800be7c:	4293      	cmp	r3, r2
 800be7e:	d00f      	beq.n	800bea0 <TIM_Base_SetConfig+0xf8>
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	4a12      	ldr	r2, [pc, #72]	@ (800becc <TIM_Base_SetConfig+0x124>)
 800be84:	4293      	cmp	r3, r2
 800be86:	d00b      	beq.n	800bea0 <TIM_Base_SetConfig+0xf8>
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	4a11      	ldr	r2, [pc, #68]	@ (800bed0 <TIM_Base_SetConfig+0x128>)
 800be8c:	4293      	cmp	r3, r2
 800be8e:	d007      	beq.n	800bea0 <TIM_Base_SetConfig+0xf8>
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	4a10      	ldr	r2, [pc, #64]	@ (800bed4 <TIM_Base_SetConfig+0x12c>)
 800be94:	4293      	cmp	r3, r2
 800be96:	d003      	beq.n	800bea0 <TIM_Base_SetConfig+0xf8>
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	4a0f      	ldr	r2, [pc, #60]	@ (800bed8 <TIM_Base_SetConfig+0x130>)
 800be9c:	4293      	cmp	r3, r2
 800be9e:	d103      	bne.n	800bea8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	691a      	ldr	r2, [r3, #16]
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2201      	movs	r2, #1
 800beac:	615a      	str	r2, [r3, #20]
}
 800beae:	bf00      	nop
 800beb0:	3714      	adds	r7, #20
 800beb2:	46bd      	mov	sp, r7
 800beb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb8:	4770      	bx	lr
 800beba:	bf00      	nop
 800bebc:	40012c00 	.word	0x40012c00
 800bec0:	40000400 	.word	0x40000400
 800bec4:	40000800 	.word	0x40000800
 800bec8:	40000c00 	.word	0x40000c00
 800becc:	40013400 	.word	0x40013400
 800bed0:	40014000 	.word	0x40014000
 800bed4:	40014400 	.word	0x40014400
 800bed8:	40014800 	.word	0x40014800

0800bedc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bedc:	b480      	push	{r7}
 800bede:	b085      	sub	sp, #20
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
 800bee4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800beec:	2b01      	cmp	r3, #1
 800beee:	d101      	bne.n	800bef4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bef0:	2302      	movs	r3, #2
 800bef2:	e068      	b.n	800bfc6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2201      	movs	r2, #1
 800bef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2202      	movs	r2, #2
 800bf00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	685b      	ldr	r3, [r3, #4]
 800bf0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	689b      	ldr	r3, [r3, #8]
 800bf12:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	4a2e      	ldr	r2, [pc, #184]	@ (800bfd4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800bf1a:	4293      	cmp	r3, r2
 800bf1c:	d004      	beq.n	800bf28 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	4a2d      	ldr	r2, [pc, #180]	@ (800bfd8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800bf24:	4293      	cmp	r3, r2
 800bf26:	d108      	bne.n	800bf3a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800bf2e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bf30:	683b      	ldr	r3, [r7, #0]
 800bf32:	685b      	ldr	r3, [r3, #4]
 800bf34:	68fa      	ldr	r2, [r7, #12]
 800bf36:	4313      	orrs	r3, r2
 800bf38:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf40:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	68fa      	ldr	r2, [r7, #12]
 800bf48:	4313      	orrs	r3, r2
 800bf4a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	68fa      	ldr	r2, [r7, #12]
 800bf52:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	4a1e      	ldr	r2, [pc, #120]	@ (800bfd4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800bf5a:	4293      	cmp	r3, r2
 800bf5c:	d01d      	beq.n	800bf9a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf66:	d018      	beq.n	800bf9a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	4a1b      	ldr	r2, [pc, #108]	@ (800bfdc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bf6e:	4293      	cmp	r3, r2
 800bf70:	d013      	beq.n	800bf9a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	4a1a      	ldr	r2, [pc, #104]	@ (800bfe0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800bf78:	4293      	cmp	r3, r2
 800bf7a:	d00e      	beq.n	800bf9a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	4a18      	ldr	r2, [pc, #96]	@ (800bfe4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800bf82:	4293      	cmp	r3, r2
 800bf84:	d009      	beq.n	800bf9a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	4a13      	ldr	r2, [pc, #76]	@ (800bfd8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800bf8c:	4293      	cmp	r3, r2
 800bf8e:	d004      	beq.n	800bf9a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	4a14      	ldr	r2, [pc, #80]	@ (800bfe8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800bf96:	4293      	cmp	r3, r2
 800bf98:	d10c      	bne.n	800bfb4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bf9a:	68bb      	ldr	r3, [r7, #8]
 800bf9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bfa0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bfa2:	683b      	ldr	r3, [r7, #0]
 800bfa4:	689b      	ldr	r3, [r3, #8]
 800bfa6:	68ba      	ldr	r2, [r7, #8]
 800bfa8:	4313      	orrs	r3, r2
 800bfaa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	68ba      	ldr	r2, [r7, #8]
 800bfb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2201      	movs	r2, #1
 800bfb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bfc4:	2300      	movs	r3, #0
}
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	3714      	adds	r7, #20
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd0:	4770      	bx	lr
 800bfd2:	bf00      	nop
 800bfd4:	40012c00 	.word	0x40012c00
 800bfd8:	40013400 	.word	0x40013400
 800bfdc:	40000400 	.word	0x40000400
 800bfe0:	40000800 	.word	0x40000800
 800bfe4:	40000c00 	.word	0x40000c00
 800bfe8:	40014000 	.word	0x40014000

0800bfec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bfec:	b480      	push	{r7}
 800bfee:	b083      	sub	sp, #12
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bff4:	bf00      	nop
 800bff6:	370c      	adds	r7, #12
 800bff8:	46bd      	mov	sp, r7
 800bffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffe:	4770      	bx	lr

0800c000 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c000:	b480      	push	{r7}
 800c002:	b083      	sub	sp, #12
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c008:	bf00      	nop
 800c00a:	370c      	adds	r7, #12
 800c00c:	46bd      	mov	sp, r7
 800c00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c012:	4770      	bx	lr

0800c014 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c014:	b480      	push	{r7}
 800c016:	b083      	sub	sp, #12
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c01c:	bf00      	nop
 800c01e:	370c      	adds	r7, #12
 800c020:	46bd      	mov	sp, r7
 800c022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c026:	4770      	bx	lr

0800c028 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	b082      	sub	sp, #8
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	2b00      	cmp	r3, #0
 800c034:	d101      	bne.n	800c03a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c036:	2301      	movs	r3, #1
 800c038:	e040      	b.n	800c0bc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d106      	bne.n	800c050 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	2200      	movs	r2, #0
 800c046:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c04a:	6878      	ldr	r0, [r7, #4]
 800c04c:	f7f8 fd20 	bl	8004a90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	2224      	movs	r2, #36	@ 0x24
 800c054:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	681a      	ldr	r2, [r3, #0]
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	f022 0201 	bic.w	r2, r2, #1
 800c064:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d002      	beq.n	800c074 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800c06e:	6878      	ldr	r0, [r7, #4]
 800c070:	f000 ff04 	bl	800ce7c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c074:	6878      	ldr	r0, [r7, #4]
 800c076:	f000 fc49 	bl	800c90c <UART_SetConfig>
 800c07a:	4603      	mov	r3, r0
 800c07c:	2b01      	cmp	r3, #1
 800c07e:	d101      	bne.n	800c084 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800c080:	2301      	movs	r3, #1
 800c082:	e01b      	b.n	800c0bc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	685a      	ldr	r2, [r3, #4]
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c092:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	689a      	ldr	r2, [r3, #8]
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c0a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	681a      	ldr	r2, [r3, #0]
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	f042 0201 	orr.w	r2, r2, #1
 800c0b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c0b4:	6878      	ldr	r0, [r7, #4]
 800c0b6:	f000 ff83 	bl	800cfc0 <UART_CheckIdleState>
 800c0ba:	4603      	mov	r3, r0
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	3708      	adds	r7, #8
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	bd80      	pop	{r7, pc}

0800c0c4 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b082      	sub	sp, #8
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d101      	bne.n	800c0d6 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800c0d2:	2301      	movs	r3, #1
 800c0d4:	e02f      	b.n	800c136 <HAL_UART_DeInit+0x72>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	2224      	movs	r2, #36	@ 0x24
 800c0da:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	681a      	ldr	r2, [r3, #0]
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	f022 0201 	bic.w	r2, r2, #1
 800c0ea:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	2200      	movs	r2, #0
 800c0fa:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	2200      	movs	r2, #0
 800c102:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	f7f8 fe51 	bl	8004dac <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2200      	movs	r2, #0
 800c10e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_RESET;
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	2200      	movs	r2, #0
 800c116:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2200      	movs	r2, #0
 800c11c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	2200      	movs	r2, #0
 800c124:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	2200      	movs	r2, #0
 800c12a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	2200      	movs	r2, #0
 800c130:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800c134:	2300      	movs	r3, #0
}
 800c136:	4618      	mov	r0, r3
 800c138:	3708      	adds	r7, #8
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bd80      	pop	{r7, pc}
	...

0800c140 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c140:	b580      	push	{r7, lr}
 800c142:	b08a      	sub	sp, #40	@ 0x28
 800c144:	af00      	add	r7, sp, #0
 800c146:	60f8      	str	r0, [r7, #12]
 800c148:	60b9      	str	r1, [r7, #8]
 800c14a:	4613      	mov	r3, r2
 800c14c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c152:	2b20      	cmp	r3, #32
 800c154:	d165      	bne.n	800c222 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800c156:	68bb      	ldr	r3, [r7, #8]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d002      	beq.n	800c162 <HAL_UART_Transmit_DMA+0x22>
 800c15c:	88fb      	ldrh	r3, [r7, #6]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d101      	bne.n	800c166 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800c162:	2301      	movs	r3, #1
 800c164:	e05e      	b.n	800c224 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	68ba      	ldr	r2, [r7, #8]
 800c16a:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	88fa      	ldrh	r2, [r7, #6]
 800c170:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	88fa      	ldrh	r2, [r7, #6]
 800c178:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	2200      	movs	r2, #0
 800c180:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	2221      	movs	r2, #33	@ 0x21
 800c188:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d027      	beq.n	800c1e2 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c196:	4a25      	ldr	r2, [pc, #148]	@ (800c22c <HAL_UART_Transmit_DMA+0xec>)
 800c198:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c19e:	4a24      	ldr	r2, [pc, #144]	@ (800c230 <HAL_UART_Transmit_DMA+0xf0>)
 800c1a0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c1a6:	4a23      	ldr	r2, [pc, #140]	@ (800c234 <HAL_UART_Transmit_DMA+0xf4>)
 800c1a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c1ba:	4619      	mov	r1, r3
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	3328      	adds	r3, #40	@ 0x28
 800c1c2:	461a      	mov	r2, r3
 800c1c4:	88fb      	ldrh	r3, [r7, #6]
 800c1c6:	f7fb f8a9 	bl	800731c <HAL_DMA_Start_IT>
 800c1ca:	4603      	mov	r3, r0
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d008      	beq.n	800c1e2 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	2210      	movs	r2, #16
 800c1d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2220      	movs	r2, #32
 800c1dc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800c1de:	2301      	movs	r3, #1
 800c1e0:	e020      	b.n	800c224 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	2240      	movs	r2, #64	@ 0x40
 800c1e8:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	3308      	adds	r3, #8
 800c1f0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1f2:	697b      	ldr	r3, [r7, #20]
 800c1f4:	e853 3f00 	ldrex	r3, [r3]
 800c1f8:	613b      	str	r3, [r7, #16]
   return(result);
 800c1fa:	693b      	ldr	r3, [r7, #16]
 800c1fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c200:	627b      	str	r3, [r7, #36]	@ 0x24
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	3308      	adds	r3, #8
 800c208:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c20a:	623a      	str	r2, [r7, #32]
 800c20c:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c20e:	69f9      	ldr	r1, [r7, #28]
 800c210:	6a3a      	ldr	r2, [r7, #32]
 800c212:	e841 2300 	strex	r3, r2, [r1]
 800c216:	61bb      	str	r3, [r7, #24]
   return(result);
 800c218:	69bb      	ldr	r3, [r7, #24]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d1e5      	bne.n	800c1ea <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800c21e:	2300      	movs	r3, #0
 800c220:	e000      	b.n	800c224 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800c222:	2302      	movs	r3, #2
  }
}
 800c224:	4618      	mov	r0, r3
 800c226:	3728      	adds	r7, #40	@ 0x28
 800c228:	46bd      	mov	sp, r7
 800c22a:	bd80      	pop	{r7, pc}
 800c22c:	0800d435 	.word	0x0800d435
 800c230:	0800d4cf 	.word	0x0800d4cf
 800c234:	0800d655 	.word	0x0800d655

0800c238 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c238:	b580      	push	{r7, lr}
 800c23a:	b08a      	sub	sp, #40	@ 0x28
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	60f8      	str	r0, [r7, #12]
 800c240:	60b9      	str	r1, [r7, #8]
 800c242:	4613      	mov	r3, r2
 800c244:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c24c:	2b20      	cmp	r3, #32
 800c24e:	d137      	bne.n	800c2c0 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c250:	68bb      	ldr	r3, [r7, #8]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d002      	beq.n	800c25c <HAL_UART_Receive_DMA+0x24>
 800c256:	88fb      	ldrh	r3, [r7, #6]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d101      	bne.n	800c260 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800c25c:	2301      	movs	r3, #1
 800c25e:	e030      	b.n	800c2c2 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	2200      	movs	r2, #0
 800c264:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	4a18      	ldr	r2, [pc, #96]	@ (800c2cc <HAL_UART_Receive_DMA+0x94>)
 800c26c:	4293      	cmp	r3, r2
 800c26e:	d01f      	beq.n	800c2b0 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	685b      	ldr	r3, [r3, #4]
 800c276:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d018      	beq.n	800c2b0 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c284:	697b      	ldr	r3, [r7, #20]
 800c286:	e853 3f00 	ldrex	r3, [r3]
 800c28a:	613b      	str	r3, [r7, #16]
   return(result);
 800c28c:	693b      	ldr	r3, [r7, #16]
 800c28e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c292:	627b      	str	r3, [r7, #36]	@ 0x24
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	461a      	mov	r2, r3
 800c29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c29c:	623b      	str	r3, [r7, #32]
 800c29e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2a0:	69f9      	ldr	r1, [r7, #28]
 800c2a2:	6a3a      	ldr	r2, [r7, #32]
 800c2a4:	e841 2300 	strex	r3, r2, [r1]
 800c2a8:	61bb      	str	r3, [r7, #24]
   return(result);
 800c2aa:	69bb      	ldr	r3, [r7, #24]
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d1e6      	bne.n	800c27e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800c2b0:	88fb      	ldrh	r3, [r7, #6]
 800c2b2:	461a      	mov	r2, r3
 800c2b4:	68b9      	ldr	r1, [r7, #8]
 800c2b6:	68f8      	ldr	r0, [r7, #12]
 800c2b8:	f000 ff92 	bl	800d1e0 <UART_Start_Receive_DMA>
 800c2bc:	4603      	mov	r3, r0
 800c2be:	e000      	b.n	800c2c2 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c2c0:	2302      	movs	r3, #2
  }
}
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	3728      	adds	r7, #40	@ 0x28
 800c2c6:	46bd      	mov	sp, r7
 800c2c8:	bd80      	pop	{r7, pc}
 800c2ca:	bf00      	nop
 800c2cc:	40008000 	.word	0x40008000

0800c2d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b0ba      	sub	sp, #232	@ 0xe8
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	69db      	ldr	r3, [r3, #28]
 800c2de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	689b      	ldr	r3, [r3, #8]
 800c2f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c2f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c2fa:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c2fe:	4013      	ands	r3, r2
 800c300:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c304:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d115      	bne.n	800c338 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800c30c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c310:	f003 0320 	and.w	r3, r3, #32
 800c314:	2b00      	cmp	r3, #0
 800c316:	d00f      	beq.n	800c338 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c31c:	f003 0320 	and.w	r3, r3, #32
 800c320:	2b00      	cmp	r3, #0
 800c322:	d009      	beq.n	800c338 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c328:	2b00      	cmp	r3, #0
 800c32a:	f000 82ae 	beq.w	800c88a <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c332:	6878      	ldr	r0, [r7, #4]
 800c334:	4798      	blx	r3
      }
      return;
 800c336:	e2a8      	b.n	800c88a <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800c338:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	f000 8117 	beq.w	800c570 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800c342:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c346:	f003 0301 	and.w	r3, r3, #1
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d106      	bne.n	800c35c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800c34e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c352:	4b85      	ldr	r3, [pc, #532]	@ (800c568 <HAL_UART_IRQHandler+0x298>)
 800c354:	4013      	ands	r3, r2
 800c356:	2b00      	cmp	r3, #0
 800c358:	f000 810a 	beq.w	800c570 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c35c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c360:	f003 0301 	and.w	r3, r3, #1
 800c364:	2b00      	cmp	r3, #0
 800c366:	d011      	beq.n	800c38c <HAL_UART_IRQHandler+0xbc>
 800c368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c36c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c370:	2b00      	cmp	r3, #0
 800c372:	d00b      	beq.n	800c38c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	2201      	movs	r2, #1
 800c37a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c382:	f043 0201 	orr.w	r2, r3, #1
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c38c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c390:	f003 0302 	and.w	r3, r3, #2
 800c394:	2b00      	cmp	r3, #0
 800c396:	d011      	beq.n	800c3bc <HAL_UART_IRQHandler+0xec>
 800c398:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c39c:	f003 0301 	and.w	r3, r3, #1
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d00b      	beq.n	800c3bc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	2202      	movs	r2, #2
 800c3aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3b2:	f043 0204 	orr.w	r2, r3, #4
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c3bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c3c0:	f003 0304 	and.w	r3, r3, #4
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d011      	beq.n	800c3ec <HAL_UART_IRQHandler+0x11c>
 800c3c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c3cc:	f003 0301 	and.w	r3, r3, #1
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d00b      	beq.n	800c3ec <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	2204      	movs	r2, #4
 800c3da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3e2:	f043 0202 	orr.w	r2, r3, #2
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c3ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c3f0:	f003 0308 	and.w	r3, r3, #8
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d017      	beq.n	800c428 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c3f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c3fc:	f003 0320 	and.w	r3, r3, #32
 800c400:	2b00      	cmp	r3, #0
 800c402:	d105      	bne.n	800c410 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800c404:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c408:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d00b      	beq.n	800c428 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	2208      	movs	r2, #8
 800c416:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c41e:	f043 0208 	orr.w	r2, r3, #8
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c42c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c430:	2b00      	cmp	r3, #0
 800c432:	d012      	beq.n	800c45a <HAL_UART_IRQHandler+0x18a>
 800c434:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c438:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d00c      	beq.n	800c45a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c448:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c450:	f043 0220 	orr.w	r2, r3, #32
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c460:	2b00      	cmp	r3, #0
 800c462:	f000 8214 	beq.w	800c88e <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800c466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c46a:	f003 0320 	and.w	r3, r3, #32
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d00d      	beq.n	800c48e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c472:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c476:	f003 0320 	and.w	r3, r3, #32
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d007      	beq.n	800c48e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c482:	2b00      	cmp	r3, #0
 800c484:	d003      	beq.n	800c48e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c48a:	6878      	ldr	r0, [r7, #4]
 800c48c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c494:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	689b      	ldr	r3, [r3, #8]
 800c49e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4a2:	2b40      	cmp	r3, #64	@ 0x40
 800c4a4:	d005      	beq.n	800c4b2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c4a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c4aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d04f      	beq.n	800c552 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c4b2:	6878      	ldr	r0, [r7, #4]
 800c4b4:	f000 ff5a 	bl	800d36c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	689b      	ldr	r3, [r3, #8]
 800c4be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4c2:	2b40      	cmp	r3, #64	@ 0x40
 800c4c4:	d141      	bne.n	800c54a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	3308      	adds	r3, #8
 800c4cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c4d4:	e853 3f00 	ldrex	r3, [r3]
 800c4d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c4dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c4e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c4e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	3308      	adds	r3, #8
 800c4ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c4f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c4f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c4fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c502:	e841 2300 	strex	r3, r2, [r1]
 800c506:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c50a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d1d9      	bne.n	800c4c6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c516:	2b00      	cmp	r3, #0
 800c518:	d013      	beq.n	800c542 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c51e:	4a13      	ldr	r2, [pc, #76]	@ (800c56c <HAL_UART_IRQHandler+0x29c>)
 800c520:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c526:	4618      	mov	r0, r3
 800c528:	f7fa ff96 	bl	8007458 <HAL_DMA_Abort_IT>
 800c52c:	4603      	mov	r3, r0
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d017      	beq.n	800c562 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c538:	687a      	ldr	r2, [r7, #4]
 800c53a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800c53c:	4610      	mov	r0, r2
 800c53e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c540:	e00f      	b.n	800c562 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c542:	6878      	ldr	r0, [r7, #4]
 800c544:	f000 f9cc 	bl	800c8e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c548:	e00b      	b.n	800c562 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c54a:	6878      	ldr	r0, [r7, #4]
 800c54c:	f000 f9c8 	bl	800c8e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c550:	e007      	b.n	800c562 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c552:	6878      	ldr	r0, [r7, #4]
 800c554:	f000 f9c4 	bl	800c8e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2200      	movs	r2, #0
 800c55c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800c560:	e195      	b.n	800c88e <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c562:	bf00      	nop
    return;
 800c564:	e193      	b.n	800c88e <HAL_UART_IRQHandler+0x5be>
 800c566:	bf00      	nop
 800c568:	04000120 	.word	0x04000120
 800c56c:	0800d6d3 	.word	0x0800d6d3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c574:	2b01      	cmp	r3, #1
 800c576:	f040 814e 	bne.w	800c816 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c57a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c57e:	f003 0310 	and.w	r3, r3, #16
 800c582:	2b00      	cmp	r3, #0
 800c584:	f000 8147 	beq.w	800c816 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c588:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c58c:	f003 0310 	and.w	r3, r3, #16
 800c590:	2b00      	cmp	r3, #0
 800c592:	f000 8140 	beq.w	800c816 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	2210      	movs	r2, #16
 800c59c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	689b      	ldr	r3, [r3, #8]
 800c5a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5a8:	2b40      	cmp	r3, #64	@ 0x40
 800c5aa:	f040 80b8 	bne.w	800c71e <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	685b      	ldr	r3, [r3, #4]
 800c5b6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c5ba:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	f000 8167 	beq.w	800c892 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c5ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c5ce:	429a      	cmp	r2, r3
 800c5d0:	f080 815f 	bcs.w	800c892 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c5da:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	f003 0320 	and.w	r3, r3, #32
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	f040 8086 	bne.w	800c6fc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c5fc:	e853 3f00 	ldrex	r3, [r3]
 800c600:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c604:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c608:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c60c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	461a      	mov	r2, r3
 800c616:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c61a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c61e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c622:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c626:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c62a:	e841 2300 	strex	r3, r2, [r1]
 800c62e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c632:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c636:	2b00      	cmp	r3, #0
 800c638:	d1da      	bne.n	800c5f0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	3308      	adds	r3, #8
 800c640:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c642:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c644:	e853 3f00 	ldrex	r3, [r3]
 800c648:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c64a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c64c:	f023 0301 	bic.w	r3, r3, #1
 800c650:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	3308      	adds	r3, #8
 800c65a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c65e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c662:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c664:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c666:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c66a:	e841 2300 	strex	r3, r2, [r1]
 800c66e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c670:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c672:	2b00      	cmp	r3, #0
 800c674:	d1e1      	bne.n	800c63a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	3308      	adds	r3, #8
 800c67c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c67e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c680:	e853 3f00 	ldrex	r3, [r3]
 800c684:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c686:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c688:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c68c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	3308      	adds	r3, #8
 800c696:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c69a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c69c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c69e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c6a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c6a2:	e841 2300 	strex	r3, r2, [r1]
 800c6a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c6a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d1e3      	bne.n	800c676 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	2220      	movs	r2, #32
 800c6b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6c4:	e853 3f00 	ldrex	r3, [r3]
 800c6c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c6ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c6cc:	f023 0310 	bic.w	r3, r3, #16
 800c6d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	461a      	mov	r2, r3
 800c6da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c6de:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c6e0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c6e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c6e6:	e841 2300 	strex	r3, r2, [r1]
 800c6ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c6ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d1e4      	bne.n	800c6bc <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f7fa fe70 	bl	80073dc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	2202      	movs	r2, #2
 800c700:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c70e:	b29b      	uxth	r3, r3
 800c710:	1ad3      	subs	r3, r2, r3
 800c712:	b29b      	uxth	r3, r3
 800c714:	4619      	mov	r1, r3
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f000 f8ec 	bl	800c8f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c71c:	e0b9      	b.n	800c892 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c72a:	b29b      	uxth	r3, r3
 800c72c:	1ad3      	subs	r3, r2, r3
 800c72e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c738:	b29b      	uxth	r3, r3
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	f000 80ab 	beq.w	800c896 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 800c740:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c744:	2b00      	cmp	r3, #0
 800c746:	f000 80a6 	beq.w	800c896 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c752:	e853 3f00 	ldrex	r3, [r3]
 800c756:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c758:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c75a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c75e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	461a      	mov	r2, r3
 800c768:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c76c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c76e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c770:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c772:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c774:	e841 2300 	strex	r3, r2, [r1]
 800c778:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c77a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d1e4      	bne.n	800c74a <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	3308      	adds	r3, #8
 800c786:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c78a:	e853 3f00 	ldrex	r3, [r3]
 800c78e:	623b      	str	r3, [r7, #32]
   return(result);
 800c790:	6a3b      	ldr	r3, [r7, #32]
 800c792:	f023 0301 	bic.w	r3, r3, #1
 800c796:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	3308      	adds	r3, #8
 800c7a0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c7a4:	633a      	str	r2, [r7, #48]	@ 0x30
 800c7a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c7aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7ac:	e841 2300 	strex	r3, r2, [r1]
 800c7b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c7b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d1e3      	bne.n	800c780 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2220      	movs	r2, #32
 800c7bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	2200      	movs	r2, #0
 800c7ca:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7d2:	693b      	ldr	r3, [r7, #16]
 800c7d4:	e853 3f00 	ldrex	r3, [r3]
 800c7d8:	60fb      	str	r3, [r7, #12]
   return(result);
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	f023 0310 	bic.w	r3, r3, #16
 800c7e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	461a      	mov	r2, r3
 800c7ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c7ee:	61fb      	str	r3, [r7, #28]
 800c7f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7f2:	69b9      	ldr	r1, [r7, #24]
 800c7f4:	69fa      	ldr	r2, [r7, #28]
 800c7f6:	e841 2300 	strex	r3, r2, [r1]
 800c7fa:	617b      	str	r3, [r7, #20]
   return(result);
 800c7fc:	697b      	ldr	r3, [r7, #20]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d1e4      	bne.n	800c7cc <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	2202      	movs	r2, #2
 800c806:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c808:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c80c:	4619      	mov	r1, r3
 800c80e:	6878      	ldr	r0, [r7, #4]
 800c810:	f000 f870 	bl	800c8f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c814:	e03f      	b.n	800c896 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c81a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d00e      	beq.n	800c840 <HAL_UART_IRQHandler+0x570>
 800c822:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d008      	beq.n	800c840 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c836:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c838:	6878      	ldr	r0, [r7, #4]
 800c83a:	f000 ff8a 	bl	800d752 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c83e:	e02d      	b.n	800c89c <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800c840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c844:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d00e      	beq.n	800c86a <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800c84c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c854:	2b00      	cmp	r3, #0
 800c856:	d008      	beq.n	800c86a <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d01c      	beq.n	800c89a <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c864:	6878      	ldr	r0, [r7, #4]
 800c866:	4798      	blx	r3
    }
    return;
 800c868:	e017      	b.n	800c89a <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c86a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c86e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c872:	2b00      	cmp	r3, #0
 800c874:	d012      	beq.n	800c89c <HAL_UART_IRQHandler+0x5cc>
 800c876:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c87a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d00c      	beq.n	800c89c <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800c882:	6878      	ldr	r0, [r7, #4]
 800c884:	f000 ff3b 	bl	800d6fe <UART_EndTransmit_IT>
    return;
 800c888:	e008      	b.n	800c89c <HAL_UART_IRQHandler+0x5cc>
      return;
 800c88a:	bf00      	nop
 800c88c:	e006      	b.n	800c89c <HAL_UART_IRQHandler+0x5cc>
    return;
 800c88e:	bf00      	nop
 800c890:	e004      	b.n	800c89c <HAL_UART_IRQHandler+0x5cc>
      return;
 800c892:	bf00      	nop
 800c894:	e002      	b.n	800c89c <HAL_UART_IRQHandler+0x5cc>
      return;
 800c896:	bf00      	nop
 800c898:	e000      	b.n	800c89c <HAL_UART_IRQHandler+0x5cc>
    return;
 800c89a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800c89c:	37e8      	adds	r7, #232	@ 0xe8
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	bd80      	pop	{r7, pc}
 800c8a2:	bf00      	nop

0800c8a4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c8a4:	b480      	push	{r7}
 800c8a6:	b083      	sub	sp, #12
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c8ac:	bf00      	nop
 800c8ae:	370c      	adds	r7, #12
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b6:	4770      	bx	lr

0800c8b8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c8b8:	b480      	push	{r7}
 800c8ba:	b083      	sub	sp, #12
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c8c0:	bf00      	nop
 800c8c2:	370c      	adds	r7, #12
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ca:	4770      	bx	lr

0800c8cc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c8cc:	b480      	push	{r7}
 800c8ce:	b083      	sub	sp, #12
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c8d4:	bf00      	nop
 800c8d6:	370c      	adds	r7, #12
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8de:	4770      	bx	lr

0800c8e0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c8e0:	b480      	push	{r7}
 800c8e2:	b083      	sub	sp, #12
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c8e8:	bf00      	nop
 800c8ea:	370c      	adds	r7, #12
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f2:	4770      	bx	lr

0800c8f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c8f4:	b480      	push	{r7}
 800c8f6:	b083      	sub	sp, #12
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
 800c8fc:	460b      	mov	r3, r1
 800c8fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c900:	bf00      	nop
 800c902:	370c      	adds	r7, #12
 800c904:	46bd      	mov	sp, r7
 800c906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90a:	4770      	bx	lr

0800c90c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c90c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c910:	b08a      	sub	sp, #40	@ 0x28
 800c912:	af00      	add	r7, sp, #0
 800c914:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c916:	2300      	movs	r3, #0
 800c918:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	689a      	ldr	r2, [r3, #8]
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	691b      	ldr	r3, [r3, #16]
 800c924:	431a      	orrs	r2, r3
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	695b      	ldr	r3, [r3, #20]
 800c92a:	431a      	orrs	r2, r3
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	69db      	ldr	r3, [r3, #28]
 800c930:	4313      	orrs	r3, r2
 800c932:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	681a      	ldr	r2, [r3, #0]
 800c93a:	4ba4      	ldr	r3, [pc, #656]	@ (800cbcc <UART_SetConfig+0x2c0>)
 800c93c:	4013      	ands	r3, r2
 800c93e:	68fa      	ldr	r2, [r7, #12]
 800c940:	6812      	ldr	r2, [r2, #0]
 800c942:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c944:	430b      	orrs	r3, r1
 800c946:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	685b      	ldr	r3, [r3, #4]
 800c94e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	68da      	ldr	r2, [r3, #12]
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	430a      	orrs	r2, r1
 800c95c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	699b      	ldr	r3, [r3, #24]
 800c962:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	4a99      	ldr	r2, [pc, #612]	@ (800cbd0 <UART_SetConfig+0x2c4>)
 800c96a:	4293      	cmp	r3, r2
 800c96c:	d004      	beq.n	800c978 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	6a1b      	ldr	r3, [r3, #32]
 800c972:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c974:	4313      	orrs	r3, r2
 800c976:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	689b      	ldr	r3, [r3, #8]
 800c97e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c988:	430a      	orrs	r2, r1
 800c98a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	4a90      	ldr	r2, [pc, #576]	@ (800cbd4 <UART_SetConfig+0x2c8>)
 800c992:	4293      	cmp	r3, r2
 800c994:	d126      	bne.n	800c9e4 <UART_SetConfig+0xd8>
 800c996:	4b90      	ldr	r3, [pc, #576]	@ (800cbd8 <UART_SetConfig+0x2cc>)
 800c998:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c99c:	f003 0303 	and.w	r3, r3, #3
 800c9a0:	2b03      	cmp	r3, #3
 800c9a2:	d81b      	bhi.n	800c9dc <UART_SetConfig+0xd0>
 800c9a4:	a201      	add	r2, pc, #4	@ (adr r2, 800c9ac <UART_SetConfig+0xa0>)
 800c9a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9aa:	bf00      	nop
 800c9ac:	0800c9bd 	.word	0x0800c9bd
 800c9b0:	0800c9cd 	.word	0x0800c9cd
 800c9b4:	0800c9c5 	.word	0x0800c9c5
 800c9b8:	0800c9d5 	.word	0x0800c9d5
 800c9bc:	2301      	movs	r3, #1
 800c9be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c9c2:	e116      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800c9c4:	2302      	movs	r3, #2
 800c9c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c9ca:	e112      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800c9cc:	2304      	movs	r3, #4
 800c9ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c9d2:	e10e      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800c9d4:	2308      	movs	r3, #8
 800c9d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c9da:	e10a      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800c9dc:	2310      	movs	r3, #16
 800c9de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c9e2:	e106      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	4a7c      	ldr	r2, [pc, #496]	@ (800cbdc <UART_SetConfig+0x2d0>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d138      	bne.n	800ca60 <UART_SetConfig+0x154>
 800c9ee:	4b7a      	ldr	r3, [pc, #488]	@ (800cbd8 <UART_SetConfig+0x2cc>)
 800c9f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9f4:	f003 030c 	and.w	r3, r3, #12
 800c9f8:	2b0c      	cmp	r3, #12
 800c9fa:	d82d      	bhi.n	800ca58 <UART_SetConfig+0x14c>
 800c9fc:	a201      	add	r2, pc, #4	@ (adr r2, 800ca04 <UART_SetConfig+0xf8>)
 800c9fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca02:	bf00      	nop
 800ca04:	0800ca39 	.word	0x0800ca39
 800ca08:	0800ca59 	.word	0x0800ca59
 800ca0c:	0800ca59 	.word	0x0800ca59
 800ca10:	0800ca59 	.word	0x0800ca59
 800ca14:	0800ca49 	.word	0x0800ca49
 800ca18:	0800ca59 	.word	0x0800ca59
 800ca1c:	0800ca59 	.word	0x0800ca59
 800ca20:	0800ca59 	.word	0x0800ca59
 800ca24:	0800ca41 	.word	0x0800ca41
 800ca28:	0800ca59 	.word	0x0800ca59
 800ca2c:	0800ca59 	.word	0x0800ca59
 800ca30:	0800ca59 	.word	0x0800ca59
 800ca34:	0800ca51 	.word	0x0800ca51
 800ca38:	2300      	movs	r3, #0
 800ca3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ca3e:	e0d8      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800ca40:	2302      	movs	r3, #2
 800ca42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ca46:	e0d4      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800ca48:	2304      	movs	r3, #4
 800ca4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ca4e:	e0d0      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800ca50:	2308      	movs	r3, #8
 800ca52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ca56:	e0cc      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800ca58:	2310      	movs	r3, #16
 800ca5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ca5e:	e0c8      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	4a5e      	ldr	r2, [pc, #376]	@ (800cbe0 <UART_SetConfig+0x2d4>)
 800ca66:	4293      	cmp	r3, r2
 800ca68:	d125      	bne.n	800cab6 <UART_SetConfig+0x1aa>
 800ca6a:	4b5b      	ldr	r3, [pc, #364]	@ (800cbd8 <UART_SetConfig+0x2cc>)
 800ca6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca70:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ca74:	2b30      	cmp	r3, #48	@ 0x30
 800ca76:	d016      	beq.n	800caa6 <UART_SetConfig+0x19a>
 800ca78:	2b30      	cmp	r3, #48	@ 0x30
 800ca7a:	d818      	bhi.n	800caae <UART_SetConfig+0x1a2>
 800ca7c:	2b20      	cmp	r3, #32
 800ca7e:	d00a      	beq.n	800ca96 <UART_SetConfig+0x18a>
 800ca80:	2b20      	cmp	r3, #32
 800ca82:	d814      	bhi.n	800caae <UART_SetConfig+0x1a2>
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d002      	beq.n	800ca8e <UART_SetConfig+0x182>
 800ca88:	2b10      	cmp	r3, #16
 800ca8a:	d008      	beq.n	800ca9e <UART_SetConfig+0x192>
 800ca8c:	e00f      	b.n	800caae <UART_SetConfig+0x1a2>
 800ca8e:	2300      	movs	r3, #0
 800ca90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ca94:	e0ad      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800ca96:	2302      	movs	r3, #2
 800ca98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ca9c:	e0a9      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800ca9e:	2304      	movs	r3, #4
 800caa0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800caa4:	e0a5      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800caa6:	2308      	movs	r3, #8
 800caa8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800caac:	e0a1      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800caae:	2310      	movs	r3, #16
 800cab0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cab4:	e09d      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	4a4a      	ldr	r2, [pc, #296]	@ (800cbe4 <UART_SetConfig+0x2d8>)
 800cabc:	4293      	cmp	r3, r2
 800cabe:	d125      	bne.n	800cb0c <UART_SetConfig+0x200>
 800cac0:	4b45      	ldr	r3, [pc, #276]	@ (800cbd8 <UART_SetConfig+0x2cc>)
 800cac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cac6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800caca:	2bc0      	cmp	r3, #192	@ 0xc0
 800cacc:	d016      	beq.n	800cafc <UART_SetConfig+0x1f0>
 800cace:	2bc0      	cmp	r3, #192	@ 0xc0
 800cad0:	d818      	bhi.n	800cb04 <UART_SetConfig+0x1f8>
 800cad2:	2b80      	cmp	r3, #128	@ 0x80
 800cad4:	d00a      	beq.n	800caec <UART_SetConfig+0x1e0>
 800cad6:	2b80      	cmp	r3, #128	@ 0x80
 800cad8:	d814      	bhi.n	800cb04 <UART_SetConfig+0x1f8>
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d002      	beq.n	800cae4 <UART_SetConfig+0x1d8>
 800cade:	2b40      	cmp	r3, #64	@ 0x40
 800cae0:	d008      	beq.n	800caf4 <UART_SetConfig+0x1e8>
 800cae2:	e00f      	b.n	800cb04 <UART_SetConfig+0x1f8>
 800cae4:	2300      	movs	r3, #0
 800cae6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800caea:	e082      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800caec:	2302      	movs	r3, #2
 800caee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800caf2:	e07e      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800caf4:	2304      	movs	r3, #4
 800caf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cafa:	e07a      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800cafc:	2308      	movs	r3, #8
 800cafe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cb02:	e076      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800cb04:	2310      	movs	r3, #16
 800cb06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cb0a:	e072      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	4a35      	ldr	r2, [pc, #212]	@ (800cbe8 <UART_SetConfig+0x2dc>)
 800cb12:	4293      	cmp	r3, r2
 800cb14:	d12a      	bne.n	800cb6c <UART_SetConfig+0x260>
 800cb16:	4b30      	ldr	r3, [pc, #192]	@ (800cbd8 <UART_SetConfig+0x2cc>)
 800cb18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cb1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cb20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cb24:	d01a      	beq.n	800cb5c <UART_SetConfig+0x250>
 800cb26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cb2a:	d81b      	bhi.n	800cb64 <UART_SetConfig+0x258>
 800cb2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cb30:	d00c      	beq.n	800cb4c <UART_SetConfig+0x240>
 800cb32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cb36:	d815      	bhi.n	800cb64 <UART_SetConfig+0x258>
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d003      	beq.n	800cb44 <UART_SetConfig+0x238>
 800cb3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cb40:	d008      	beq.n	800cb54 <UART_SetConfig+0x248>
 800cb42:	e00f      	b.n	800cb64 <UART_SetConfig+0x258>
 800cb44:	2300      	movs	r3, #0
 800cb46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cb4a:	e052      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800cb4c:	2302      	movs	r3, #2
 800cb4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cb52:	e04e      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800cb54:	2304      	movs	r3, #4
 800cb56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cb5a:	e04a      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800cb5c:	2308      	movs	r3, #8
 800cb5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cb62:	e046      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800cb64:	2310      	movs	r3, #16
 800cb66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cb6a:	e042      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	4a17      	ldr	r2, [pc, #92]	@ (800cbd0 <UART_SetConfig+0x2c4>)
 800cb72:	4293      	cmp	r3, r2
 800cb74:	d13a      	bne.n	800cbec <UART_SetConfig+0x2e0>
 800cb76:	4b18      	ldr	r3, [pc, #96]	@ (800cbd8 <UART_SetConfig+0x2cc>)
 800cb78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cb7c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800cb80:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cb84:	d01a      	beq.n	800cbbc <UART_SetConfig+0x2b0>
 800cb86:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cb8a:	d81b      	bhi.n	800cbc4 <UART_SetConfig+0x2b8>
 800cb8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cb90:	d00c      	beq.n	800cbac <UART_SetConfig+0x2a0>
 800cb92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cb96:	d815      	bhi.n	800cbc4 <UART_SetConfig+0x2b8>
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d003      	beq.n	800cba4 <UART_SetConfig+0x298>
 800cb9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cba0:	d008      	beq.n	800cbb4 <UART_SetConfig+0x2a8>
 800cba2:	e00f      	b.n	800cbc4 <UART_SetConfig+0x2b8>
 800cba4:	2300      	movs	r3, #0
 800cba6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cbaa:	e022      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800cbac:	2302      	movs	r3, #2
 800cbae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cbb2:	e01e      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800cbb4:	2304      	movs	r3, #4
 800cbb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cbba:	e01a      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800cbbc:	2308      	movs	r3, #8
 800cbbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cbc2:	e016      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800cbc4:	2310      	movs	r3, #16
 800cbc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cbca:	e012      	b.n	800cbf2 <UART_SetConfig+0x2e6>
 800cbcc:	efff69f3 	.word	0xefff69f3
 800cbd0:	40008000 	.word	0x40008000
 800cbd4:	40013800 	.word	0x40013800
 800cbd8:	40021000 	.word	0x40021000
 800cbdc:	40004400 	.word	0x40004400
 800cbe0:	40004800 	.word	0x40004800
 800cbe4:	40004c00 	.word	0x40004c00
 800cbe8:	40005000 	.word	0x40005000
 800cbec:	2310      	movs	r3, #16
 800cbee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	4a9f      	ldr	r2, [pc, #636]	@ (800ce74 <UART_SetConfig+0x568>)
 800cbf8:	4293      	cmp	r3, r2
 800cbfa:	d17a      	bne.n	800ccf2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cbfc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800cc00:	2b08      	cmp	r3, #8
 800cc02:	d824      	bhi.n	800cc4e <UART_SetConfig+0x342>
 800cc04:	a201      	add	r2, pc, #4	@ (adr r2, 800cc0c <UART_SetConfig+0x300>)
 800cc06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc0a:	bf00      	nop
 800cc0c:	0800cc31 	.word	0x0800cc31
 800cc10:	0800cc4f 	.word	0x0800cc4f
 800cc14:	0800cc39 	.word	0x0800cc39
 800cc18:	0800cc4f 	.word	0x0800cc4f
 800cc1c:	0800cc3f 	.word	0x0800cc3f
 800cc20:	0800cc4f 	.word	0x0800cc4f
 800cc24:	0800cc4f 	.word	0x0800cc4f
 800cc28:	0800cc4f 	.word	0x0800cc4f
 800cc2c:	0800cc47 	.word	0x0800cc47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cc30:	f7fe f972 	bl	800af18 <HAL_RCC_GetPCLK1Freq>
 800cc34:	61f8      	str	r0, [r7, #28]
        break;
 800cc36:	e010      	b.n	800cc5a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cc38:	4b8f      	ldr	r3, [pc, #572]	@ (800ce78 <UART_SetConfig+0x56c>)
 800cc3a:	61fb      	str	r3, [r7, #28]
        break;
 800cc3c:	e00d      	b.n	800cc5a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cc3e:	f7fe f8d3 	bl	800ade8 <HAL_RCC_GetSysClockFreq>
 800cc42:	61f8      	str	r0, [r7, #28]
        break;
 800cc44:	e009      	b.n	800cc5a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cc46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cc4a:	61fb      	str	r3, [r7, #28]
        break;
 800cc4c:	e005      	b.n	800cc5a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800cc4e:	2300      	movs	r3, #0
 800cc50:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800cc52:	2301      	movs	r3, #1
 800cc54:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800cc58:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800cc5a:	69fb      	ldr	r3, [r7, #28]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	f000 80fb 	beq.w	800ce58 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	685a      	ldr	r2, [r3, #4]
 800cc66:	4613      	mov	r3, r2
 800cc68:	005b      	lsls	r3, r3, #1
 800cc6a:	4413      	add	r3, r2
 800cc6c:	69fa      	ldr	r2, [r7, #28]
 800cc6e:	429a      	cmp	r2, r3
 800cc70:	d305      	bcc.n	800cc7e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	685b      	ldr	r3, [r3, #4]
 800cc76:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800cc78:	69fa      	ldr	r2, [r7, #28]
 800cc7a:	429a      	cmp	r2, r3
 800cc7c:	d903      	bls.n	800cc86 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800cc7e:	2301      	movs	r3, #1
 800cc80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800cc84:	e0e8      	b.n	800ce58 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800cc86:	69fb      	ldr	r3, [r7, #28]
 800cc88:	2200      	movs	r2, #0
 800cc8a:	461c      	mov	r4, r3
 800cc8c:	4615      	mov	r5, r2
 800cc8e:	f04f 0200 	mov.w	r2, #0
 800cc92:	f04f 0300 	mov.w	r3, #0
 800cc96:	022b      	lsls	r3, r5, #8
 800cc98:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800cc9c:	0222      	lsls	r2, r4, #8
 800cc9e:	68f9      	ldr	r1, [r7, #12]
 800cca0:	6849      	ldr	r1, [r1, #4]
 800cca2:	0849      	lsrs	r1, r1, #1
 800cca4:	2000      	movs	r0, #0
 800cca6:	4688      	mov	r8, r1
 800cca8:	4681      	mov	r9, r0
 800ccaa:	eb12 0a08 	adds.w	sl, r2, r8
 800ccae:	eb43 0b09 	adc.w	fp, r3, r9
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	685b      	ldr	r3, [r3, #4]
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	603b      	str	r3, [r7, #0]
 800ccba:	607a      	str	r2, [r7, #4]
 800ccbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ccc0:	4650      	mov	r0, sl
 800ccc2:	4659      	mov	r1, fp
 800ccc4:	f7f3 fa92 	bl	80001ec <__aeabi_uldivmod>
 800ccc8:	4602      	mov	r2, r0
 800ccca:	460b      	mov	r3, r1
 800cccc:	4613      	mov	r3, r2
 800ccce:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ccd0:	69bb      	ldr	r3, [r7, #24]
 800ccd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ccd6:	d308      	bcc.n	800ccea <UART_SetConfig+0x3de>
 800ccd8:	69bb      	ldr	r3, [r7, #24]
 800ccda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ccde:	d204      	bcs.n	800ccea <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	69ba      	ldr	r2, [r7, #24]
 800cce6:	60da      	str	r2, [r3, #12]
 800cce8:	e0b6      	b.n	800ce58 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800ccea:	2301      	movs	r3, #1
 800ccec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800ccf0:	e0b2      	b.n	800ce58 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	69db      	ldr	r3, [r3, #28]
 800ccf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ccfa:	d15e      	bne.n	800cdba <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800ccfc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800cd00:	2b08      	cmp	r3, #8
 800cd02:	d828      	bhi.n	800cd56 <UART_SetConfig+0x44a>
 800cd04:	a201      	add	r2, pc, #4	@ (adr r2, 800cd0c <UART_SetConfig+0x400>)
 800cd06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd0a:	bf00      	nop
 800cd0c:	0800cd31 	.word	0x0800cd31
 800cd10:	0800cd39 	.word	0x0800cd39
 800cd14:	0800cd41 	.word	0x0800cd41
 800cd18:	0800cd57 	.word	0x0800cd57
 800cd1c:	0800cd47 	.word	0x0800cd47
 800cd20:	0800cd57 	.word	0x0800cd57
 800cd24:	0800cd57 	.word	0x0800cd57
 800cd28:	0800cd57 	.word	0x0800cd57
 800cd2c:	0800cd4f 	.word	0x0800cd4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cd30:	f7fe f8f2 	bl	800af18 <HAL_RCC_GetPCLK1Freq>
 800cd34:	61f8      	str	r0, [r7, #28]
        break;
 800cd36:	e014      	b.n	800cd62 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cd38:	f7fe f904 	bl	800af44 <HAL_RCC_GetPCLK2Freq>
 800cd3c:	61f8      	str	r0, [r7, #28]
        break;
 800cd3e:	e010      	b.n	800cd62 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cd40:	4b4d      	ldr	r3, [pc, #308]	@ (800ce78 <UART_SetConfig+0x56c>)
 800cd42:	61fb      	str	r3, [r7, #28]
        break;
 800cd44:	e00d      	b.n	800cd62 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cd46:	f7fe f84f 	bl	800ade8 <HAL_RCC_GetSysClockFreq>
 800cd4a:	61f8      	str	r0, [r7, #28]
        break;
 800cd4c:	e009      	b.n	800cd62 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cd4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cd52:	61fb      	str	r3, [r7, #28]
        break;
 800cd54:	e005      	b.n	800cd62 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800cd56:	2300      	movs	r3, #0
 800cd58:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800cd5a:	2301      	movs	r3, #1
 800cd5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800cd60:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800cd62:	69fb      	ldr	r3, [r7, #28]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d077      	beq.n	800ce58 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800cd68:	69fb      	ldr	r3, [r7, #28]
 800cd6a:	005a      	lsls	r2, r3, #1
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	685b      	ldr	r3, [r3, #4]
 800cd70:	085b      	lsrs	r3, r3, #1
 800cd72:	441a      	add	r2, r3
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	685b      	ldr	r3, [r3, #4]
 800cd78:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd7c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cd7e:	69bb      	ldr	r3, [r7, #24]
 800cd80:	2b0f      	cmp	r3, #15
 800cd82:	d916      	bls.n	800cdb2 <UART_SetConfig+0x4a6>
 800cd84:	69bb      	ldr	r3, [r7, #24]
 800cd86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cd8a:	d212      	bcs.n	800cdb2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800cd8c:	69bb      	ldr	r3, [r7, #24]
 800cd8e:	b29b      	uxth	r3, r3
 800cd90:	f023 030f 	bic.w	r3, r3, #15
 800cd94:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cd96:	69bb      	ldr	r3, [r7, #24]
 800cd98:	085b      	lsrs	r3, r3, #1
 800cd9a:	b29b      	uxth	r3, r3
 800cd9c:	f003 0307 	and.w	r3, r3, #7
 800cda0:	b29a      	uxth	r2, r3
 800cda2:	8afb      	ldrh	r3, [r7, #22]
 800cda4:	4313      	orrs	r3, r2
 800cda6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	8afa      	ldrh	r2, [r7, #22]
 800cdae:	60da      	str	r2, [r3, #12]
 800cdb0:	e052      	b.n	800ce58 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800cdb2:	2301      	movs	r3, #1
 800cdb4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800cdb8:	e04e      	b.n	800ce58 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800cdba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800cdbe:	2b08      	cmp	r3, #8
 800cdc0:	d827      	bhi.n	800ce12 <UART_SetConfig+0x506>
 800cdc2:	a201      	add	r2, pc, #4	@ (adr r2, 800cdc8 <UART_SetConfig+0x4bc>)
 800cdc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdc8:	0800cded 	.word	0x0800cded
 800cdcc:	0800cdf5 	.word	0x0800cdf5
 800cdd0:	0800cdfd 	.word	0x0800cdfd
 800cdd4:	0800ce13 	.word	0x0800ce13
 800cdd8:	0800ce03 	.word	0x0800ce03
 800cddc:	0800ce13 	.word	0x0800ce13
 800cde0:	0800ce13 	.word	0x0800ce13
 800cde4:	0800ce13 	.word	0x0800ce13
 800cde8:	0800ce0b 	.word	0x0800ce0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cdec:	f7fe f894 	bl	800af18 <HAL_RCC_GetPCLK1Freq>
 800cdf0:	61f8      	str	r0, [r7, #28]
        break;
 800cdf2:	e014      	b.n	800ce1e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cdf4:	f7fe f8a6 	bl	800af44 <HAL_RCC_GetPCLK2Freq>
 800cdf8:	61f8      	str	r0, [r7, #28]
        break;
 800cdfa:	e010      	b.n	800ce1e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cdfc:	4b1e      	ldr	r3, [pc, #120]	@ (800ce78 <UART_SetConfig+0x56c>)
 800cdfe:	61fb      	str	r3, [r7, #28]
        break;
 800ce00:	e00d      	b.n	800ce1e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ce02:	f7fd fff1 	bl	800ade8 <HAL_RCC_GetSysClockFreq>
 800ce06:	61f8      	str	r0, [r7, #28]
        break;
 800ce08:	e009      	b.n	800ce1e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ce0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ce0e:	61fb      	str	r3, [r7, #28]
        break;
 800ce10:	e005      	b.n	800ce1e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800ce12:	2300      	movs	r3, #0
 800ce14:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ce16:	2301      	movs	r3, #1
 800ce18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800ce1c:	bf00      	nop
    }

    if (pclk != 0U)
 800ce1e:	69fb      	ldr	r3, [r7, #28]
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d019      	beq.n	800ce58 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	685b      	ldr	r3, [r3, #4]
 800ce28:	085a      	lsrs	r2, r3, #1
 800ce2a:	69fb      	ldr	r3, [r7, #28]
 800ce2c:	441a      	add	r2, r3
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	685b      	ldr	r3, [r3, #4]
 800ce32:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce36:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ce38:	69bb      	ldr	r3, [r7, #24]
 800ce3a:	2b0f      	cmp	r3, #15
 800ce3c:	d909      	bls.n	800ce52 <UART_SetConfig+0x546>
 800ce3e:	69bb      	ldr	r3, [r7, #24]
 800ce40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce44:	d205      	bcs.n	800ce52 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ce46:	69bb      	ldr	r3, [r7, #24]
 800ce48:	b29a      	uxth	r2, r3
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	60da      	str	r2, [r3, #12]
 800ce50:	e002      	b.n	800ce58 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800ce52:	2301      	movs	r3, #1
 800ce54:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	2200      	movs	r2, #0
 800ce5c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	2200      	movs	r2, #0
 800ce62:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800ce64:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800ce68:	4618      	mov	r0, r3
 800ce6a:	3728      	adds	r7, #40	@ 0x28
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ce72:	bf00      	nop
 800ce74:	40008000 	.word	0x40008000
 800ce78:	00f42400 	.word	0x00f42400

0800ce7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ce7c:	b480      	push	{r7}
 800ce7e:	b083      	sub	sp, #12
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce88:	f003 0308 	and.w	r3, r3, #8
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d00a      	beq.n	800cea6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	685b      	ldr	r3, [r3, #4]
 800ce96:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	430a      	orrs	r2, r1
 800cea4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ceaa:	f003 0301 	and.w	r3, r3, #1
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d00a      	beq.n	800cec8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	685b      	ldr	r3, [r3, #4]
 800ceb8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	430a      	orrs	r2, r1
 800cec6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cecc:	f003 0302 	and.w	r3, r3, #2
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d00a      	beq.n	800ceea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	685b      	ldr	r3, [r3, #4]
 800ceda:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	430a      	orrs	r2, r1
 800cee8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ceee:	f003 0304 	and.w	r3, r3, #4
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d00a      	beq.n	800cf0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	685b      	ldr	r3, [r3, #4]
 800cefc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	430a      	orrs	r2, r1
 800cf0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf10:	f003 0310 	and.w	r3, r3, #16
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d00a      	beq.n	800cf2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	689b      	ldr	r3, [r3, #8]
 800cf1e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	430a      	orrs	r2, r1
 800cf2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf32:	f003 0320 	and.w	r3, r3, #32
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d00a      	beq.n	800cf50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	689b      	ldr	r3, [r3, #8]
 800cf40:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	430a      	orrs	r2, r1
 800cf4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d01a      	beq.n	800cf92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	685b      	ldr	r3, [r3, #4]
 800cf62:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	430a      	orrs	r2, r1
 800cf70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cf7a:	d10a      	bne.n	800cf92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	685b      	ldr	r3, [r3, #4]
 800cf82:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	430a      	orrs	r2, r1
 800cf90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d00a      	beq.n	800cfb4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	685b      	ldr	r3, [r3, #4]
 800cfa4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	430a      	orrs	r2, r1
 800cfb2:	605a      	str	r2, [r3, #4]
  }
}
 800cfb4:	bf00      	nop
 800cfb6:	370c      	adds	r7, #12
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfbe:	4770      	bx	lr

0800cfc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b098      	sub	sp, #96	@ 0x60
 800cfc4:	af02      	add	r7, sp, #8
 800cfc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	2200      	movs	r2, #0
 800cfcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cfd0:	f7f8 fa6a 	bl	80054a8 <HAL_GetTick>
 800cfd4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	f003 0308 	and.w	r3, r3, #8
 800cfe0:	2b08      	cmp	r3, #8
 800cfe2:	d12e      	bne.n	800d042 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cfe4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cfe8:	9300      	str	r3, [sp, #0]
 800cfea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cfec:	2200      	movs	r2, #0
 800cfee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800cff2:	6878      	ldr	r0, [r7, #4]
 800cff4:	f000 f88c 	bl	800d110 <UART_WaitOnFlagUntilTimeout>
 800cff8:	4603      	mov	r3, r0
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d021      	beq.n	800d042 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d006:	e853 3f00 	ldrex	r3, [r3]
 800d00a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d00c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d00e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d012:	653b      	str	r3, [r7, #80]	@ 0x50
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	461a      	mov	r2, r3
 800d01a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d01c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d01e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d020:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d022:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d024:	e841 2300 	strex	r3, r2, [r1]
 800d028:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d02a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d1e6      	bne.n	800cffe <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	2220      	movs	r2, #32
 800d034:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	2200      	movs	r2, #0
 800d03a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d03e:	2303      	movs	r3, #3
 800d040:	e062      	b.n	800d108 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	f003 0304 	and.w	r3, r3, #4
 800d04c:	2b04      	cmp	r3, #4
 800d04e:	d149      	bne.n	800d0e4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d050:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d054:	9300      	str	r3, [sp, #0]
 800d056:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d058:	2200      	movs	r2, #0
 800d05a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d05e:	6878      	ldr	r0, [r7, #4]
 800d060:	f000 f856 	bl	800d110 <UART_WaitOnFlagUntilTimeout>
 800d064:	4603      	mov	r3, r0
 800d066:	2b00      	cmp	r3, #0
 800d068:	d03c      	beq.n	800d0e4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d072:	e853 3f00 	ldrex	r3, [r3]
 800d076:	623b      	str	r3, [r7, #32]
   return(result);
 800d078:	6a3b      	ldr	r3, [r7, #32]
 800d07a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d07e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	461a      	mov	r2, r3
 800d086:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d088:	633b      	str	r3, [r7, #48]	@ 0x30
 800d08a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d08c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d08e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d090:	e841 2300 	strex	r3, r2, [r1]
 800d094:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d1e6      	bne.n	800d06a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	3308      	adds	r3, #8
 800d0a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0a4:	693b      	ldr	r3, [r7, #16]
 800d0a6:	e853 3f00 	ldrex	r3, [r3]
 800d0aa:	60fb      	str	r3, [r7, #12]
   return(result);
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	f023 0301 	bic.w	r3, r3, #1
 800d0b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	3308      	adds	r3, #8
 800d0ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d0bc:	61fa      	str	r2, [r7, #28]
 800d0be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0c0:	69b9      	ldr	r1, [r7, #24]
 800d0c2:	69fa      	ldr	r2, [r7, #28]
 800d0c4:	e841 2300 	strex	r3, r2, [r1]
 800d0c8:	617b      	str	r3, [r7, #20]
   return(result);
 800d0ca:	697b      	ldr	r3, [r7, #20]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d1e5      	bne.n	800d09c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	2220      	movs	r2, #32
 800d0d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	2200      	movs	r2, #0
 800d0dc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d0e0:	2303      	movs	r3, #3
 800d0e2:	e011      	b.n	800d108 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	2220      	movs	r2, #32
 800d0e8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	2220      	movs	r2, #32
 800d0ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	2200      	movs	r2, #0
 800d0f6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	2200      	movs	r2, #0
 800d0fc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	2200      	movs	r2, #0
 800d102:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800d106:	2300      	movs	r3, #0
}
 800d108:	4618      	mov	r0, r3
 800d10a:	3758      	adds	r7, #88	@ 0x58
 800d10c:	46bd      	mov	sp, r7
 800d10e:	bd80      	pop	{r7, pc}

0800d110 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b084      	sub	sp, #16
 800d114:	af00      	add	r7, sp, #0
 800d116:	60f8      	str	r0, [r7, #12]
 800d118:	60b9      	str	r1, [r7, #8]
 800d11a:	603b      	str	r3, [r7, #0]
 800d11c:	4613      	mov	r3, r2
 800d11e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d120:	e049      	b.n	800d1b6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d122:	69bb      	ldr	r3, [r7, #24]
 800d124:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d128:	d045      	beq.n	800d1b6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d12a:	f7f8 f9bd 	bl	80054a8 <HAL_GetTick>
 800d12e:	4602      	mov	r2, r0
 800d130:	683b      	ldr	r3, [r7, #0]
 800d132:	1ad3      	subs	r3, r2, r3
 800d134:	69ba      	ldr	r2, [r7, #24]
 800d136:	429a      	cmp	r2, r3
 800d138:	d302      	bcc.n	800d140 <UART_WaitOnFlagUntilTimeout+0x30>
 800d13a:	69bb      	ldr	r3, [r7, #24]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d101      	bne.n	800d144 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d140:	2303      	movs	r3, #3
 800d142:	e048      	b.n	800d1d6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	f003 0304 	and.w	r3, r3, #4
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d031      	beq.n	800d1b6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	69db      	ldr	r3, [r3, #28]
 800d158:	f003 0308 	and.w	r3, r3, #8
 800d15c:	2b08      	cmp	r3, #8
 800d15e:	d110      	bne.n	800d182 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	2208      	movs	r2, #8
 800d166:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d168:	68f8      	ldr	r0, [r7, #12]
 800d16a:	f000 f8ff 	bl	800d36c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	2208      	movs	r2, #8
 800d172:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	2200      	movs	r2, #0
 800d17a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800d17e:	2301      	movs	r3, #1
 800d180:	e029      	b.n	800d1d6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	69db      	ldr	r3, [r3, #28]
 800d188:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d18c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d190:	d111      	bne.n	800d1b6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d19a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d19c:	68f8      	ldr	r0, [r7, #12]
 800d19e:	f000 f8e5 	bl	800d36c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	2220      	movs	r2, #32
 800d1a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	2200      	movs	r2, #0
 800d1ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800d1b2:	2303      	movs	r3, #3
 800d1b4:	e00f      	b.n	800d1d6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	69da      	ldr	r2, [r3, #28]
 800d1bc:	68bb      	ldr	r3, [r7, #8]
 800d1be:	4013      	ands	r3, r2
 800d1c0:	68ba      	ldr	r2, [r7, #8]
 800d1c2:	429a      	cmp	r2, r3
 800d1c4:	bf0c      	ite	eq
 800d1c6:	2301      	moveq	r3, #1
 800d1c8:	2300      	movne	r3, #0
 800d1ca:	b2db      	uxtb	r3, r3
 800d1cc:	461a      	mov	r2, r3
 800d1ce:	79fb      	ldrb	r3, [r7, #7]
 800d1d0:	429a      	cmp	r2, r3
 800d1d2:	d0a6      	beq.n	800d122 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d1d4:	2300      	movs	r3, #0
}
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	3710      	adds	r7, #16
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	bd80      	pop	{r7, pc}
	...

0800d1e0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b096      	sub	sp, #88	@ 0x58
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	60f8      	str	r0, [r7, #12]
 800d1e8:	60b9      	str	r1, [r7, #8]
 800d1ea:	4613      	mov	r3, r2
 800d1ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	68ba      	ldr	r2, [r7, #8]
 800d1f2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	88fa      	ldrh	r2, [r7, #6]
 800d1f8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	2200      	movs	r2, #0
 800d200:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	2222      	movs	r2, #34	@ 0x22
 800d208:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d210:	2b00      	cmp	r3, #0
 800d212:	d028      	beq.n	800d266 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d218:	4a3e      	ldr	r2, [pc, #248]	@ (800d314 <UART_Start_Receive_DMA+0x134>)
 800d21a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d220:	4a3d      	ldr	r2, [pc, #244]	@ (800d318 <UART_Start_Receive_DMA+0x138>)
 800d222:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d228:	4a3c      	ldr	r2, [pc, #240]	@ (800d31c <UART_Start_Receive_DMA+0x13c>)
 800d22a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d230:	2200      	movs	r2, #0
 800d232:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	3324      	adds	r3, #36	@ 0x24
 800d23e:	4619      	mov	r1, r3
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d244:	461a      	mov	r2, r3
 800d246:	88fb      	ldrh	r3, [r7, #6]
 800d248:	f7fa f868 	bl	800731c <HAL_DMA_Start_IT>
 800d24c:	4603      	mov	r3, r0
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d009      	beq.n	800d266 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	2210      	movs	r2, #16
 800d256:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	2220      	movs	r2, #32
 800d25e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800d262:	2301      	movs	r3, #1
 800d264:	e051      	b.n	800d30a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	691b      	ldr	r3, [r3, #16]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d018      	beq.n	800d2a0 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d274:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d276:	e853 3f00 	ldrex	r3, [r3]
 800d27a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d27c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d27e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d282:	657b      	str	r3, [r7, #84]	@ 0x54
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	461a      	mov	r2, r3
 800d28a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d28c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d28e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d290:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d292:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d294:	e841 2300 	strex	r3, r2, [r1]
 800d298:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d29a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d1e6      	bne.n	800d26e <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	3308      	adds	r3, #8
 800d2a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2aa:	e853 3f00 	ldrex	r3, [r3]
 800d2ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d2b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2b2:	f043 0301 	orr.w	r3, r3, #1
 800d2b6:	653b      	str	r3, [r7, #80]	@ 0x50
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	3308      	adds	r3, #8
 800d2be:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d2c0:	637a      	str	r2, [r7, #52]	@ 0x34
 800d2c2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d2c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d2c8:	e841 2300 	strex	r3, r2, [r1]
 800d2cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d2ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d1e5      	bne.n	800d2a0 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	3308      	adds	r3, #8
 800d2da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2dc:	697b      	ldr	r3, [r7, #20]
 800d2de:	e853 3f00 	ldrex	r3, [r3]
 800d2e2:	613b      	str	r3, [r7, #16]
   return(result);
 800d2e4:	693b      	ldr	r3, [r7, #16]
 800d2e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d2ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	3308      	adds	r3, #8
 800d2f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d2f4:	623a      	str	r2, [r7, #32]
 800d2f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2f8:	69f9      	ldr	r1, [r7, #28]
 800d2fa:	6a3a      	ldr	r2, [r7, #32]
 800d2fc:	e841 2300 	strex	r3, r2, [r1]
 800d300:	61bb      	str	r3, [r7, #24]
   return(result);
 800d302:	69bb      	ldr	r3, [r7, #24]
 800d304:	2b00      	cmp	r3, #0
 800d306:	d1e5      	bne.n	800d2d4 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800d308:	2300      	movs	r3, #0
}
 800d30a:	4618      	mov	r0, r3
 800d30c:	3758      	adds	r7, #88	@ 0x58
 800d30e:	46bd      	mov	sp, r7
 800d310:	bd80      	pop	{r7, pc}
 800d312:	bf00      	nop
 800d314:	0800d4eb 	.word	0x0800d4eb
 800d318:	0800d617 	.word	0x0800d617
 800d31c:	0800d655 	.word	0x0800d655

0800d320 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d320:	b480      	push	{r7}
 800d322:	b089      	sub	sp, #36	@ 0x24
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	e853 3f00 	ldrex	r3, [r3]
 800d334:	60bb      	str	r3, [r7, #8]
   return(result);
 800d336:	68bb      	ldr	r3, [r7, #8]
 800d338:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d33c:	61fb      	str	r3, [r7, #28]
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	461a      	mov	r2, r3
 800d344:	69fb      	ldr	r3, [r7, #28]
 800d346:	61bb      	str	r3, [r7, #24]
 800d348:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d34a:	6979      	ldr	r1, [r7, #20]
 800d34c:	69ba      	ldr	r2, [r7, #24]
 800d34e:	e841 2300 	strex	r3, r2, [r1]
 800d352:	613b      	str	r3, [r7, #16]
   return(result);
 800d354:	693b      	ldr	r3, [r7, #16]
 800d356:	2b00      	cmp	r3, #0
 800d358:	d1e6      	bne.n	800d328 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	2220      	movs	r2, #32
 800d35e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800d360:	bf00      	nop
 800d362:	3724      	adds	r7, #36	@ 0x24
 800d364:	46bd      	mov	sp, r7
 800d366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d36a:	4770      	bx	lr

0800d36c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d36c:	b480      	push	{r7}
 800d36e:	b095      	sub	sp, #84	@ 0x54
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d37a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d37c:	e853 3f00 	ldrex	r3, [r3]
 800d380:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d384:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d388:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	461a      	mov	r2, r3
 800d390:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d392:	643b      	str	r3, [r7, #64]	@ 0x40
 800d394:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d396:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d398:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d39a:	e841 2300 	strex	r3, r2, [r1]
 800d39e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d3a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d1e6      	bne.n	800d374 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	3308      	adds	r3, #8
 800d3ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3ae:	6a3b      	ldr	r3, [r7, #32]
 800d3b0:	e853 3f00 	ldrex	r3, [r3]
 800d3b4:	61fb      	str	r3, [r7, #28]
   return(result);
 800d3b6:	69fb      	ldr	r3, [r7, #28]
 800d3b8:	f023 0301 	bic.w	r3, r3, #1
 800d3bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	3308      	adds	r3, #8
 800d3c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d3c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d3c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d3cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d3ce:	e841 2300 	strex	r3, r2, [r1]
 800d3d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d3d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d1e5      	bne.n	800d3a6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d3de:	2b01      	cmp	r3, #1
 800d3e0:	d118      	bne.n	800d414 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	e853 3f00 	ldrex	r3, [r3]
 800d3ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800d3f0:	68bb      	ldr	r3, [r7, #8]
 800d3f2:	f023 0310 	bic.w	r3, r3, #16
 800d3f6:	647b      	str	r3, [r7, #68]	@ 0x44
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	461a      	mov	r2, r3
 800d3fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d400:	61bb      	str	r3, [r7, #24]
 800d402:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d404:	6979      	ldr	r1, [r7, #20]
 800d406:	69ba      	ldr	r2, [r7, #24]
 800d408:	e841 2300 	strex	r3, r2, [r1]
 800d40c:	613b      	str	r3, [r7, #16]
   return(result);
 800d40e:	693b      	ldr	r3, [r7, #16]
 800d410:	2b00      	cmp	r3, #0
 800d412:	d1e6      	bne.n	800d3e2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	2220      	movs	r2, #32
 800d418:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	2200      	movs	r2, #0
 800d420:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	2200      	movs	r2, #0
 800d426:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800d428:	bf00      	nop
 800d42a:	3754      	adds	r7, #84	@ 0x54
 800d42c:	46bd      	mov	sp, r7
 800d42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d432:	4770      	bx	lr

0800d434 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d434:	b580      	push	{r7, lr}
 800d436:	b090      	sub	sp, #64	@ 0x40
 800d438:	af00      	add	r7, sp, #0
 800d43a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d440:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	f003 0320 	and.w	r3, r3, #32
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d137      	bne.n	800d4c0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800d450:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d452:	2200      	movs	r2, #0
 800d454:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d458:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	3308      	adds	r3, #8
 800d45e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d462:	e853 3f00 	ldrex	r3, [r3]
 800d466:	623b      	str	r3, [r7, #32]
   return(result);
 800d468:	6a3b      	ldr	r3, [r7, #32]
 800d46a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d46e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d470:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	3308      	adds	r3, #8
 800d476:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d478:	633a      	str	r2, [r7, #48]	@ 0x30
 800d47a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d47c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d47e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d480:	e841 2300 	strex	r3, r2, [r1]
 800d484:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d1e5      	bne.n	800d458 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d48c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d492:	693b      	ldr	r3, [r7, #16]
 800d494:	e853 3f00 	ldrex	r3, [r3]
 800d498:	60fb      	str	r3, [r7, #12]
   return(result);
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d4a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	461a      	mov	r2, r3
 800d4a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4aa:	61fb      	str	r3, [r7, #28]
 800d4ac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4ae:	69b9      	ldr	r1, [r7, #24]
 800d4b0:	69fa      	ldr	r2, [r7, #28]
 800d4b2:	e841 2300 	strex	r3, r2, [r1]
 800d4b6:	617b      	str	r3, [r7, #20]
   return(result);
 800d4b8:	697b      	ldr	r3, [r7, #20]
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d1e6      	bne.n	800d48c <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d4be:	e002      	b.n	800d4c6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800d4c0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d4c2:	f7ff f9ef 	bl	800c8a4 <HAL_UART_TxCpltCallback>
}
 800d4c6:	bf00      	nop
 800d4c8:	3740      	adds	r7, #64	@ 0x40
 800d4ca:	46bd      	mov	sp, r7
 800d4cc:	bd80      	pop	{r7, pc}

0800d4ce <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d4ce:	b580      	push	{r7, lr}
 800d4d0:	b084      	sub	sp, #16
 800d4d2:	af00      	add	r7, sp, #0
 800d4d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4da:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d4dc:	68f8      	ldr	r0, [r7, #12]
 800d4de:	f7ff f9eb 	bl	800c8b8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d4e2:	bf00      	nop
 800d4e4:	3710      	adds	r7, #16
 800d4e6:	46bd      	mov	sp, r7
 800d4e8:	bd80      	pop	{r7, pc}

0800d4ea <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d4ea:	b580      	push	{r7, lr}
 800d4ec:	b09c      	sub	sp, #112	@ 0x70
 800d4ee:	af00      	add	r7, sp, #0
 800d4f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4f6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	f003 0320 	and.w	r3, r3, #32
 800d502:	2b00      	cmp	r3, #0
 800d504:	d171      	bne.n	800d5ea <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800d506:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d508:	2200      	movs	r2, #0
 800d50a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d50e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d514:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d516:	e853 3f00 	ldrex	r3, [r3]
 800d51a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d51c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d51e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d522:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d524:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	461a      	mov	r2, r3
 800d52a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d52c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d52e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d530:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d532:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d534:	e841 2300 	strex	r3, r2, [r1]
 800d538:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d53a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d1e6      	bne.n	800d50e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d540:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	3308      	adds	r3, #8
 800d546:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d54a:	e853 3f00 	ldrex	r3, [r3]
 800d54e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d552:	f023 0301 	bic.w	r3, r3, #1
 800d556:	667b      	str	r3, [r7, #100]	@ 0x64
 800d558:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	3308      	adds	r3, #8
 800d55e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d560:	647a      	str	r2, [r7, #68]	@ 0x44
 800d562:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d564:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d566:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d568:	e841 2300 	strex	r3, r2, [r1]
 800d56c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d56e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d570:	2b00      	cmp	r3, #0
 800d572:	d1e5      	bne.n	800d540 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d574:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	3308      	adds	r3, #8
 800d57a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d57c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d57e:	e853 3f00 	ldrex	r3, [r3]
 800d582:	623b      	str	r3, [r7, #32]
   return(result);
 800d584:	6a3b      	ldr	r3, [r7, #32]
 800d586:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d58a:	663b      	str	r3, [r7, #96]	@ 0x60
 800d58c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	3308      	adds	r3, #8
 800d592:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d594:	633a      	str	r2, [r7, #48]	@ 0x30
 800d596:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d598:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d59a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d59c:	e841 2300 	strex	r3, r2, [r1]
 800d5a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d5a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d1e5      	bne.n	800d574 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d5a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5aa:	2220      	movs	r2, #32
 800d5ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d5b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d5b4:	2b01      	cmp	r3, #1
 800d5b6:	d118      	bne.n	800d5ea <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d5b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5be:	693b      	ldr	r3, [r7, #16]
 800d5c0:	e853 3f00 	ldrex	r3, [r3]
 800d5c4:	60fb      	str	r3, [r7, #12]
   return(result);
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	f023 0310 	bic.w	r3, r3, #16
 800d5cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d5ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	461a      	mov	r2, r3
 800d5d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d5d6:	61fb      	str	r3, [r7, #28]
 800d5d8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5da:	69b9      	ldr	r1, [r7, #24]
 800d5dc:	69fa      	ldr	r2, [r7, #28]
 800d5de:	e841 2300 	strex	r3, r2, [r1]
 800d5e2:	617b      	str	r3, [r7, #20]
   return(result);
 800d5e4:	697b      	ldr	r3, [r7, #20]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d1e6      	bne.n	800d5b8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d5ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5ec:	2200      	movs	r2, #0
 800d5ee:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d5f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d5f4:	2b01      	cmp	r3, #1
 800d5f6:	d107      	bne.n	800d608 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d5f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5fa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d5fe:	4619      	mov	r1, r3
 800d600:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d602:	f7ff f977 	bl	800c8f4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d606:	e002      	b.n	800d60e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800d608:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d60a:	f7f6 ffe3 	bl	80045d4 <HAL_UART_RxCpltCallback>
}
 800d60e:	bf00      	nop
 800d610:	3770      	adds	r7, #112	@ 0x70
 800d612:	46bd      	mov	sp, r7
 800d614:	bd80      	pop	{r7, pc}

0800d616 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d616:	b580      	push	{r7, lr}
 800d618:	b084      	sub	sp, #16
 800d61a:	af00      	add	r7, sp, #0
 800d61c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d622:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	2201      	movs	r2, #1
 800d628:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d62e:	2b01      	cmp	r3, #1
 800d630:	d109      	bne.n	800d646 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d638:	085b      	lsrs	r3, r3, #1
 800d63a:	b29b      	uxth	r3, r3
 800d63c:	4619      	mov	r1, r3
 800d63e:	68f8      	ldr	r0, [r7, #12]
 800d640:	f7ff f958 	bl	800c8f4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d644:	e002      	b.n	800d64c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800d646:	68f8      	ldr	r0, [r7, #12]
 800d648:	f7ff f940 	bl	800c8cc <HAL_UART_RxHalfCpltCallback>
}
 800d64c:	bf00      	nop
 800d64e:	3710      	adds	r7, #16
 800d650:	46bd      	mov	sp, r7
 800d652:	bd80      	pop	{r7, pc}

0800d654 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b086      	sub	sp, #24
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d660:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d662:	697b      	ldr	r3, [r7, #20]
 800d664:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d666:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d668:	697b      	ldr	r3, [r7, #20]
 800d66a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d66e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d670:	697b      	ldr	r3, [r7, #20]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	689b      	ldr	r3, [r3, #8]
 800d676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d67a:	2b80      	cmp	r3, #128	@ 0x80
 800d67c:	d109      	bne.n	800d692 <UART_DMAError+0x3e>
 800d67e:	693b      	ldr	r3, [r7, #16]
 800d680:	2b21      	cmp	r3, #33	@ 0x21
 800d682:	d106      	bne.n	800d692 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d684:	697b      	ldr	r3, [r7, #20]
 800d686:	2200      	movs	r2, #0
 800d688:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800d68c:	6978      	ldr	r0, [r7, #20]
 800d68e:	f7ff fe47 	bl	800d320 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d692:	697b      	ldr	r3, [r7, #20]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	689b      	ldr	r3, [r3, #8]
 800d698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d69c:	2b40      	cmp	r3, #64	@ 0x40
 800d69e:	d109      	bne.n	800d6b4 <UART_DMAError+0x60>
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	2b22      	cmp	r3, #34	@ 0x22
 800d6a4:	d106      	bne.n	800d6b4 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d6a6:	697b      	ldr	r3, [r7, #20]
 800d6a8:	2200      	movs	r2, #0
 800d6aa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800d6ae:	6978      	ldr	r0, [r7, #20]
 800d6b0:	f7ff fe5c 	bl	800d36c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d6b4:	697b      	ldr	r3, [r7, #20]
 800d6b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d6ba:	f043 0210 	orr.w	r2, r3, #16
 800d6be:	697b      	ldr	r3, [r7, #20]
 800d6c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d6c4:	6978      	ldr	r0, [r7, #20]
 800d6c6:	f7ff f90b 	bl	800c8e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d6ca:	bf00      	nop
 800d6cc:	3718      	adds	r7, #24
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	bd80      	pop	{r7, pc}

0800d6d2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d6d2:	b580      	push	{r7, lr}
 800d6d4:	b084      	sub	sp, #16
 800d6d6:	af00      	add	r7, sp, #0
 800d6d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	2200      	movs	r2, #0
 800d6ec:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d6f0:	68f8      	ldr	r0, [r7, #12]
 800d6f2:	f7ff f8f5 	bl	800c8e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d6f6:	bf00      	nop
 800d6f8:	3710      	adds	r7, #16
 800d6fa:	46bd      	mov	sp, r7
 800d6fc:	bd80      	pop	{r7, pc}

0800d6fe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d6fe:	b580      	push	{r7, lr}
 800d700:	b088      	sub	sp, #32
 800d702:	af00      	add	r7, sp, #0
 800d704:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	e853 3f00 	ldrex	r3, [r3]
 800d712:	60bb      	str	r3, [r7, #8]
   return(result);
 800d714:	68bb      	ldr	r3, [r7, #8]
 800d716:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d71a:	61fb      	str	r3, [r7, #28]
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	461a      	mov	r2, r3
 800d722:	69fb      	ldr	r3, [r7, #28]
 800d724:	61bb      	str	r3, [r7, #24]
 800d726:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d728:	6979      	ldr	r1, [r7, #20]
 800d72a:	69ba      	ldr	r2, [r7, #24]
 800d72c:	e841 2300 	strex	r3, r2, [r1]
 800d730:	613b      	str	r3, [r7, #16]
   return(result);
 800d732:	693b      	ldr	r3, [r7, #16]
 800d734:	2b00      	cmp	r3, #0
 800d736:	d1e6      	bne.n	800d706 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	2220      	movs	r2, #32
 800d73c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	2200      	movs	r2, #0
 800d742:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d744:	6878      	ldr	r0, [r7, #4]
 800d746:	f7ff f8ad 	bl	800c8a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d74a:	bf00      	nop
 800d74c:	3720      	adds	r7, #32
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}

0800d752 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d752:	b480      	push	{r7}
 800d754:	b083      	sub	sp, #12
 800d756:	af00      	add	r7, sp, #0
 800d758:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d75a:	bf00      	nop
 800d75c:	370c      	adds	r7, #12
 800d75e:	46bd      	mov	sp, r7
 800d760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d764:	4770      	bx	lr

0800d766 <memset>:
 800d766:	4402      	add	r2, r0
 800d768:	4603      	mov	r3, r0
 800d76a:	4293      	cmp	r3, r2
 800d76c:	d100      	bne.n	800d770 <memset+0xa>
 800d76e:	4770      	bx	lr
 800d770:	f803 1b01 	strb.w	r1, [r3], #1
 800d774:	e7f9      	b.n	800d76a <memset+0x4>
	...

0800d778 <__libc_init_array>:
 800d778:	b570      	push	{r4, r5, r6, lr}
 800d77a:	4d0d      	ldr	r5, [pc, #52]	@ (800d7b0 <__libc_init_array+0x38>)
 800d77c:	4c0d      	ldr	r4, [pc, #52]	@ (800d7b4 <__libc_init_array+0x3c>)
 800d77e:	1b64      	subs	r4, r4, r5
 800d780:	10a4      	asrs	r4, r4, #2
 800d782:	2600      	movs	r6, #0
 800d784:	42a6      	cmp	r6, r4
 800d786:	d109      	bne.n	800d79c <__libc_init_array+0x24>
 800d788:	4d0b      	ldr	r5, [pc, #44]	@ (800d7b8 <__libc_init_array+0x40>)
 800d78a:	4c0c      	ldr	r4, [pc, #48]	@ (800d7bc <__libc_init_array+0x44>)
 800d78c:	f000 f818 	bl	800d7c0 <_init>
 800d790:	1b64      	subs	r4, r4, r5
 800d792:	10a4      	asrs	r4, r4, #2
 800d794:	2600      	movs	r6, #0
 800d796:	42a6      	cmp	r6, r4
 800d798:	d105      	bne.n	800d7a6 <__libc_init_array+0x2e>
 800d79a:	bd70      	pop	{r4, r5, r6, pc}
 800d79c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d7a0:	4798      	blx	r3
 800d7a2:	3601      	adds	r6, #1
 800d7a4:	e7ee      	b.n	800d784 <__libc_init_array+0xc>
 800d7a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800d7aa:	4798      	blx	r3
 800d7ac:	3601      	adds	r6, #1
 800d7ae:	e7f2      	b.n	800d796 <__libc_init_array+0x1e>
 800d7b0:	0800d830 	.word	0x0800d830
 800d7b4:	0800d830 	.word	0x0800d830
 800d7b8:	0800d830 	.word	0x0800d830
 800d7bc:	0800d850 	.word	0x0800d850

0800d7c0 <_init>:
 800d7c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7c2:	bf00      	nop
 800d7c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7c6:	bc08      	pop	{r3}
 800d7c8:	469e      	mov	lr, r3
 800d7ca:	4770      	bx	lr

0800d7cc <_fini>:
 800d7cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7ce:	bf00      	nop
 800d7d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7d2:	bc08      	pop	{r3}
 800d7d4:	469e      	mov	lr, r3
 800d7d6:	4770      	bx	lr
