0.6
2018.3
Dec  7 2018
00:33:28
D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sim_1/new/top_tb.v,1600058796,verilog,,,,tb_top,,,../../../../hdmi_output.srcs/sources_1/ip/video_clock_1,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/video_clock_1/video_clock.v,1599978779,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/new/color_bar.v,,video_clock,,,../../../../hdmi_output.srcs/sources_1/ip/video_clock_1,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/video_clock_1/video_clock_clk_wiz.v,1599978779,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/video_clock_1/video_clock.v,,video_clock_clk_wiz,,,../../../../hdmi_output.srcs/sources_1/ip/video_clock_1,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/new/color_bar.v,1599979140,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/new/top.v,D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/new/video_define.v,color_bar,,,../../../../hdmi_output.srcs/sources_1/ip/video_clock_1,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/new/top.v,1599981377,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sim_1/new/top_tb.v,,top,,,../../../../hdmi_output.srcs/sources_1/ip/video_clock_1,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/new/video_define.v,1599979244,verilog,,,,,,,,,,,,
