

================================================================
== Vitis HLS Report for 'topk_sort'
================================================================
* Date:           Sun Jul 21 12:41:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        topk_sort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.466 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1212|     1212|  12.120 us|  12.120 us|  1213|  1213|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                |                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                    Instance                    |               Module               |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_topk_sort_Pipeline_VITIS_LOOP_33_2_fu_1242  |topk_sort_Pipeline_VITIS_LOOP_33_2  |     1002|     1002|  10.020 us|  10.020 us|  1002|  1002|       no|
        |grp_topk_sort_Pipeline_VITIS_LOOP_66_5_fu_1453  |topk_sort_Pipeline_VITIS_LOOP_66_5  |      101|      101|   1.010 us|   1.010 us|   101|   101|       no|
        |grp_topk_sort_Pipeline_VITIS_LOOP_88_8_fu_1754  |topk_sort_Pipeline_VITIS_LOOP_88_8  |      102|      102|   1.020 us|   1.020 us|   102|   102|       no|
        +------------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|   12774|   28197|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      58|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|   12785|   28257|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       5|      24|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |                    Instance                    |               Module               | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |CONTROL_BUS_s_axi_U                             |CONTROL_BUS_s_axi                   |        0|   0|    36|     40|    0|
    |grp_topk_sort_Pipeline_VITIS_LOOP_33_2_fu_1242  |topk_sort_Pipeline_VITIS_LOOP_33_2  |        0|   0|  6381|  10229|    0|
    |grp_topk_sort_Pipeline_VITIS_LOOP_66_5_fu_1453  |topk_sort_Pipeline_VITIS_LOOP_66_5  |        0|   0|  6314|  17346|    0|
    |grp_topk_sort_Pipeline_VITIS_LOOP_88_8_fu_1754  |topk_sort_Pipeline_VITIS_LOOP_88_8  |        0|   0|    43|    582|    0|
    +------------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |Total                                           |                                    |        0|   0| 12774|  28197|    0|
    +------------------------------------------------+------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_topk_sort_Pipeline_VITIS_LOOP_88_8_fu_1754_ostrm_TREADY  |       and|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                        |          |   0|  0|   2|           1|           1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  49|          9|    1|          9|
    |istrm_TREADY_int_regslice  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  58|         11|    2|         11|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                            | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                    |  8|   0|    8|          0|
    |grp_topk_sort_Pipeline_VITIS_LOOP_33_2_fu_1242_ap_start_reg  |  1|   0|    1|          0|
    |grp_topk_sort_Pipeline_VITIS_LOOP_66_5_fu_1453_ap_start_reg  |  1|   0|    1|          0|
    |grp_topk_sort_Pipeline_VITIS_LOOP_88_8_fu_1754_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                        | 11|   0|   11|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------------+-----+-----+------------+----------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |   in|    1|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWREADY  |  out|    1|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWADDR   |   in|    4|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WVALID   |   in|    1|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WREADY   |  out|    1|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WDATA    |   in|   32|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WSTRB    |   in|    4|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARVALID  |   in|    1|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARREADY  |  out|    1|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARADDR   |   in|    4|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RVALID   |  out|    1|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RREADY   |   in|    1|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RDATA    |  out|   32|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RRESP    |  out|    2|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BVALID   |  out|    1|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BREADY   |   in|    1|       s_axi|     CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BRESP    |  out|    2|       s_axi|     CONTROL_BUS|   return void|
|ap_clk                     |   in|    1|  ap_ctrl_hs|       topk_sort|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|       topk_sort|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|       topk_sort|  return value|
|istrm_TDATA                |   in|   32|        axis|  istrm_V_data_V|       pointer|
|istrm_TVALID               |   in|    1|        axis|  istrm_V_last_V|       pointer|
|istrm_TREADY               |  out|    1|        axis|  istrm_V_last_V|       pointer|
|istrm_TLAST                |   in|    1|        axis|  istrm_V_last_V|       pointer|
|istrm_TKEEP                |   in|    4|        axis|  istrm_V_keep_V|       pointer|
|istrm_TSTRB                |   in|    4|        axis|  istrm_V_strb_V|       pointer|
|ostrm_TDATA                |  out|   32|        axis|  ostrm_V_data_V|       pointer|
|ostrm_TVALID               |  out|    1|        axis|  ostrm_V_last_V|       pointer|
|ostrm_TREADY               |   in|    1|        axis|  ostrm_V_last_V|       pointer|
|ostrm_TLAST                |  out|    1|        axis|  ostrm_V_last_V|       pointer|
|ostrm_TKEEP                |  out|    4|        axis|  ostrm_V_keep_V|       pointer|
|ostrm_TSTRB                |  out|    4|        axis|  ostrm_V_strb_V|       pointer|
+---------------------------+-----+-----+------------+----------------+--------------+

