# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do keyboard_lab_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/NJU/3rd\ semester/digital\ logical\ circuit\ experiments/lab08 {D:/NJU/3rd semester/digital logical circuit experiments/lab08/ps2_keyboard.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:56 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/NJU/3rd semester/digital logical circuit experiments/lab08" D:/NJU/3rd semester/digital logical circuit experiments/lab08/ps2_keyboard.v 
# -- Compiling module ps2_keyboard
# 
# Top level modules:
# 	ps2_keyboard
# End time: 10:15:56 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/NJU/3rd\ semester/digital\ logical\ circuit\ experiments/lab08 {D:/NJU/3rd semester/digital logical circuit experiments/lab08/button_to_assic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:56 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/NJU/3rd semester/digital logical circuit experiments/lab08" D:/NJU/3rd semester/digital logical circuit experiments/lab08/button_to_assic.v 
# -- Compiling module button_to_assic
# 
# Top level modules:
# 	button_to_assic
# End time: 10:15:56 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/NJU/3rd\ semester/digital\ logical\ circuit\ experiments/lab08 {D:/NJU/3rd semester/digital logical circuit experiments/lab08/seven_num.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:56 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/NJU/3rd semester/digital logical circuit experiments/lab08" D:/NJU/3rd semester/digital logical circuit experiments/lab08/seven_num.v 
# -- Compiling module seven_num
# 
# Top level modules:
# 	seven_num
# End time: 10:15:56 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/NJU/3rd\ semester/digital\ logical\ circuit\ experiments/lab08 {D:/NJU/3rd semester/digital logical circuit experiments/lab08/keyboard_lab.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:56 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/NJU/3rd semester/digital logical circuit experiments/lab08" D:/NJU/3rd semester/digital logical circuit experiments/lab08/keyboard_lab.v 
# -- Compiling module keyboard_lab
# 
# Top level modules:
# 	keyboard_lab
# End time: 10:15:56 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/NJU/3rd\ semester/digital\ logical\ circuit\ experiments/lab08 {D:/NJU/3rd semester/digital logical circuit experiments/lab08/keyboard_sim.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:56 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/NJU/3rd semester/digital logical circuit experiments/lab08" D:/NJU/3rd semester/digital logical circuit experiments/lab08/keyboard_sim.v 
# -- Compiling module keyboad_sim
# 
# Top level modules:
# 	keyboad_sim
# End time: 10:15:56 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/NJU/3rd\ semester/digital\ logical\ circuit\ experiments/lab08 {D:/NJU/3rd semester/digital logical circuit experiments/lab08/ps2_keyboard_model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:56 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/NJU/3rd semester/digital logical circuit experiments/lab08" D:/NJU/3rd semester/digital logical circuit experiments/lab08/ps2_keyboard_model.v 
# -- Compiling module ps2_keyboard_model
# 
# Top level modules:
# 	ps2_keyboard_model
# End time: 10:15:56 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  keyboard_sim
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./keyboard_lab_run_msim_rtl_verilog.do PAUSED at line 16
