
TRIVIAL_TRABAJO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c3c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d0  08004ddc  08004ddc  00005ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055ac  080055ac  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080055ac  080055ac  000065ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055b4  080055b4  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055b4  080055b4  000065b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080055b8  080055b8  000065b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080055bc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ec  2000006c  08005628  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08005628  00007358  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cdb0  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002839  00000000  00000000  00013e4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac0  00000000  00000000  00016688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000080f  00000000  00000000  00017148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001818d  00000000  00000000  00017957  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ce6  00000000  00000000  0002fae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000922a7  00000000  00000000  000407ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d2a71  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e78  00000000  00000000  000d2ab4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000095  00000000  00000000  000d592c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004dc4 	.word	0x08004dc4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08004dc4 	.word	0x08004dc4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005b2:	463b      	mov	r3, r7
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	605a      	str	r2, [r3, #4]
 80005ba:	609a      	str	r2, [r3, #8]
 80005bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005be:	4b21      	ldr	r3, [pc, #132]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005c0:	4a21      	ldr	r2, [pc, #132]	@ (8000648 <MX_ADC1_Init+0x9c>)
 80005c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80005c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005ca:	4b1e      	ldr	r3, [pc, #120]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005d0:	4b1c      	ldr	r3, [pc, #112]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005d8:	2200      	movs	r2, #0
 80005da:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005dc:	4b19      	ldr	r3, [pc, #100]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005de:	2200      	movs	r2, #0
 80005e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005e4:	4b17      	ldr	r3, [pc, #92]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005ea:	4b16      	ldr	r3, [pc, #88]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005ec:	4a17      	ldr	r2, [pc, #92]	@ (800064c <MX_ADC1_Init+0xa0>)
 80005ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005f0:	4b14      	ldr	r3, [pc, #80]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005f6:	4b13      	ldr	r3, [pc, #76]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005fc:	4b11      	ldr	r3, [pc, #68]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005fe:	2200      	movs	r2, #0
 8000600:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000604:	4b0f      	ldr	r3, [pc, #60]	@ (8000644 <MX_ADC1_Init+0x98>)
 8000606:	2201      	movs	r2, #1
 8000608:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800060a:	480e      	ldr	r0, [pc, #56]	@ (8000644 <MX_ADC1_Init+0x98>)
 800060c:	f001 fc4c 	bl	8001ea8 <HAL_ADC_Init>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000616:	f000 fd90 	bl	800113a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800061a:	230a      	movs	r3, #10
 800061c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800061e:	2301      	movs	r3, #1
 8000620:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000622:	2300      	movs	r3, #0
 8000624:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000626:	463b      	mov	r3, r7
 8000628:	4619      	mov	r1, r3
 800062a:	4806      	ldr	r0, [pc, #24]	@ (8000644 <MX_ADC1_Init+0x98>)
 800062c:	f001 fe00 	bl	8002230 <HAL_ADC_ConfigChannel>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000636:	f000 fd80 	bl	800113a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800063a:	bf00      	nop
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20000088 	.word	0x20000088
 8000648:	40012000 	.word	0x40012000
 800064c:	0f000001 	.word	0x0f000001

08000650 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b08a      	sub	sp, #40	@ 0x28
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000658:	f107 0314 	add.w	r3, r7, #20
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a2f      	ldr	r2, [pc, #188]	@ (800072c <HAL_ADC_MspInit+0xdc>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d157      	bne.n	8000722 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]
 8000676:	4b2e      	ldr	r3, [pc, #184]	@ (8000730 <HAL_ADC_MspInit+0xe0>)
 8000678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800067a:	4a2d      	ldr	r2, [pc, #180]	@ (8000730 <HAL_ADC_MspInit+0xe0>)
 800067c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000680:	6453      	str	r3, [r2, #68]	@ 0x44
 8000682:	4b2b      	ldr	r3, [pc, #172]	@ (8000730 <HAL_ADC_MspInit+0xe0>)
 8000684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800068a:	613b      	str	r3, [r7, #16]
 800068c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800068e:	2300      	movs	r3, #0
 8000690:	60fb      	str	r3, [r7, #12]
 8000692:	4b27      	ldr	r3, [pc, #156]	@ (8000730 <HAL_ADC_MspInit+0xe0>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	4a26      	ldr	r2, [pc, #152]	@ (8000730 <HAL_ADC_MspInit+0xe0>)
 8000698:	f043 0304 	orr.w	r3, r3, #4
 800069c:	6313      	str	r3, [r2, #48]	@ 0x30
 800069e:	4b24      	ldr	r3, [pc, #144]	@ (8000730 <HAL_ADC_MspInit+0xe0>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	f003 0304 	and.w	r3, r3, #4
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006aa:	2301      	movs	r3, #1
 80006ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ae:	2303      	movs	r3, #3
 80006b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006b6:	f107 0314 	add.w	r3, r7, #20
 80006ba:	4619      	mov	r1, r3
 80006bc:	481d      	ldr	r0, [pc, #116]	@ (8000734 <HAL_ADC_MspInit+0xe4>)
 80006be:	f002 fbe1 	bl	8002e84 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80006c2:	4b1d      	ldr	r3, [pc, #116]	@ (8000738 <HAL_ADC_MspInit+0xe8>)
 80006c4:	4a1d      	ldr	r2, [pc, #116]	@ (800073c <HAL_ADC_MspInit+0xec>)
 80006c6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <HAL_ADC_MspInit+0xe8>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000738 <HAL_ADC_MspInit+0xe8>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006d4:	4b18      	ldr	r3, [pc, #96]	@ (8000738 <HAL_ADC_MspInit+0xe8>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006da:	4b17      	ldr	r3, [pc, #92]	@ (8000738 <HAL_ADC_MspInit+0xe8>)
 80006dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006e0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006e2:	4b15      	ldr	r3, [pc, #84]	@ (8000738 <HAL_ADC_MspInit+0xe8>)
 80006e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80006e8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006ea:	4b13      	ldr	r3, [pc, #76]	@ (8000738 <HAL_ADC_MspInit+0xe8>)
 80006ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006f0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006f2:	4b11      	ldr	r3, [pc, #68]	@ (8000738 <HAL_ADC_MspInit+0xe8>)
 80006f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006f8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000738 <HAL_ADC_MspInit+0xe8>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000700:	4b0d      	ldr	r3, [pc, #52]	@ (8000738 <HAL_ADC_MspInit+0xe8>)
 8000702:	2200      	movs	r2, #0
 8000704:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000706:	480c      	ldr	r0, [pc, #48]	@ (8000738 <HAL_ADC_MspInit+0xe8>)
 8000708:	f002 f8d2 	bl	80028b0 <HAL_DMA_Init>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8000712:	f000 fd12 	bl	800113a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <HAL_ADC_MspInit+0xe8>)
 800071a:	639a      	str	r2, [r3, #56]	@ 0x38
 800071c:	4a06      	ldr	r2, [pc, #24]	@ (8000738 <HAL_ADC_MspInit+0xe8>)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000722:	bf00      	nop
 8000724:	3728      	adds	r7, #40	@ 0x28
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	40012000 	.word	0x40012000
 8000730:	40023800 	.word	0x40023800
 8000734:	40020800 	.word	0x40020800
 8000738:	200000d0 	.word	0x200000d0
 800073c:	40026410 	.word	0x40026410

08000740 <AdcReader_Init>:
 */

#include "adc_reader.h"

void AdcReader_Init(AdcReader *r, ADC_HandleTypeDef *hadc, uint32_t channel, uint32_t sampling_time)
{
 8000740:	b480      	push	{r7}
 8000742:	b085      	sub	sp, #20
 8000744:	af00      	add	r7, sp, #0
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]
 800074c:	603b      	str	r3, [r7, #0]
  r->hadc = hadc;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	68ba      	ldr	r2, [r7, #8]
 8000752:	601a      	str	r2, [r3, #0]
  r->channel = channel;
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	605a      	str	r2, [r3, #4]
  r->sampling_time = sampling_time;
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	683a      	ldr	r2, [r7, #0]
 800075e:	609a      	str	r2, [r3, #8]
}
 8000760:	bf00      	nop
 8000762:	3714      	adds	r7, #20
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr

0800076c <buzzer_write>:


#include "buzzer.h"

static inline void buzzer_write(Buzzer *b, uint8_t on)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	460b      	mov	r3, r1
 8000776:	70fb      	strb	r3, [r7, #3]
  GPIO_PinState st;
  if (b->active_high) st = on ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	799b      	ldrb	r3, [r3, #6]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d007      	beq.n	8000790 <buzzer_write+0x24>
 8000780:	78fb      	ldrb	r3, [r7, #3]
 8000782:	2b00      	cmp	r3, #0
 8000784:	bf14      	ite	ne
 8000786:	2301      	movne	r3, #1
 8000788:	2300      	moveq	r3, #0
 800078a:	b2db      	uxtb	r3, r3
 800078c:	73fb      	strb	r3, [r7, #15]
 800078e:	e006      	b.n	800079e <buzzer_write+0x32>
  else               st = on ? GPIO_PIN_RESET : GPIO_PIN_SET;
 8000790:	78fb      	ldrb	r3, [r7, #3]
 8000792:	2b00      	cmp	r3, #0
 8000794:	bf0c      	ite	eq
 8000796:	2301      	moveq	r3, #1
 8000798:	2300      	movne	r3, #0
 800079a:	b2db      	uxtb	r3, r3
 800079c:	73fb      	strb	r3, [r7, #15]

  HAL_GPIO_WritePin(b->port, b->pin, st);
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6818      	ldr	r0, [r3, #0]
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	889b      	ldrh	r3, [r3, #4]
 80007a6:	7bfa      	ldrb	r2, [r7, #15]
 80007a8:	4619      	mov	r1, r3
 80007aa:	f002 fcef 	bl	800318c <HAL_GPIO_WritePin>
}
 80007ae:	bf00      	nop
 80007b0:	3710      	adds	r7, #16
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <Buzzer_Init>:

void Buzzer_Init(Buzzer *b, GPIO_TypeDef *port, uint16_t pin, uint8_t active_high)
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	b084      	sub	sp, #16
 80007ba:	af00      	add	r7, sp, #0
 80007bc:	60f8      	str	r0, [r7, #12]
 80007be:	60b9      	str	r1, [r7, #8]
 80007c0:	4611      	mov	r1, r2
 80007c2:	461a      	mov	r2, r3
 80007c4:	460b      	mov	r3, r1
 80007c6:	80fb      	strh	r3, [r7, #6]
 80007c8:	4613      	mov	r3, r2
 80007ca:	717b      	strb	r3, [r7, #5]
  b->port = port;
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	68ba      	ldr	r2, [r7, #8]
 80007d0:	601a      	str	r2, [r3, #0]
  b->pin = pin;
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	88fa      	ldrh	r2, [r7, #6]
 80007d6:	809a      	strh	r2, [r3, #4]
  b->active_high = active_high ? 1 : 0;
 80007d8:	797b      	ldrb	r3, [r7, #5]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	bf14      	ite	ne
 80007de:	2301      	movne	r3, #1
 80007e0:	2300      	moveq	r3, #0
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	461a      	mov	r2, r3
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	719a      	strb	r2, [r3, #6]
  b->is_on = 0;
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	2200      	movs	r2, #0
 80007ee:	71da      	strb	r2, [r3, #7]
  b->off_ms = 0;
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	2200      	movs	r2, #0
 80007f4:	609a      	str	r2, [r3, #8]
  buzzer_write(b, 0);
 80007f6:	2100      	movs	r1, #0
 80007f8:	68f8      	ldr	r0, [r7, #12]
 80007fa:	f7ff ffb7 	bl	800076c <buzzer_write>
}
 80007fe:	bf00      	nop
 8000800:	3710      	adds	r7, #16
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <Buzzer_Beep>:

void Buzzer_Beep(Buzzer *b, uint32_t on_ms)
{
 8000806:	b580      	push	{r7, lr}
 8000808:	b084      	sub	sp, #16
 800080a:	af00      	add	r7, sp, #0
 800080c:	6078      	str	r0, [r7, #4]
 800080e:	6039      	str	r1, [r7, #0]
  uint32_t now = HAL_GetTick();
 8000810:	f001 fb1a 	bl	8001e48 <HAL_GetTick>
 8000814:	60f8      	str	r0, [r7, #12]
  b->is_on = 1;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	2201      	movs	r2, #1
 800081a:	71da      	strb	r2, [r3, #7]
  b->off_ms = now + on_ms;
 800081c:	68fa      	ldr	r2, [r7, #12]
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	441a      	add	r2, r3
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	609a      	str	r2, [r3, #8]
  buzzer_write(b, 1);
 8000826:	2101      	movs	r1, #1
 8000828:	6878      	ldr	r0, [r7, #4]
 800082a:	f7ff ff9f 	bl	800076c <buzzer_write>
}
 800082e:	bf00      	nop
 8000830:	3710      	adds	r7, #16
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}

08000836 <Buzzer_Update>:

void Buzzer_Update(Buzzer *b)
{
 8000836:	b580      	push	{r7, lr}
 8000838:	b084      	sub	sp, #16
 800083a:	af00      	add	r7, sp, #0
 800083c:	6078      	str	r0, [r7, #4]
  if (!b->is_on) return;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	79db      	ldrb	r3, [r3, #7]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d010      	beq.n	8000868 <Buzzer_Update+0x32>
  uint32_t now = HAL_GetTick();
 8000846:	f001 faff 	bl	8001e48 <HAL_GetTick>
 800084a:	60f8      	str	r0, [r7, #12]
  if ((int32_t)(now - b->off_ms) >= 0) {
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	689b      	ldr	r3, [r3, #8]
 8000850:	68fa      	ldr	r2, [r7, #12]
 8000852:	1ad3      	subs	r3, r2, r3
 8000854:	2b00      	cmp	r3, #0
 8000856:	db08      	blt.n	800086a <Buzzer_Update+0x34>
    b->is_on = 0;
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	2200      	movs	r2, #0
 800085c:	71da      	strb	r2, [r3, #7]
    buzzer_write(b, 0);
 800085e:	2100      	movs	r1, #0
 8000860:	6878      	ldr	r0, [r7, #4]
 8000862:	f7ff ff83 	bl	800076c <buzzer_write>
 8000866:	e000      	b.n	800086a <Buzzer_Update+0x34>
  if (!b->is_on) return;
 8000868:	bf00      	nop
  }
}
 800086a:	3710      	adds	r7, #16
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}

08000870 <Buzzer_Off>:

void Buzzer_Off(Buzzer *b)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  b->is_on = 0;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	2200      	movs	r2, #0
 800087c:	71da      	strb	r2, [r3, #7]
  buzzer_write(b, 0);
 800087e:	2100      	movs	r1, #0
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f7ff ff73 	bl	800076c <buzzer_write>
}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
	...

08000890 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	4b0c      	ldr	r3, [pc, #48]	@ (80008cc <MX_DMA_Init+0x3c>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	4a0b      	ldr	r2, [pc, #44]	@ (80008cc <MX_DMA_Init+0x3c>)
 80008a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80008a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a6:	4b09      	ldr	r3, [pc, #36]	@ (80008cc <MX_DMA_Init+0x3c>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2100      	movs	r1, #0
 80008b6:	2038      	movs	r0, #56	@ 0x38
 80008b8:	f001 ffc3 	bl	8002842 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008bc:	2038      	movs	r0, #56	@ 0x38
 80008be:	f001 ffdc 	bl	800287a <HAL_NVIC_EnableIRQ>

}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40023800 	.word	0x40023800

080008d0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b088      	sub	sp, #32
 80008d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d6:	f107 030c 	add.w	r3, r7, #12
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]
 80008de:	605a      	str	r2, [r3, #4]
 80008e0:	609a      	str	r2, [r3, #8]
 80008e2:	60da      	str	r2, [r3, #12]
 80008e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e6:	2300      	movs	r3, #0
 80008e8:	60bb      	str	r3, [r7, #8]
 80008ea:	4b24      	ldr	r3, [pc, #144]	@ (800097c <MX_GPIO_Init+0xac>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ee:	4a23      	ldr	r2, [pc, #140]	@ (800097c <MX_GPIO_Init+0xac>)
 80008f0:	f043 0304 	orr.w	r3, r3, #4
 80008f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008f6:	4b21      	ldr	r3, [pc, #132]	@ (800097c <MX_GPIO_Init+0xac>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fa:	f003 0304 	and.w	r3, r3, #4
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	607b      	str	r3, [r7, #4]
 8000906:	4b1d      	ldr	r3, [pc, #116]	@ (800097c <MX_GPIO_Init+0xac>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090a:	4a1c      	ldr	r2, [pc, #112]	@ (800097c <MX_GPIO_Init+0xac>)
 800090c:	f043 0302 	orr.w	r3, r3, #2
 8000910:	6313      	str	r3, [r2, #48]	@ 0x30
 8000912:	4b1a      	ldr	r3, [pc, #104]	@ (800097c <MX_GPIO_Init+0xac>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000916:	f003 0302 	and.w	r3, r3, #2
 800091a:	607b      	str	r3, [r7, #4]
 800091c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 800091e:	2200      	movs	r2, #0
 8000920:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000924:	4816      	ldr	r0, [pc, #88]	@ (8000980 <MX_GPIO_Init+0xb0>)
 8000926:	f002 fc31 	bl	800318c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800092a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800092e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000930:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000934:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000936:	2300      	movs	r3, #0
 8000938:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800093a:	f107 030c 	add.w	r3, r7, #12
 800093e:	4619      	mov	r1, r3
 8000940:	480f      	ldr	r0, [pc, #60]	@ (8000980 <MX_GPIO_Init+0xb0>)
 8000942:	f002 fa9f 	bl	8002e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000946:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800094a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094c:	2301      	movs	r3, #1
 800094e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000954:	2300      	movs	r3, #0
 8000956:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000958:	f107 030c 	add.w	r3, r7, #12
 800095c:	4619      	mov	r1, r3
 800095e:	4808      	ldr	r0, [pc, #32]	@ (8000980 <MX_GPIO_Init+0xb0>)
 8000960:	f002 fa90 	bl	8002e84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000964:	2200      	movs	r2, #0
 8000966:	2100      	movs	r1, #0
 8000968:	2028      	movs	r0, #40	@ 0x28
 800096a:	f001 ff6a 	bl	8002842 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800096e:	2028      	movs	r0, #40	@ 0x28
 8000970:	f001 ff83 	bl	800287a <HAL_NVIC_EnableIRQ>

}
 8000974:	bf00      	nop
 8000976:	3720      	adds	r7, #32
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40023800 	.word	0x40023800
 8000980:	40020400 	.word	0x40020400

08000984 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000988:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <MX_I2C1_Init+0x50>)
 800098a:	4a13      	ldr	r2, [pc, #76]	@ (80009d8 <MX_I2C1_Init+0x54>)
 800098c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800098e:	4b11      	ldr	r3, [pc, #68]	@ (80009d4 <MX_I2C1_Init+0x50>)
 8000990:	4a12      	ldr	r2, [pc, #72]	@ (80009dc <MX_I2C1_Init+0x58>)
 8000992:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000994:	4b0f      	ldr	r3, [pc, #60]	@ (80009d4 <MX_I2C1_Init+0x50>)
 8000996:	2200      	movs	r2, #0
 8000998:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800099a:	4b0e      	ldr	r3, [pc, #56]	@ (80009d4 <MX_I2C1_Init+0x50>)
 800099c:	2200      	movs	r2, #0
 800099e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009a0:	4b0c      	ldr	r3, [pc, #48]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009a8:	4b0a      	ldr	r3, [pc, #40]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009ae:	4b09      	ldr	r3, [pc, #36]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009b4:	4b07      	ldr	r3, [pc, #28]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009ba:	4b06      	ldr	r3, [pc, #24]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009bc:	2200      	movs	r2, #0
 80009be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009c0:	4804      	ldr	r0, [pc, #16]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009c2:	f002 fc15 	bl	80031f0 <HAL_I2C_Init>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009cc:	f000 fbb5 	bl	800113a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	20000130 	.word	0x20000130
 80009d8:	40005400 	.word	0x40005400
 80009dc:	000186a0 	.word	0x000186a0

080009e0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08a      	sub	sp, #40	@ 0x28
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e8:	f107 0314 	add.w	r3, r7, #20
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
 80009f0:	605a      	str	r2, [r3, #4]
 80009f2:	609a      	str	r2, [r3, #8]
 80009f4:	60da      	str	r2, [r3, #12]
 80009f6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a19      	ldr	r2, [pc, #100]	@ (8000a64 <HAL_I2C_MspInit+0x84>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d12b      	bne.n	8000a5a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	613b      	str	r3, [r7, #16]
 8000a06:	4b18      	ldr	r3, [pc, #96]	@ (8000a68 <HAL_I2C_MspInit+0x88>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0a:	4a17      	ldr	r2, [pc, #92]	@ (8000a68 <HAL_I2C_MspInit+0x88>)
 8000a0c:	f043 0302 	orr.w	r3, r3, #2
 8000a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a12:	4b15      	ldr	r3, [pc, #84]	@ (8000a68 <HAL_I2C_MspInit+0x88>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a16:	f003 0302 	and.w	r3, r3, #2
 8000a1a:	613b      	str	r3, [r7, #16]
 8000a1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a1e:	23c0      	movs	r3, #192	@ 0xc0
 8000a20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a22:	2312      	movs	r3, #18
 8000a24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	2300      	movs	r3, #0
 8000a28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a2a:	2303      	movs	r3, #3
 8000a2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a2e:	2304      	movs	r3, #4
 8000a30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	4619      	mov	r1, r3
 8000a38:	480c      	ldr	r0, [pc, #48]	@ (8000a6c <HAL_I2C_MspInit+0x8c>)
 8000a3a:	f002 fa23 	bl	8002e84 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	60fb      	str	r3, [r7, #12]
 8000a42:	4b09      	ldr	r3, [pc, #36]	@ (8000a68 <HAL_I2C_MspInit+0x88>)
 8000a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a46:	4a08      	ldr	r2, [pc, #32]	@ (8000a68 <HAL_I2C_MspInit+0x88>)
 8000a48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a4e:	4b06      	ldr	r3, [pc, #24]	@ (8000a68 <HAL_I2C_MspInit+0x88>)
 8000a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000a5a:	bf00      	nop
 8000a5c:	3728      	adds	r7, #40	@ 0x28
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40005400 	.word	0x40005400
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	40020400 	.word	0x40020400

08000a70 <JoystickSimple_OnSWInterrupt>:
#include "joystick_simple.h"

static volatile uint8_t g_sw_event = 0;

void JoystickSimple_OnSWInterrupt(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  g_sw_event = 1;
 8000a74:	4b03      	ldr	r3, [pc, #12]	@ (8000a84 <JoystickSimple_OnSWInterrupt+0x14>)
 8000a76:	2201      	movs	r2, #1
 8000a78:	701a      	strb	r2, [r3, #0]
}
 8000a7a:	bf00      	nop
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	20000184 	.word	0x20000184

08000a88 <JoystickSimple_Init>:

void JoystickSimple_Init(JoystickSimple *j,
                         ADC_HandleTypeDef *hadc,
                         GPIO_TypeDef *sw_port, uint16_t sw_pin)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
 8000a94:	807b      	strh	r3, [r7, #2]
  j->hadc = hadc;
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	68ba      	ldr	r2, [r7, #8]
 8000a9a:	601a      	str	r2, [r3, #0]
  j->sw_port = sw_port;
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	605a      	str	r2, [r3, #4]
  j->sw_pin = sw_pin;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	887a      	ldrh	r2, [r7, #2]
 8000aa6:	811a      	strh	r2, [r3, #8]

  j->last_dir = 0;
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	2200      	movs	r2, #0
 8000aac:	729a      	strb	r2, [r3, #10]
  j->last_dir_ms = HAL_GetTick();
 8000aae:	f001 f9cb 	bl	8001e48 <HAL_GetTick>
 8000ab2:	4602      	mov	r2, r0
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	60da      	str	r2, [r3, #12]
  j->repeat_ms = 180;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	22b4      	movs	r2, #180	@ 0xb4
 8000abc:	611a      	str	r2, [r3, #16]

  j->up_th = 1200;
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8000ac4:	829a      	strh	r2, [r3, #20]
  j->down_th = 2800;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	f44f 622f 	mov.w	r2, #2800	@ 0xaf0
 8000acc:	82da      	strh	r2, [r3, #22]
}
 8000ace:	bf00      	nop
 8000ad0:	3710      	adds	r7, #16
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}

08000ad6 <JoystickSimple_Start>:

HAL_StatusTypeDef JoystickSimple_Start(JoystickSimple *j)
{
 8000ad6:	b480      	push	{r7}
 8000ad8:	b083      	sub	sp, #12
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	6078      	str	r0, [r7, #4]
  return HAL_OK;
 8000ade:	2300      	movs	r3, #0
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	370c      	adds	r7, #12
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr

08000aec <JoystickSimple_Poll>:

JoyEvents JoystickSimple_Poll(JoystickSimple *j)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b088      	sub	sp, #32
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  JoyEvents e = {0};
 8000af4:	f107 030c 	add.w	r3, r7, #12
 8000af8:	2100      	movs	r1, #0
 8000afa:	460a      	mov	r2, r1
 8000afc:	801a      	strh	r2, [r3, #0]
 8000afe:	460a      	mov	r2, r1
 8000b00:	709a      	strb	r2, [r3, #2]
  uint32_t now = HAL_GetTick();
 8000b02:	f001 f9a1 	bl	8001e48 <HAL_GetTick>
 8000b06:	61b8      	str	r0, [r7, #24]

  HAL_ADC_Start(j->hadc);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f001 fa0f 	bl	8001f30 <HAL_ADC_Start>
  if (HAL_ADC_PollForConversion(j->hadc, 10) == HAL_OK) {
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	210a      	movs	r1, #10
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f001 faf0 	bl	80020fe <HAL_ADC_PollForConversion>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d14b      	bne.n	8000bbc <JoystickSimple_Poll+0xd0>
    uint16_t v = (uint16_t)HAL_ADC_GetValue(j->hadc);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f001 fb73 	bl	8002214 <HAL_ADC_GetValue>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	82fb      	strh	r3, [r7, #22]

    uint8_t dir = 0;
 8000b32:	2300      	movs	r3, #0
 8000b34:	77fb      	strb	r3, [r7, #31]
    if (v < j->up_th) dir = 1;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	8a9b      	ldrh	r3, [r3, #20]
 8000b3a:	8afa      	ldrh	r2, [r7, #22]
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	d202      	bcs.n	8000b46 <JoystickSimple_Poll+0x5a>
 8000b40:	2301      	movs	r3, #1
 8000b42:	77fb      	strb	r3, [r7, #31]
 8000b44:	e006      	b.n	8000b54 <JoystickSimple_Poll+0x68>
    else if (v > j->down_th) dir = 2;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	8adb      	ldrh	r3, [r3, #22]
 8000b4a:	8afa      	ldrh	r2, [r7, #22]
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	d901      	bls.n	8000b54 <JoystickSimple_Poll+0x68>
 8000b50:	2302      	movs	r3, #2
 8000b52:	77fb      	strb	r3, [r7, #31]

    if (dir != 0 && dir != j->last_dir) {
 8000b54:	7ffb      	ldrb	r3, [r7, #31]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d013      	beq.n	8000b82 <JoystickSimple_Poll+0x96>
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	7a9b      	ldrb	r3, [r3, #10]
 8000b5e:	7ffa      	ldrb	r2, [r7, #31]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d00e      	beq.n	8000b82 <JoystickSimple_Poll+0x96>
      j->last_dir = dir;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	7ffa      	ldrb	r2, [r7, #31]
 8000b68:	729a      	strb	r2, [r3, #10]
      j->last_dir_ms = now;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	69ba      	ldr	r2, [r7, #24]
 8000b6e:	60da      	str	r2, [r3, #12]
      if (dir == 1) e.up = 1;
 8000b70:	7ffb      	ldrb	r3, [r7, #31]
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	d102      	bne.n	8000b7c <JoystickSimple_Poll+0x90>
 8000b76:	2301      	movs	r3, #1
 8000b78:	733b      	strb	r3, [r7, #12]
 8000b7a:	e01f      	b.n	8000bbc <JoystickSimple_Poll+0xd0>
      else e.down = 1;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	737b      	strb	r3, [r7, #13]
      if (dir == 1) e.up = 1;
 8000b80:	e01c      	b.n	8000bbc <JoystickSimple_Poll+0xd0>
    } else if (dir != 0 && (now - j->last_dir_ms) >= j->repeat_ms) {
 8000b82:	7ffb      	ldrb	r3, [r7, #31]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d013      	beq.n	8000bb0 <JoystickSimple_Poll+0xc4>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	69ba      	ldr	r2, [r7, #24]
 8000b8e:	1ad2      	subs	r2, r2, r3
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	691b      	ldr	r3, [r3, #16]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d30b      	bcc.n	8000bb0 <JoystickSimple_Poll+0xc4>
      j->last_dir_ms = now;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	69ba      	ldr	r2, [r7, #24]
 8000b9c:	60da      	str	r2, [r3, #12]
      if (dir == 1) e.up = 1;
 8000b9e:	7ffb      	ldrb	r3, [r7, #31]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d102      	bne.n	8000baa <JoystickSimple_Poll+0xbe>
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	733b      	strb	r3, [r7, #12]
 8000ba8:	e008      	b.n	8000bbc <JoystickSimple_Poll+0xd0>
      else e.down = 1;
 8000baa:	2301      	movs	r3, #1
 8000bac:	737b      	strb	r3, [r7, #13]
      if (dir == 1) e.up = 1;
 8000bae:	e005      	b.n	8000bbc <JoystickSimple_Poll+0xd0>
    } else if (dir == 0) {
 8000bb0:	7ffb      	ldrb	r3, [r7, #31]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d102      	bne.n	8000bbc <JoystickSimple_Poll+0xd0>
      j->last_dir = 0;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	2200      	movs	r2, #0
 8000bba:	729a      	strb	r2, [r3, #10]
    }
  }
  HAL_ADC_Stop(j->hadc);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f001 fa69 	bl	8002098 <HAL_ADC_Stop>

  if (g_sw_event) {
 8000bc6:	4b11      	ldr	r3, [pc, #68]	@ (8000c0c <JoystickSimple_Poll+0x120>)
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d004      	beq.n	8000bda <JoystickSimple_Poll+0xee>
    g_sw_event = 0;
 8000bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8000c0c <JoystickSimple_Poll+0x120>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	701a      	strb	r2, [r3, #0]
    e.press = 1;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	73bb      	strb	r3, [r7, #14]
  }

  return e;
 8000bda:	f107 0310 	add.w	r3, r7, #16
 8000bde:	f107 020c 	add.w	r2, r7, #12
 8000be2:	6812      	ldr	r2, [r2, #0]
 8000be4:	4611      	mov	r1, r2
 8000be6:	8019      	strh	r1, [r3, #0]
 8000be8:	3302      	adds	r3, #2
 8000bea:	0c12      	lsrs	r2, r2, #16
 8000bec:	701a      	strb	r2, [r3, #0]
 8000bee:	2300      	movs	r3, #0
 8000bf0:	7c3a      	ldrb	r2, [r7, #16]
 8000bf2:	f362 0307 	bfi	r3, r2, #0, #8
 8000bf6:	7c7a      	ldrb	r2, [r7, #17]
 8000bf8:	f362 230f 	bfi	r3, r2, #8, #8
 8000bfc:	7cba      	ldrb	r2, [r7, #18]
 8000bfe:	f362 4317 	bfi	r3, r2, #16, #8
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3720      	adds	r7, #32
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	20000184 	.word	0x20000184

08000c10 <pcf_write>:
// Mapping B: P0..P3 = D4..D7, P4=BL, P5=EN, P6=RW, P7=RS
static MapPins mapB = {1<<7, 1<<6, 1<<5, 1<<4, 1<<0, 1<<1, 1<<2, 1<<3};

static MapPins pins;

static HAL_StatusTypeDef pcf_write(LCD_PCF8574 *l, uint8_t data) {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af02      	add	r7, sp, #8
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	460b      	mov	r3, r1
 8000c1a:	70fb      	strb	r3, [r7, #3]
  return HAL_I2C_Master_Transmit(l->hi2c, (uint16_t)(l->addr7 << 1), &data, 1, LCD_I2C_TIMEOUT_MS);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6818      	ldr	r0, [r3, #0]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	791b      	ldrb	r3, [r3, #4]
 8000c24:	005b      	lsls	r3, r3, #1
 8000c26:	b299      	uxth	r1, r3
 8000c28:	1cfa      	adds	r2, r7, #3
 8000c2a:	2332      	movs	r3, #50	@ 0x32
 8000c2c:	9300      	str	r3, [sp, #0]
 8000c2e:	2301      	movs	r3, #1
 8000c30:	f002 fc22 	bl	8003478 <HAL_I2C_Master_Transmit>
 8000c34:	4603      	mov	r3, r0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
	...

08000c40 <pulse_enable>:

static void pulse_enable(LCD_PCF8574 *l, uint8_t data) {
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	460b      	mov	r3, r1
 8000c4a:	70fb      	strb	r3, [r7, #3]
  pcf_write(l, data | pins.EN);
 8000c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000c88 <pulse_enable+0x48>)
 8000c4e:	789a      	ldrb	r2, [r3, #2]
 8000c50:	78fb      	ldrb	r3, [r7, #3]
 8000c52:	4313      	orrs	r3, r2
 8000c54:	b2db      	uxtb	r3, r3
 8000c56:	4619      	mov	r1, r3
 8000c58:	6878      	ldr	r0, [r7, #4]
 8000c5a:	f7ff ffd9 	bl	8000c10 <pcf_write>
  HAL_Delay(1);
 8000c5e:	2001      	movs	r0, #1
 8000c60:	f001 f8fe 	bl	8001e60 <HAL_Delay>
  pcf_write(l, data & (uint8_t)~pins.EN);
 8000c64:	4b08      	ldr	r3, [pc, #32]	@ (8000c88 <pulse_enable+0x48>)
 8000c66:	789b      	ldrb	r3, [r3, #2]
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	b2da      	uxtb	r2, r3
 8000c6c:	78fb      	ldrb	r3, [r7, #3]
 8000c6e:	4013      	ands	r3, r2
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	4619      	mov	r1, r3
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f7ff ffcb 	bl	8000c10 <pcf_write>
  HAL_Delay(1);
 8000c7a:	2001      	movs	r0, #1
 8000c7c:	f001 f8f0 	bl	8001e60 <HAL_Delay>
}
 8000c80:	bf00      	nop
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	20000188 	.word	0x20000188

08000c8c <write4bits>:

static void write4bits(LCD_PCF8574 *l, uint8_t nibble, uint8_t rs) {
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	460b      	mov	r3, r1
 8000c96:	70fb      	strb	r3, [r7, #3]
 8000c98:	4613      	mov	r3, r2
 8000c9a:	70bb      	strb	r3, [r7, #2]
  uint8_t data = 0;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	73fb      	strb	r3, [r7, #15]

  if (nibble & 0x01) data |= pins.D4;
 8000ca0:	78fb      	ldrb	r3, [r7, #3]
 8000ca2:	f003 0301 	and.w	r3, r3, #1
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d004      	beq.n	8000cb4 <write4bits+0x28>
 8000caa:	4b21      	ldr	r3, [pc, #132]	@ (8000d30 <write4bits+0xa4>)
 8000cac:	791a      	ldrb	r2, [r3, #4]
 8000cae:	7bfb      	ldrb	r3, [r7, #15]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	73fb      	strb	r3, [r7, #15]
  if (nibble & 0x02) data |= pins.D5;
 8000cb4:	78fb      	ldrb	r3, [r7, #3]
 8000cb6:	f003 0302 	and.w	r3, r3, #2
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d004      	beq.n	8000cc8 <write4bits+0x3c>
 8000cbe:	4b1c      	ldr	r3, [pc, #112]	@ (8000d30 <write4bits+0xa4>)
 8000cc0:	795a      	ldrb	r2, [r3, #5]
 8000cc2:	7bfb      	ldrb	r3, [r7, #15]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	73fb      	strb	r3, [r7, #15]
  if (nibble & 0x04) data |= pins.D6;
 8000cc8:	78fb      	ldrb	r3, [r7, #3]
 8000cca:	f003 0304 	and.w	r3, r3, #4
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d004      	beq.n	8000cdc <write4bits+0x50>
 8000cd2:	4b17      	ldr	r3, [pc, #92]	@ (8000d30 <write4bits+0xa4>)
 8000cd4:	799a      	ldrb	r2, [r3, #6]
 8000cd6:	7bfb      	ldrb	r3, [r7, #15]
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	73fb      	strb	r3, [r7, #15]
  if (nibble & 0x08) data |= pins.D7;
 8000cdc:	78fb      	ldrb	r3, [r7, #3]
 8000cde:	f003 0308 	and.w	r3, r3, #8
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d004      	beq.n	8000cf0 <write4bits+0x64>
 8000ce6:	4b12      	ldr	r3, [pc, #72]	@ (8000d30 <write4bits+0xa4>)
 8000ce8:	79da      	ldrb	r2, [r3, #7]
 8000cea:	7bfb      	ldrb	r3, [r7, #15]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	73fb      	strb	r3, [r7, #15]

  if (rs) data |= pins.RS;
 8000cf0:	78bb      	ldrb	r3, [r7, #2]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d004      	beq.n	8000d00 <write4bits+0x74>
 8000cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d30 <write4bits+0xa4>)
 8000cf8:	781a      	ldrb	r2, [r3, #0]
 8000cfa:	7bfb      	ldrb	r3, [r7, #15]
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	73fb      	strb	r3, [r7, #15]
  // RW siempre 0 (escritura)

  if (l->backlight) data |= pins.BL;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	795b      	ldrb	r3, [r3, #5]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d004      	beq.n	8000d12 <write4bits+0x86>
 8000d08:	4b09      	ldr	r3, [pc, #36]	@ (8000d30 <write4bits+0xa4>)
 8000d0a:	78da      	ldrb	r2, [r3, #3]
 8000d0c:	7bfb      	ldrb	r3, [r7, #15]
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	73fb      	strb	r3, [r7, #15]

  pcf_write(l, data);
 8000d12:	7bfb      	ldrb	r3, [r7, #15]
 8000d14:	4619      	mov	r1, r3
 8000d16:	6878      	ldr	r0, [r7, #4]
 8000d18:	f7ff ff7a 	bl	8000c10 <pcf_write>
  pulse_enable(l, data);
 8000d1c:	7bfb      	ldrb	r3, [r7, #15]
 8000d1e:	4619      	mov	r1, r3
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	f7ff ff8d 	bl	8000c40 <pulse_enable>
}
 8000d26:	bf00      	nop
 8000d28:	3710      	adds	r7, #16
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	20000188 	.word	0x20000188

08000d34 <lcd_send>:

static void lcd_send(LCD_PCF8574 *l, uint8_t value, uint8_t rs) {
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	70fb      	strb	r3, [r7, #3]
 8000d40:	4613      	mov	r3, r2
 8000d42:	70bb      	strb	r3, [r7, #2]
  write4bits(l, (value >> 4) & 0x0F, rs);
 8000d44:	78fb      	ldrb	r3, [r7, #3]
 8000d46:	091b      	lsrs	r3, r3, #4
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	78ba      	ldrb	r2, [r7, #2]
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff ff9c 	bl	8000c8c <write4bits>
  write4bits(l, value & 0x0F, rs);
 8000d54:	78fb      	ldrb	r3, [r7, #3]
 8000d56:	f003 030f 	and.w	r3, r3, #15
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	78ba      	ldrb	r2, [r7, #2]
 8000d5e:	4619      	mov	r1, r3
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	f7ff ff93 	bl	8000c8c <write4bits>
  HAL_Delay(2);
 8000d66:	2002      	movs	r0, #2
 8000d68:	f001 f87a 	bl	8001e60 <HAL_Delay>
}
 8000d6c:	bf00      	nop
 8000d6e:	3708      	adds	r7, #8
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <lcd_cmd>:

static void lcd_cmd(LCD_PCF8574 *l, uint8_t cmd) { lcd_send(l, cmd, 0); }
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	70fb      	strb	r3, [r7, #3]
 8000d80:	78fb      	ldrb	r3, [r7, #3]
 8000d82:	2200      	movs	r2, #0
 8000d84:	4619      	mov	r1, r3
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f7ff ffd4 	bl	8000d34 <lcd_send>
 8000d8c:	bf00      	nop
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <lcd_data>:
static void lcd_data(LCD_PCF8574 *l, uint8_t d)  { lcd_send(l, d, 1); }
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	460b      	mov	r3, r1
 8000d9e:	70fb      	strb	r3, [r7, #3]
 8000da0:	78fb      	ldrb	r3, [r7, #3]
 8000da2:	2201      	movs	r2, #1
 8000da4:	4619      	mov	r1, r3
 8000da6:	6878      	ldr	r0, [r7, #4]
 8000da8:	f7ff ffc4 	bl	8000d34 <lcd_send>
 8000dac:	bf00      	nop
 8000dae:	3708      	adds	r7, #8
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <LCD_Backlight>:

void LCD_Backlight(LCD_PCF8574 *lcd, uint8_t on) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	70fb      	strb	r3, [r7, #3]
  lcd->backlight = on ? 1 : 0;
 8000dc0:	78fb      	ldrb	r3, [r7, #3]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	bf14      	ite	ne
 8000dc6:	2301      	movne	r3, #1
 8000dc8:	2300      	moveq	r3, #0
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	461a      	mov	r2, r3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	715a      	strb	r2, [r3, #5]
  uint8_t data = lcd->backlight ? pins.BL : 0;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	795b      	ldrb	r3, [r3, #5]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d002      	beq.n	8000de0 <LCD_Backlight+0x2c>
 8000dda:	4b07      	ldr	r3, [pc, #28]	@ (8000df8 <LCD_Backlight+0x44>)
 8000ddc:	78db      	ldrb	r3, [r3, #3]
 8000dde:	e000      	b.n	8000de2 <LCD_Backlight+0x2e>
 8000de0:	2300      	movs	r3, #0
 8000de2:	73fb      	strb	r3, [r7, #15]
  pcf_write(lcd, data);
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
 8000de6:	4619      	mov	r1, r3
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	f7ff ff11 	bl	8000c10 <pcf_write>
}
 8000dee:	bf00      	nop
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20000188 	.word	0x20000188

08000dfc <LCD_Init>:

void LCD_Init(LCD_PCF8574 *lcd, I2C_HandleTypeDef *hi2c, uint8_t addr7, LCD_Map map) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	4611      	mov	r1, r2
 8000e08:	461a      	mov	r2, r3
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	71fb      	strb	r3, [r7, #7]
 8000e0e:	4613      	mov	r3, r2
 8000e10:	71bb      	strb	r3, [r7, #6]
  memset(lcd, 0, sizeof(*lcd));
 8000e12:	2208      	movs	r2, #8
 8000e14:	2100      	movs	r1, #0
 8000e16:	68f8      	ldr	r0, [r7, #12]
 8000e18:	f003 fb42 	bl	80044a0 <memset>
  lcd->hi2c = hi2c;
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	68ba      	ldr	r2, [r7, #8]
 8000e20:	601a      	str	r2, [r3, #0]
  lcd->addr7 = addr7;
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	79fa      	ldrb	r2, [r7, #7]
 8000e26:	711a      	strb	r2, [r3, #4]
  lcd->backlight = 1;
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	715a      	strb	r2, [r3, #5]
  lcd->map = map;
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	79ba      	ldrb	r2, [r7, #6]
 8000e32:	719a      	strb	r2, [r3, #6]

  pins = (map == LCD_MAP_A) ? mapA : mapB;
 8000e34:	79bb      	ldrb	r3, [r7, #6]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d106      	bne.n	8000e48 <LCD_Init+0x4c>
 8000e3a:	4b23      	ldr	r3, [pc, #140]	@ (8000ec8 <LCD_Init+0xcc>)
 8000e3c:	4a23      	ldr	r2, [pc, #140]	@ (8000ecc <LCD_Init+0xd0>)
 8000e3e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e42:	e883 0003 	stmia.w	r3, {r0, r1}
 8000e46:	e005      	b.n	8000e54 <LCD_Init+0x58>
 8000e48:	4b1f      	ldr	r3, [pc, #124]	@ (8000ec8 <LCD_Init+0xcc>)
 8000e4a:	4a21      	ldr	r2, [pc, #132]	@ (8000ed0 <LCD_Init+0xd4>)
 8000e4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e50:	e883 0003 	stmia.w	r3, {r0, r1}

  HAL_Delay(50);
 8000e54:	2032      	movs	r0, #50	@ 0x32
 8000e56:	f001 f803 	bl	8001e60 <HAL_Delay>

  // Init 4-bit sequence
  write4bits(lcd, 0x03, 0); HAL_Delay(5);
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2103      	movs	r1, #3
 8000e5e:	68f8      	ldr	r0, [r7, #12]
 8000e60:	f7ff ff14 	bl	8000c8c <write4bits>
 8000e64:	2005      	movs	r0, #5
 8000e66:	f000 fffb 	bl	8001e60 <HAL_Delay>
  write4bits(lcd, 0x03, 0); HAL_Delay(5);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2103      	movs	r1, #3
 8000e6e:	68f8      	ldr	r0, [r7, #12]
 8000e70:	f7ff ff0c 	bl	8000c8c <write4bits>
 8000e74:	2005      	movs	r0, #5
 8000e76:	f000 fff3 	bl	8001e60 <HAL_Delay>
  write4bits(lcd, 0x03, 0); HAL_Delay(5);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2103      	movs	r1, #3
 8000e7e:	68f8      	ldr	r0, [r7, #12]
 8000e80:	f7ff ff04 	bl	8000c8c <write4bits>
 8000e84:	2005      	movs	r0, #5
 8000e86:	f000 ffeb 	bl	8001e60 <HAL_Delay>
  write4bits(lcd, 0x02, 0); HAL_Delay(5);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2102      	movs	r1, #2
 8000e8e:	68f8      	ldr	r0, [r7, #12]
 8000e90:	f7ff fefc 	bl	8000c8c <write4bits>
 8000e94:	2005      	movs	r0, #5
 8000e96:	f000 ffe3 	bl	8001e60 <HAL_Delay>

  lcd_cmd(lcd, LCD_FUNCTION_4B);
 8000e9a:	2128      	movs	r1, #40	@ 0x28
 8000e9c:	68f8      	ldr	r0, [r7, #12]
 8000e9e:	f7ff ff69 	bl	8000d74 <lcd_cmd>
  lcd_cmd(lcd, LCD_DISPLAY_ON);
 8000ea2:	210c      	movs	r1, #12
 8000ea4:	68f8      	ldr	r0, [r7, #12]
 8000ea6:	f7ff ff65 	bl	8000d74 <lcd_cmd>
  lcd_cmd(lcd, LCD_CLEAR);
 8000eaa:	2101      	movs	r1, #1
 8000eac:	68f8      	ldr	r0, [r7, #12]
 8000eae:	f7ff ff61 	bl	8000d74 <lcd_cmd>
  HAL_Delay(5);
 8000eb2:	2005      	movs	r0, #5
 8000eb4:	f000 ffd4 	bl	8001e60 <HAL_Delay>
  lcd_cmd(lcd, LCD_ENTRY_MODE);
 8000eb8:	2106      	movs	r1, #6
 8000eba:	68f8      	ldr	r0, [r7, #12]
 8000ebc:	f7ff ff5a 	bl	8000d74 <lcd_cmd>
}
 8000ec0:	bf00      	nop
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20000188 	.word	0x20000188
 8000ecc:	20000000 	.word	0x20000000
 8000ed0:	20000008 	.word	0x20000008

08000ed4 <LCD_Clear>:

void LCD_Clear(LCD_PCF8574 *lcd) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  lcd_cmd(lcd, LCD_CLEAR);
 8000edc:	2101      	movs	r1, #1
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f7ff ff48 	bl	8000d74 <lcd_cmd>
  HAL_Delay(5);
 8000ee4:	2005      	movs	r0, #5
 8000ee6:	f000 ffbb 	bl	8001e60 <HAL_Delay>
}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
	...

08000ef4 <LCD_SetCursor>:

void LCD_SetCursor(LCD_PCF8574 *lcd, uint8_t row, uint8_t col) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	460b      	mov	r3, r1
 8000efe:	70fb      	strb	r3, [r7, #3]
 8000f00:	4613      	mov	r3, r2
 8000f02:	70bb      	strb	r3, [r7, #2]
  static const uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
  if (row > 3) row = 3;
 8000f04:	78fb      	ldrb	r3, [r7, #3]
 8000f06:	2b03      	cmp	r3, #3
 8000f08:	d901      	bls.n	8000f0e <LCD_SetCursor+0x1a>
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	70fb      	strb	r3, [r7, #3]
  lcd_cmd(lcd, LCD_SET_DDRAM | (row_offsets[row] + col));
 8000f0e:	78fb      	ldrb	r3, [r7, #3]
 8000f10:	4a08      	ldr	r2, [pc, #32]	@ (8000f34 <LCD_SetCursor+0x40>)
 8000f12:	5cd2      	ldrb	r2, [r2, r3]
 8000f14:	78bb      	ldrb	r3, [r7, #2]
 8000f16:	4413      	add	r3, r2
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	b25b      	sxtb	r3, r3
 8000f1c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f20:	b25b      	sxtb	r3, r3
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	4619      	mov	r1, r3
 8000f26:	6878      	ldr	r0, [r7, #4]
 8000f28:	f7ff ff24 	bl	8000d74 <lcd_cmd>
}
 8000f2c:	bf00      	nop
 8000f2e:	3708      	adds	r7, #8
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	08005310 	.word	0x08005310

08000f38 <LCD_PrintLine>:

void LCD_Print(LCD_PCF8574 *lcd, const char *s) {
  while (*s) lcd_data(lcd, (uint8_t)*s++);
}

void LCD_PrintLine(LCD_PCF8574 *lcd, uint8_t row, const char *text) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	460b      	mov	r3, r1
 8000f42:	607a      	str	r2, [r7, #4]
 8000f44:	72fb      	strb	r3, [r7, #11]
  LCD_SetCursor(lcd, row, 0);
 8000f46:	7afb      	ldrb	r3, [r7, #11]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	68f8      	ldr	r0, [r7, #12]
 8000f4e:	f7ff ffd1 	bl	8000ef4 <LCD_SetCursor>
  for (int i = 0; i < 20; i++) lcd_data(lcd, ' ');
 8000f52:	2300      	movs	r3, #0
 8000f54:	617b      	str	r3, [r7, #20]
 8000f56:	e006      	b.n	8000f66 <LCD_PrintLine+0x2e>
 8000f58:	2120      	movs	r1, #32
 8000f5a:	68f8      	ldr	r0, [r7, #12]
 8000f5c:	f7ff ff1a 	bl	8000d94 <lcd_data>
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	3301      	adds	r3, #1
 8000f64:	617b      	str	r3, [r7, #20]
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	2b13      	cmp	r3, #19
 8000f6a:	ddf5      	ble.n	8000f58 <LCD_PrintLine+0x20>
  LCD_SetCursor(lcd, row, 0);
 8000f6c:	7afb      	ldrb	r3, [r7, #11]
 8000f6e:	2200      	movs	r2, #0
 8000f70:	4619      	mov	r1, r3
 8000f72:	68f8      	ldr	r0, [r7, #12]
 8000f74:	f7ff ffbe 	bl	8000ef4 <LCD_SetCursor>
  for (int i = 0; text[i] && i < 20; i++) lcd_data(lcd, (uint8_t)text[i]);
 8000f78:	2300      	movs	r3, #0
 8000f7a:	613b      	str	r3, [r7, #16]
 8000f7c:	e00a      	b.n	8000f94 <LCD_PrintLine+0x5c>
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	4413      	add	r3, r2
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	4619      	mov	r1, r3
 8000f88:	68f8      	ldr	r0, [r7, #12]
 8000f8a:	f7ff ff03 	bl	8000d94 <lcd_data>
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	3301      	adds	r3, #1
 8000f92:	613b      	str	r3, [r7, #16]
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	687a      	ldr	r2, [r7, #4]
 8000f98:	4413      	add	r3, r2
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d002      	beq.n	8000fa6 <LCD_PrintLine+0x6e>
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	2b13      	cmp	r3, #19
 8000fa4:	ddeb      	ble.n	8000f7e <LCD_PrintLine+0x46>
}
 8000fa6:	bf00      	nop
 8000fa8:	3718      	adds	r7, #24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
	...

08000fb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb4:	f000 fee2 	bl	8001d7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb8:	f000 f848 	bl	800104c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fbc:	f7ff fc88 	bl	80008d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fc0:	f7ff fc66 	bl	8000890 <MX_DMA_Init>
  MX_I2C1_Init();
 8000fc4:	f7ff fcde 	bl	8000984 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000fc8:	f7ff faf0 	bl	80005ac <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init(&lcd, &hi2c1, 0x27, LCD_MAP_A);
 8000fcc:	2300      	movs	r3, #0
 8000fce:	2227      	movs	r2, #39	@ 0x27
 8000fd0:	4916      	ldr	r1, [pc, #88]	@ (800102c <main+0x7c>)
 8000fd2:	4817      	ldr	r0, [pc, #92]	@ (8001030 <main+0x80>)
 8000fd4:	f7ff ff12 	bl	8000dfc <LCD_Init>
  LCD_Backlight(&lcd, 1);
 8000fd8:	2101      	movs	r1, #1
 8000fda:	4815      	ldr	r0, [pc, #84]	@ (8001030 <main+0x80>)
 8000fdc:	f7ff feea 	bl	8000db4 <LCD_Backlight>

  // ADC reader
  AdcReader_Init(&adc_vry, &hadc1, ADC_CHANNEL_10, ADC_SAMPLETIME_144CYCLES);
 8000fe0:	2306      	movs	r3, #6
 8000fe2:	220a      	movs	r2, #10
 8000fe4:	4913      	ldr	r1, [pc, #76]	@ (8001034 <main+0x84>)
 8000fe6:	4814      	ldr	r0, [pc, #80]	@ (8001038 <main+0x88>)
 8000fe8:	f7ff fbaa 	bl	8000740 <AdcReader_Init>

  // Joystick simple
  JoystickSimple_Init(&joy, &hadc1, GPIOB, GPIO_PIN_12);
 8000fec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ff0:	4a12      	ldr	r2, [pc, #72]	@ (800103c <main+0x8c>)
 8000ff2:	4910      	ldr	r1, [pc, #64]	@ (8001034 <main+0x84>)
 8000ff4:	4812      	ldr	r0, [pc, #72]	@ (8001040 <main+0x90>)
 8000ff6:	f7ff fd47 	bl	8000a88 <JoystickSimple_Init>
  //JoystickSimple_Calibrate(&joy);
  JoystickSimple_Start(&joy);
 8000ffa:	4811      	ldr	r0, [pc, #68]	@ (8001040 <main+0x90>)
 8000ffc:	f7ff fd6b 	bl	8000ad6 <JoystickSimple_Start>

  // Juego
  Buzzer_Init(&bz, GPIOB, GPIO_PIN_13, 1);   // PB13, activo alto
 8001000:	2301      	movs	r3, #1
 8001002:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001006:	490d      	ldr	r1, [pc, #52]	@ (800103c <main+0x8c>)
 8001008:	480e      	ldr	r0, [pc, #56]	@ (8001044 <main+0x94>)
 800100a:	f7ff fbd4 	bl	80007b6 <Buzzer_Init>
  TrivialGame_Init(&game, &lcd, &joy, &bz);
 800100e:	4b0d      	ldr	r3, [pc, #52]	@ (8001044 <main+0x94>)
 8001010:	4a0b      	ldr	r2, [pc, #44]	@ (8001040 <main+0x90>)
 8001012:	4907      	ldr	r1, [pc, #28]	@ (8001030 <main+0x80>)
 8001014:	480c      	ldr	r0, [pc, #48]	@ (8001048 <main+0x98>)
 8001016:	f000 fcd9 	bl	80019cc <TrivialGame_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  TrivialGame_Update(&game);
 800101a:	480b      	ldr	r0, [pc, #44]	@ (8001048 <main+0x98>)
 800101c:	f000 fcfd 	bl	8001a1a <TrivialGame_Update>
	 	  HAL_Delay(10);
 8001020:	200a      	movs	r0, #10
 8001022:	f000 ff1d 	bl	8001e60 <HAL_Delay>
	  TrivialGame_Update(&game);
 8001026:	bf00      	nop
 8001028:	e7f7      	b.n	800101a <main+0x6a>
 800102a:	bf00      	nop
 800102c:	20000130 	.word	0x20000130
 8001030:	200001a8 	.word	0x200001a8
 8001034:	20000088 	.word	0x20000088
 8001038:	200001b0 	.word	0x200001b0
 800103c:	40020400 	.word	0x40020400
 8001040:	20000190 	.word	0x20000190
 8001044:	200001fc 	.word	0x200001fc
 8001048:	200001bc 	.word	0x200001bc

0800104c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b094      	sub	sp, #80	@ 0x50
 8001050:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001052:	f107 0320 	add.w	r3, r7, #32
 8001056:	2230      	movs	r2, #48	@ 0x30
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f003 fa20 	bl	80044a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001060:	f107 030c 	add.w	r3, r7, #12
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001070:	2300      	movs	r3, #0
 8001072:	60bb      	str	r3, [r7, #8]
 8001074:	4b27      	ldr	r3, [pc, #156]	@ (8001114 <SystemClock_Config+0xc8>)
 8001076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001078:	4a26      	ldr	r2, [pc, #152]	@ (8001114 <SystemClock_Config+0xc8>)
 800107a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800107e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001080:	4b24      	ldr	r3, [pc, #144]	@ (8001114 <SystemClock_Config+0xc8>)
 8001082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001084:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001088:	60bb      	str	r3, [r7, #8]
 800108a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800108c:	2300      	movs	r3, #0
 800108e:	607b      	str	r3, [r7, #4]
 8001090:	4b21      	ldr	r3, [pc, #132]	@ (8001118 <SystemClock_Config+0xcc>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a20      	ldr	r2, [pc, #128]	@ (8001118 <SystemClock_Config+0xcc>)
 8001096:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800109a:	6013      	str	r3, [r2, #0]
 800109c:	4b1e      	ldr	r3, [pc, #120]	@ (8001118 <SystemClock_Config+0xcc>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010a4:	607b      	str	r3, [r7, #4]
 80010a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010a8:	2302      	movs	r3, #2
 80010aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010ac:	2301      	movs	r3, #1
 80010ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010b0:	2310      	movs	r3, #16
 80010b2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010b4:	2302      	movs	r3, #2
 80010b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010b8:	2300      	movs	r3, #0
 80010ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80010bc:	2308      	movs	r3, #8
 80010be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80010c0:	2332      	movs	r3, #50	@ 0x32
 80010c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010c4:	2302      	movs	r3, #2
 80010c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80010c8:	2308      	movs	r3, #8
 80010ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010cc:	f107 0320 	add.w	r3, r7, #32
 80010d0:	4618      	mov	r0, r3
 80010d2:	f002 fd2b 	bl	8003b2c <HAL_RCC_OscConfig>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010dc:	f000 f82d 	bl	800113a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e0:	230f      	movs	r3, #15
 80010e2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010e4:	2302      	movs	r3, #2
 80010e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010ec:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010f2:	2300      	movs	r3, #0
 80010f4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010f6:	f107 030c 	add.w	r3, r7, #12
 80010fa:	2101      	movs	r1, #1
 80010fc:	4618      	mov	r0, r3
 80010fe:	f002 ff8d 	bl	800401c <HAL_RCC_ClockConfig>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001108:	f000 f817 	bl	800113a <Error_Handler>
  }
}
 800110c:	bf00      	nop
 800110e:	3750      	adds	r7, #80	@ 0x50
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40023800 	.word	0x40023800
 8001118:	40007000 	.word	0x40007000

0800111c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
#include "joystick_simple.h"

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_12) {
 8001126:	88fb      	ldrh	r3, [r7, #6]
 8001128:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800112c:	d101      	bne.n	8001132 <HAL_GPIO_EXTI_Callback+0x16>
    JoystickSimple_OnSWInterrupt();
 800112e:	f7ff fc9f 	bl	8000a70 <JoystickSimple_OnSWInterrupt>
  }
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800113a:	b480      	push	{r7}
 800113c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800113e:	b672      	cpsid	i
}
 8001140:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001142:	bf00      	nop
 8001144:	e7fd      	b.n	8001142 <Error_Handler+0x8>
	...

08001148 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	607b      	str	r3, [r7, #4]
 8001152:	4b10      	ldr	r3, [pc, #64]	@ (8001194 <HAL_MspInit+0x4c>)
 8001154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001156:	4a0f      	ldr	r2, [pc, #60]	@ (8001194 <HAL_MspInit+0x4c>)
 8001158:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800115c:	6453      	str	r3, [r2, #68]	@ 0x44
 800115e:	4b0d      	ldr	r3, [pc, #52]	@ (8001194 <HAL_MspInit+0x4c>)
 8001160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001162:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001166:	607b      	str	r3, [r7, #4]
 8001168:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	603b      	str	r3, [r7, #0]
 800116e:	4b09      	ldr	r3, [pc, #36]	@ (8001194 <HAL_MspInit+0x4c>)
 8001170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001172:	4a08      	ldr	r2, [pc, #32]	@ (8001194 <HAL_MspInit+0x4c>)
 8001174:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001178:	6413      	str	r3, [r2, #64]	@ 0x40
 800117a:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <HAL_MspInit+0x4c>)
 800117c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001182:	603b      	str	r3, [r7, #0]
 8001184:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001186:	2007      	movs	r0, #7
 8001188:	f001 fb50 	bl	800282c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800118c:	bf00      	nop
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40023800 	.word	0x40023800

08001198 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <NMI_Handler+0x4>

080011a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <HardFault_Handler+0x4>

080011a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011ac:	bf00      	nop
 80011ae:	e7fd      	b.n	80011ac <MemManage_Handler+0x4>

080011b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011b4:	bf00      	nop
 80011b6:	e7fd      	b.n	80011b4 <BusFault_Handler+0x4>

080011b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011bc:	bf00      	nop
 80011be:	e7fd      	b.n	80011bc <UsageFault_Handler+0x4>

080011c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011c4:	bf00      	nop
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr

080011ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011ce:	b480      	push	{r7}
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011d2:	bf00      	nop
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr

080011ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ee:	f000 fe17 	bl	8001e20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80011fa:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80011fe:	f001 ffdf 	bl	80031c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
	...

08001208 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800120c:	4802      	ldr	r0, [pc, #8]	@ (8001218 <DMA2_Stream0_IRQHandler+0x10>)
 800120e:	f001 fbfd 	bl	8002a0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	200000d0 	.word	0x200000d0

0800121c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001224:	4a14      	ldr	r2, [pc, #80]	@ (8001278 <_sbrk+0x5c>)
 8001226:	4b15      	ldr	r3, [pc, #84]	@ (800127c <_sbrk+0x60>)
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001230:	4b13      	ldr	r3, [pc, #76]	@ (8001280 <_sbrk+0x64>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d102      	bne.n	800123e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001238:	4b11      	ldr	r3, [pc, #68]	@ (8001280 <_sbrk+0x64>)
 800123a:	4a12      	ldr	r2, [pc, #72]	@ (8001284 <_sbrk+0x68>)
 800123c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800123e:	4b10      	ldr	r3, [pc, #64]	@ (8001280 <_sbrk+0x64>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4413      	add	r3, r2
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	429a      	cmp	r2, r3
 800124a:	d207      	bcs.n	800125c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800124c:	f003 f944 	bl	80044d8 <__errno>
 8001250:	4603      	mov	r3, r0
 8001252:	220c      	movs	r2, #12
 8001254:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001256:	f04f 33ff 	mov.w	r3, #4294967295
 800125a:	e009      	b.n	8001270 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800125c:	4b08      	ldr	r3, [pc, #32]	@ (8001280 <_sbrk+0x64>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001262:	4b07      	ldr	r3, [pc, #28]	@ (8001280 <_sbrk+0x64>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4413      	add	r3, r2
 800126a:	4a05      	ldr	r2, [pc, #20]	@ (8001280 <_sbrk+0x64>)
 800126c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800126e:	68fb      	ldr	r3, [r7, #12]
}
 8001270:	4618      	mov	r0, r3
 8001272:	3718      	adds	r7, #24
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	20020000 	.word	0x20020000
 800127c:	00000400 	.word	0x00000400
 8001280:	20000208 	.word	0x20000208
 8001284:	20000358 	.word	0x20000358

08001288 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800128c:	4b06      	ldr	r3, [pc, #24]	@ (80012a8 <SystemInit+0x20>)
 800128e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001292:	4a05      	ldr	r2, [pc, #20]	@ (80012a8 <SystemInit+0x20>)
 8001294:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001298:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	e000ed00 	.word	0xe000ed00

080012ac <next_q>:
static const uint32_t WIN_MS = 5000;
static const uint8_t  BEEPS_PER_WIN[4] = {1, 2, 4, 7}; // 0-5:1, 5-10:2, 10-15:4, 15-20:7

/* ------------------- util preguntas ------------------- */

static int32_t next_q(Difficulty d, int32_t after) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	6039      	str	r1, [r7, #0]
 80012b6:	71fb      	strb	r3, [r7, #7]
  uint32_t n; const Question *qs = Questions_GetAll(&n);
 80012b8:	f107 0308 	add.w	r3, r7, #8
 80012bc:	4618      	mov	r0, r3
 80012be:	f000 fd23 	bl	8001d08 <Questions_GetAll>
 80012c2:	60f8      	str	r0, [r7, #12]
  for (uint32_t i=(uint32_t)(after+1); i<n; i++) if (qs[i].diff==d) return (int32_t)i;
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	3301      	adds	r3, #1
 80012c8:	617b      	str	r3, [r7, #20]
 80012ca:	e010      	b.n	80012ee <next_q+0x42>
 80012cc:	697a      	ldr	r2, [r7, #20]
 80012ce:	4613      	mov	r3, r2
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	4413      	add	r3, r2
 80012d4:	00db      	lsls	r3, r3, #3
 80012d6:	461a      	mov	r2, r3
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	4413      	add	r3, r2
 80012dc:	7d5b      	ldrb	r3, [r3, #21]
 80012de:	79fa      	ldrb	r2, [r7, #7]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d101      	bne.n	80012e8 <next_q+0x3c>
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	e020      	b.n	800132a <next_q+0x7e>
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	3301      	adds	r3, #1
 80012ec:	617b      	str	r3, [r7, #20]
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	697a      	ldr	r2, [r7, #20]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d3ea      	bcc.n	80012cc <next_q+0x20>
  for (uint32_t i=0; i<n; i++) if (qs[i].diff==d) return (int32_t)i;
 80012f6:	2300      	movs	r3, #0
 80012f8:	613b      	str	r3, [r7, #16]
 80012fa:	e010      	b.n	800131e <next_q+0x72>
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	4613      	mov	r3, r2
 8001300:	005b      	lsls	r3, r3, #1
 8001302:	4413      	add	r3, r2
 8001304:	00db      	lsls	r3, r3, #3
 8001306:	461a      	mov	r2, r3
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	4413      	add	r3, r2
 800130c:	7d5b      	ldrb	r3, [r3, #21]
 800130e:	79fa      	ldrb	r2, [r7, #7]
 8001310:	429a      	cmp	r2, r3
 8001312:	d101      	bne.n	8001318 <next_q+0x6c>
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	e008      	b.n	800132a <next_q+0x7e>
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	3301      	adds	r3, #1
 800131c:	613b      	str	r3, [r7, #16]
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	693a      	ldr	r2, [r7, #16]
 8001322:	429a      	cmp	r2, r3
 8001324:	d3ea      	bcc.n	80012fc <next_q+0x50>
  return -1;
 8001326:	f04f 33ff 	mov.w	r3, #4294967295
}
 800132a:	4618      	mov	r0, r3
 800132c:	3718      	adds	r7, #24
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
	...

08001334 <render_menu>:

/* ------------------- render (sin parpadeo) ------------------- */

static void render_menu(TrivialGame *g) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  LCD_Clear(g->lcd);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff fdc7 	bl	8000ed4 <LCD_Clear>
  LCD_PrintLine(g->lcd, 0, "== TRIVIAL STM32 ==");
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a18      	ldr	r2, [pc, #96]	@ (80013ac <render_menu+0x78>)
 800134c:	2100      	movs	r1, #0
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff fdf2 	bl	8000f38 <LCD_PrintLine>
  LCD_PrintLine(g->lcd, 1, (g->diff==DIFF_EASY) ? "> Facil"   : "  Facil");
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6818      	ldr	r0, [r3, #0]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	7b1b      	ldrb	r3, [r3, #12]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d101      	bne.n	8001364 <render_menu+0x30>
 8001360:	4b13      	ldr	r3, [pc, #76]	@ (80013b0 <render_menu+0x7c>)
 8001362:	e000      	b.n	8001366 <render_menu+0x32>
 8001364:	4b13      	ldr	r3, [pc, #76]	@ (80013b4 <render_menu+0x80>)
 8001366:	461a      	mov	r2, r3
 8001368:	2101      	movs	r1, #1
 800136a:	f7ff fde5 	bl	8000f38 <LCD_PrintLine>
  LCD_PrintLine(g->lcd, 2, (g->diff==DIFF_MED ) ? "> Media"   : "  Media");
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6818      	ldr	r0, [r3, #0]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	7b1b      	ldrb	r3, [r3, #12]
 8001376:	2b01      	cmp	r3, #1
 8001378:	d101      	bne.n	800137e <render_menu+0x4a>
 800137a:	4b0f      	ldr	r3, [pc, #60]	@ (80013b8 <render_menu+0x84>)
 800137c:	e000      	b.n	8001380 <render_menu+0x4c>
 800137e:	4b0f      	ldr	r3, [pc, #60]	@ (80013bc <render_menu+0x88>)
 8001380:	461a      	mov	r2, r3
 8001382:	2102      	movs	r1, #2
 8001384:	f7ff fdd8 	bl	8000f38 <LCD_PrintLine>
  LCD_PrintLine(g->lcd, 3, (g->diff==DIFF_HARD) ? "> Dificil" : "  Dificil");
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6818      	ldr	r0, [r3, #0]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	7b1b      	ldrb	r3, [r3, #12]
 8001390:	2b02      	cmp	r3, #2
 8001392:	d101      	bne.n	8001398 <render_menu+0x64>
 8001394:	4b0a      	ldr	r3, [pc, #40]	@ (80013c0 <render_menu+0x8c>)
 8001396:	e000      	b.n	800139a <render_menu+0x66>
 8001398:	4b0a      	ldr	r3, [pc, #40]	@ (80013c4 <render_menu+0x90>)
 800139a:	461a      	mov	r2, r3
 800139c:	2103      	movs	r1, #3
 800139e:	f7ff fdcb 	bl	8000f38 <LCD_PrintLine>
}
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	08004ddc 	.word	0x08004ddc
 80013b0:	08004df0 	.word	0x08004df0
 80013b4:	08004df8 	.word	0x08004df8
 80013b8:	08004e00 	.word	0x08004e00
 80013bc:	08004e08 	.word	0x08004e08
 80013c0:	08004e10 	.word	0x08004e10
 80013c4:	08004e1c 	.word	0x08004e1c

080013c8 <render_res>:

static void render_res(TrivialGame *g, uint8_t ok) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08a      	sub	sp, #40	@ 0x28
 80013cc:	af02      	add	r7, sp, #8
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	460b      	mov	r3, r1
 80013d2:	70fb      	strb	r3, [r7, #3]
  LCD_Clear(g->lcd);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff fd7b 	bl	8000ed4 <LCD_Clear>
  LCD_PrintLine(g->lcd, 1, ok ? "   CORRECTO! +1   " : "   INCORRECTO :(  ");
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6818      	ldr	r0, [r3, #0]
 80013e2:	78fb      	ldrb	r3, [r7, #3]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <render_res+0x24>
 80013e8:	4b12      	ldr	r3, [pc, #72]	@ (8001434 <render_res+0x6c>)
 80013ea:	e000      	b.n	80013ee <render_res+0x26>
 80013ec:	4b12      	ldr	r3, [pc, #72]	@ (8001438 <render_res+0x70>)
 80013ee:	461a      	mov	r2, r3
 80013f0:	2101      	movs	r1, #1
 80013f2:	f7ff fda1 	bl	8000f38 <LCD_PrintLine>
  char s[21];
  snprintf(s, sizeof(s), "Score %lu/%lu", (unsigned long)g->score, (unsigned long)g->total);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	691a      	ldr	r2, [r3, #16]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	f107 0008 	add.w	r0, r7, #8
 8001402:	9300      	str	r3, [sp, #0]
 8001404:	4613      	mov	r3, r2
 8001406:	4a0d      	ldr	r2, [pc, #52]	@ (800143c <render_res+0x74>)
 8001408:	2115      	movs	r1, #21
 800140a:	f003 f813 	bl	8004434 <sniprintf>
  LCD_PrintLine(g->lcd, 2, s);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f107 0208 	add.w	r2, r7, #8
 8001416:	2102      	movs	r1, #2
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff fd8d 	bl	8000f38 <LCD_PrintLine>
  LCD_PrintLine(g->lcd, 3, "SW: siguiente");
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a07      	ldr	r2, [pc, #28]	@ (8001440 <render_res+0x78>)
 8001424:	2103      	movs	r1, #3
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff fd86 	bl	8000f38 <LCD_PrintLine>
}
 800142c:	bf00      	nop
 800142e:	3720      	adds	r7, #32
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	08004e28 	.word	0x08004e28
 8001438:	08004e3c 	.word	0x08004e3c
 800143c:	08004e50 	.word	0x08004e50
 8001440:	08004e60 	.word	0x08004e60

08001444 <render_end>:

static void render_end(TrivialGame *g) {
 8001444:	b580      	push	{r7, lr}
 8001446:	b08a      	sub	sp, #40	@ 0x28
 8001448:	af02      	add	r7, sp, #8
 800144a:	6078      	str	r0, [r7, #4]
  LCD_Clear(g->lcd);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fd3f 	bl	8000ed4 <LCD_Clear>
  LCD_PrintLine(g->lcd, 0, "   FIN DEL JUEGO   ");
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a12      	ldr	r2, [pc, #72]	@ (80014a4 <render_end+0x60>)
 800145c:	2100      	movs	r1, #0
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff fd6a 	bl	8000f38 <LCD_PrintLine>
  char s[21];
  snprintf(s, sizeof(s), "Puntuacion %lu/%u", (unsigned long)g->score, (unsigned)g->max_q);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	691a      	ldr	r2, [r3, #16]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	7e1b      	ldrb	r3, [r3, #24]
 800146c:	f107 0008 	add.w	r0, r7, #8
 8001470:	9300      	str	r3, [sp, #0]
 8001472:	4613      	mov	r3, r2
 8001474:	4a0c      	ldr	r2, [pc, #48]	@ (80014a8 <render_end+0x64>)
 8001476:	2115      	movs	r1, #21
 8001478:	f002 ffdc 	bl	8004434 <sniprintf>
  LCD_PrintLine(g->lcd, 2, s);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f107 0208 	add.w	r2, r7, #8
 8001484:	2102      	movs	r1, #2
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff fd56 	bl	8000f38 <LCD_PrintLine>
  LCD_PrintLine(g->lcd, 3, "SW: menu");
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a06      	ldr	r2, [pc, #24]	@ (80014ac <render_end+0x68>)
 8001492:	2103      	movs	r1, #3
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff fd4f 	bl	8000f38 <LCD_PrintLine>
}
 800149a:	bf00      	nop
 800149c:	3720      	adds	r7, #32
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	08004e70 	.word	0x08004e70
 80014a8:	08004e84 	.word	0x08004e84
 80014ac:	08004e98 	.word	0x08004e98

080014b0 <clear_line>:

// limpia una lnea sin LCD_Clear
static void clear_line(LCD_PCF8574 *lcd, uint8_t row) {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	460b      	mov	r3, r1
 80014ba:	70fb      	strb	r3, [r7, #3]
  LCD_PrintLine(lcd, row, "                    ");
 80014bc:	78fb      	ldrb	r3, [r7, #3]
 80014be:	4a04      	ldr	r2, [pc, #16]	@ (80014d0 <clear_line+0x20>)
 80014c0:	4619      	mov	r1, r3
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f7ff fd38 	bl	8000f38 <LCD_PrintLine>
}
 80014c8:	bf00      	nop
 80014ca:	3708      	adds	r7, #8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	08004ea4 	.word	0x08004ea4

080014d4 <draw_option_line>:

static void draw_option_line(TrivialGame *g, uint8_t opt_index, uint8_t with_arrow) {
 80014d4:	b590      	push	{r4, r7, lr}
 80014d6:	b08f      	sub	sp, #60	@ 0x3c
 80014d8:	af02      	add	r7, sp, #8
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	460b      	mov	r3, r1
 80014de:	70fb      	strb	r3, [r7, #3]
 80014e0:	4613      	mov	r3, r2
 80014e2:	70bb      	strb	r3, [r7, #2]
  uint32_t n; const Question *qs = Questions_GetAll(&n);
 80014e4:	f107 0320 	add.w	r3, r7, #32
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 fc0d 	bl	8001d08 <Questions_GetAll>
 80014ee:	62f8      	str	r0, [r7, #44]	@ 0x2c
  (void)n;
  const Question *q = &qs[g->q_index];
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	69db      	ldr	r3, [r3, #28]
 80014f4:	461a      	mov	r2, r3
 80014f6:	4613      	mov	r3, r2
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	4413      	add	r3, r2
 80014fc:	00db      	lsls	r3, r3, #3
 80014fe:	461a      	mov	r2, r3
 8001500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001502:	4413      	add	r3, r2
 8001504:	62bb      	str	r3, [r7, #40]	@ 0x28

  char line[21];
  const char letter = (char)('A' + opt_index);
 8001506:	78fb      	ldrb	r3, [r7, #3]
 8001508:	3341      	adds	r3, #65	@ 0x41
 800150a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  snprintf(line, sizeof(line), "%c%c)%-.17s", with_arrow ? '>' : ' ', letter, q->opt[opt_index]);
 800150e:	78bb      	ldrb	r3, [r7, #2]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <draw_option_line+0x44>
 8001514:	243e      	movs	r4, #62	@ 0x3e
 8001516:	e000      	b.n	800151a <draw_option_line+0x46>
 8001518:	2420      	movs	r4, #32
 800151a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800151e:	78fb      	ldrb	r3, [r7, #3]
 8001520:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	440b      	add	r3, r1
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f107 0008 	add.w	r0, r7, #8
 800152c:	9301      	str	r3, [sp, #4]
 800152e:	9200      	str	r2, [sp, #0]
 8001530:	4623      	mov	r3, r4
 8001532:	4a09      	ldr	r2, [pc, #36]	@ (8001558 <draw_option_line+0x84>)
 8001534:	2115      	movs	r1, #21
 8001536:	f002 ff7d 	bl	8004434 <sniprintf>
  LCD_PrintLine(g->lcd, 1 + opt_index, line);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6818      	ldr	r0, [r3, #0]
 800153e:	78fb      	ldrb	r3, [r7, #3]
 8001540:	3301      	adds	r3, #1
 8001542:	b2db      	uxtb	r3, r3
 8001544:	f107 0208 	add.w	r2, r7, #8
 8001548:	4619      	mov	r1, r3
 800154a:	f7ff fcf5 	bl	8000f38 <LCD_PrintLine>
}
 800154e:	bf00      	nop
 8001550:	3734      	adds	r7, #52	@ 0x34
 8001552:	46bd      	mov	sp, r7
 8001554:	bd90      	pop	{r4, r7, pc}
 8001556:	bf00      	nop
 8001558:	08004ebc 	.word	0x08004ebc

0800155c <render_q_full>:

static void render_q_full(TrivialGame *g) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b08c      	sub	sp, #48	@ 0x30
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  uint32_t n; const Question *qs = Questions_GetAll(&n);
 8001564:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001568:	4618      	mov	r0, r3
 800156a:	f000 fbcd 	bl	8001d08 <Questions_GetAll>
 800156e:	62f8      	str	r0, [r7, #44]	@ 0x2c
  (void)n;
  const Question *q = &qs[g->q_index];
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	69db      	ldr	r3, [r3, #28]
 8001574:	461a      	mov	r2, r3
 8001576:	4613      	mov	r3, r2
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	4413      	add	r3, r2
 800157c:	00db      	lsls	r3, r3, #3
 800157e:	461a      	mov	r2, r3
 8001580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001582:	4413      	add	r3, r2
 8001584:	62bb      	str	r3, [r7, #40]	@ 0x28

  // NO LCD_Clear -> evitamos parpadeo
  clear_line(g->lcd, 0);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2100      	movs	r1, #0
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff ff8f 	bl	80014b0 <clear_line>
  clear_line(g->lcd, 1);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	2101      	movs	r1, #1
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff ff89 	bl	80014b0 <clear_line>
  clear_line(g->lcd, 2);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2102      	movs	r1, #2
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff ff83 	bl	80014b0 <clear_line>
  clear_line(g->lcd, 3);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	2103      	movs	r1, #3
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff ff7d 	bl	80014b0 <clear_line>

  // pregunta recortada a 20 chars
  char qline[21];
  memset(qline, ' ', 20); qline[20] = 0;
 80015b6:	f107 030c 	add.w	r3, r7, #12
 80015ba:	2214      	movs	r2, #20
 80015bc:	2120      	movs	r1, #32
 80015be:	4618      	mov	r0, r3
 80015c0:	f002 ff6e 	bl	80044a0 <memset>
 80015c4:	2300      	movs	r3, #0
 80015c6:	f887 3020 	strb.w	r3, [r7, #32]
  strncpy(qline, q->q, 20);
 80015ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015cc:	6819      	ldr	r1, [r3, #0]
 80015ce:	f107 030c 	add.w	r3, r7, #12
 80015d2:	2214      	movs	r2, #20
 80015d4:	4618      	mov	r0, r3
 80015d6:	f002 ff6b 	bl	80044b0 <strncpy>
  LCD_PrintLine(g->lcd, 0, qline);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f107 020c 	add.w	r2, r7, #12
 80015e2:	2100      	movs	r1, #0
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff fca7 	bl	8000f38 <LCD_PrintLine>

  // opciones A-D (lneas 1..4 -> aqu 1..3 y la 4 no existe, as que D va en la 3)
  draw_option_line(g, 0, (g->sel==0));
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	bf0c      	ite	eq
 80015f4:	2301      	moveq	r3, #1
 80015f6:	2300      	movne	r3, #0
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	461a      	mov	r2, r3
 80015fc:	2100      	movs	r1, #0
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f7ff ff68 	bl	80014d4 <draw_option_line>
  draw_option_line(g, 1, (g->sel==1));
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f893 3020 	ldrb.w	r3, [r3, #32]
 800160a:	2b01      	cmp	r3, #1
 800160c:	bf0c      	ite	eq
 800160e:	2301      	moveq	r3, #1
 8001610:	2300      	movne	r3, #0
 8001612:	b2db      	uxtb	r3, r3
 8001614:	461a      	mov	r2, r3
 8001616:	2101      	movs	r1, #1
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff ff5b 	bl	80014d4 <draw_option_line>
  draw_option_line(g, 2, (g->sel==2));
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001624:	2b02      	cmp	r3, #2
 8001626:	bf0c      	ite	eq
 8001628:	2301      	moveq	r3, #1
 800162a:	2300      	movne	r3, #0
 800162c:	b2db      	uxtb	r3, r3
 800162e:	461a      	mov	r2, r3
 8001630:	2102      	movs	r1, #2
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f7ff ff4e 	bl	80014d4 <draw_option_line>

  if (g->sel <= 2) {
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800163e:	2b02      	cmp	r3, #2
 8001640:	d80d      	bhi.n	800165e <render_q_full+0x102>
    draw_option_line(g, 2, (g->sel==2));
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001648:	2b02      	cmp	r3, #2
 800164a:	bf0c      	ite	eq
 800164c:	2301      	moveq	r3, #1
 800164e:	2300      	movne	r3, #0
 8001650:	b2db      	uxtb	r3, r3
 8001652:	461a      	mov	r2, r3
 8001654:	2102      	movs	r1, #2
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f7ff ff3c 	bl	80014d4 <draw_option_line>
 800165c:	e004      	b.n	8001668 <render_q_full+0x10c>
  } else {
    draw_option_line(g, 3, 1); // muestra D con flecha en fila 3
 800165e:	2201      	movs	r2, #1
 8001660:	2103      	movs	r1, #3
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff ff36 	bl	80014d4 <draw_option_line>
  }

  g->last_sel = g->sel;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	f893 2020 	ldrb.w	r2, [r3, #32]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  g->needs_full_redraw = 0;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2200      	movs	r2, #0
 8001678:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 800167c:	bf00      	nop
 800167e:	3730      	adds	r7, #48	@ 0x30
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <update_arrow_only>:

// actualiza SOLO lo mnimo cuando cambia sel
static void update_arrow_only(TrivialGame *g) {
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  if (g->sel == g->last_sel) return;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f893 2020 	ldrb.w	r2, [r3, #32]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001698:	429a      	cmp	r2, r3
 800169a:	d06b      	beq.n	8001774 <update_arrow_only+0xf0>

  // Re-dibuja la fila 3 segn el nuevo sel (porque alterna C/D)
  // Si antes estaba en 3 o ahora est en 3, hay que refrescar esa lnea
  uint8_t need_row3_refresh = ((g->last_sel == 3) || (g->sel == 3));
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80016a2:	2b03      	cmp	r3, #3
 80016a4:	d004      	beq.n	80016b0 <update_arrow_only+0x2c>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016ac:	2b03      	cmp	r3, #3
 80016ae:	d101      	bne.n	80016b4 <update_arrow_only+0x30>
 80016b0:	2301      	movs	r3, #1
 80016b2:	e000      	b.n	80016b6 <update_arrow_only+0x32>
 80016b4:	2300      	movs	r3, #0
 80016b6:	73fb      	strb	r3, [r7, #15]

  // Quita flecha en la anterior, si estaba en A o B (0,1)
  if (g->last_sel == 0 || g->last_sel == 1) {
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d004      	beq.n	80016cc <update_arrow_only+0x48>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d107      	bne.n	80016dc <update_arrow_only+0x58>
    draw_option_line(g, g->last_sel, 0);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80016d2:	2200      	movs	r2, #0
 80016d4:	4619      	mov	r1, r3
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f7ff fefc 	bl	80014d4 <draw_option_line>
  }
  // Si estaba en C (2) y NO estamos en modo D, la lnea 3 se refresca aparte
  if (g->last_sel == 2 && !need_row3_refresh) {
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d107      	bne.n	80016f6 <update_arrow_only+0x72>
 80016e6:	7bfb      	ldrb	r3, [r7, #15]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d104      	bne.n	80016f6 <update_arrow_only+0x72>
    draw_option_line(g, 2, 0);
 80016ec:	2200      	movs	r2, #0
 80016ee:	2102      	movs	r1, #2
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff feef 	bl	80014d4 <draw_option_line>
  }

  // Pone flecha en la nueva, si es A o B
  if (g->sel == 0 || g->sel == 1) {
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d004      	beq.n	800170a <update_arrow_only+0x86>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001706:	2b01      	cmp	r3, #1
 8001708:	d107      	bne.n	800171a <update_arrow_only+0x96>
    draw_option_line(g, g->sel, 1);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001710:	2201      	movs	r2, #1
 8001712:	4619      	mov	r1, r3
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f7ff fedd 	bl	80014d4 <draw_option_line>
  }

  // Refresca fila 3 completa si hace falta (C o D)
  if (need_row3_refresh) {
 800171a:	7bfb      	ldrb	r3, [r7, #15]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d018      	beq.n	8001752 <update_arrow_only+0xce>
    if (g->sel == 3) {
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001726:	2b03      	cmp	r3, #3
 8001728:	d105      	bne.n	8001736 <update_arrow_only+0xb2>
      draw_option_line(g, 3, 1); // D con flecha
 800172a:	2201      	movs	r2, #1
 800172c:	2103      	movs	r1, #3
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7ff fed0 	bl	80014d4 <draw_option_line>
 8001734:	e017      	b.n	8001766 <update_arrow_only+0xe2>
    } else {
      draw_option_line(g, 2, (g->sel==2)); // C (con flecha si sel=2)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	f893 3020 	ldrb.w	r3, [r3, #32]
 800173c:	2b02      	cmp	r3, #2
 800173e:	bf0c      	ite	eq
 8001740:	2301      	moveq	r3, #1
 8001742:	2300      	movne	r3, #0
 8001744:	b2db      	uxtb	r3, r3
 8001746:	461a      	mov	r2, r3
 8001748:	2102      	movs	r1, #2
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f7ff fec2 	bl	80014d4 <draw_option_line>
 8001750:	e009      	b.n	8001766 <update_arrow_only+0xe2>
    }
  } else {
    // si no haca falta refresco especial y sel==2
    if (g->sel == 2) draw_option_line(g, 2, 1);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001758:	2b02      	cmp	r3, #2
 800175a:	d104      	bne.n	8001766 <update_arrow_only+0xe2>
 800175c:	2201      	movs	r2, #1
 800175e:	2102      	movs	r1, #2
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7ff feb7 	bl	80014d4 <draw_option_line>
  }

  g->last_sel = g->sel;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f893 2020 	ldrb.w	r2, [r3, #32]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8001772:	e000      	b.n	8001776 <update_arrow_only+0xf2>
  if (g->sel == g->last_sel) return;
 8001774:	bf00      	nop
}
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <seq_start>:

/* ------------------- buzzer: secuencias no-bloqueantes ------------------- */

static void seq_start(TrivialGame *g, uint8_t n_beeps, uint16_t on_ms, uint16_t gap_ms) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	60f8      	str	r0, [r7, #12]
 8001784:	4608      	mov	r0, r1
 8001786:	4611      	mov	r1, r2
 8001788:	461a      	mov	r2, r3
 800178a:	4603      	mov	r3, r0
 800178c:	72fb      	strb	r3, [r7, #11]
 800178e:	460b      	mov	r3, r1
 8001790:	813b      	strh	r3, [r7, #8]
 8001792:	4613      	mov	r3, r2
 8001794:	80fb      	strh	r3, [r7, #6]
  g->seq_remaining = n_beeps;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	7afa      	ldrb	r2, [r7, #11]
 800179a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  g->seq_on_ms = on_ms;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	893a      	ldrh	r2, [r7, #8]
 80017a2:	871a      	strh	r2, [r3, #56]	@ 0x38
  g->seq_gap_ms = gap_ms;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	88fa      	ldrh	r2, [r7, #6]
 80017a8:	875a      	strh	r2, [r3, #58]	@ 0x3a
  g->seq_next_ms = HAL_GetTick();
 80017aa:	f000 fb4d 	bl	8001e48 <HAL_GetTick>
 80017ae:	4602      	mov	r2, r0
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80017b4:	bf00      	nop
 80017b6:	3710      	adds	r7, #16
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <seq_update>:

static void seq_update(TrivialGame *g) {
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  if (!g->bz) return;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d028      	beq.n	800181e <seq_update+0x62>
  if (g->seq_remaining == 0) return;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d025      	beq.n	8001822 <seq_update+0x66>

  uint32_t now = HAL_GetTick();
 80017d6:	f000 fb37 	bl	8001e48 <HAL_GetTick>
 80017da:	60f8      	str	r0, [r7, #12]
  if ((int32_t)(now - g->seq_next_ms) < 0) return;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017e0:	68fa      	ldr	r2, [r7, #12]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	db1e      	blt.n	8001826 <seq_update+0x6a>

  Buzzer_Beep(g->bz, g->seq_on_ms);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689a      	ldr	r2, [r3, #8]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 80017f0:	4619      	mov	r1, r3
 80017f2:	4610      	mov	r0, r2
 80017f4:	f7ff f807 	bl	8000806 <Buzzer_Beep>
  g->seq_remaining--;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80017fe:	3b01      	subs	r3, #1
 8001800:	b2da      	uxtb	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  g->seq_next_ms = now + g->seq_on_ms + g->seq_gap_ms;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800180c:	461a      	mov	r2, r3
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	4413      	add	r3, r2
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	8f52      	ldrh	r2, [r2, #58]	@ 0x3a
 8001816:	441a      	add	r2, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	635a      	str	r2, [r3, #52]	@ 0x34
 800181c:	e004      	b.n	8001828 <seq_update+0x6c>
  if (!g->bz) return;
 800181e:	bf00      	nop
 8001820:	e002      	b.n	8001828 <seq_update+0x6c>
  if (g->seq_remaining == 0) return;
 8001822:	bf00      	nop
 8001824:	e000      	b.n	8001828 <seq_update+0x6c>
  if ((int32_t)(now - g->seq_next_ms) < 0) return;
 8001826:	bf00      	nop
}
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <countdown_reset>:

static void countdown_reset(TrivialGame *g) {
 800182e:	b480      	push	{r7}
 8001830:	b083      	sub	sp, #12
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
  g->win = 0;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2200      	movs	r2, #0
 800183a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  g->beep_idx = 0;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2200      	movs	r2, #0
 8001842:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  g->next_beep_ms = g->q_start_ms;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800184e:	bf00      	nop
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
	...

0800185c <countdown_update>:

static void countdown_update(TrivialGame *g) {
 800185c:	b580      	push	{r7, lr}
 800185e:	b08a      	sub	sp, #40	@ 0x28
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  if (!g->bz) return;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d06a      	beq.n	8001942 <countdown_update+0xe6>

  uint32_t now = HAL_GetTick();
 800186c:	f000 faec 	bl	8001e48 <HAL_GetTick>
 8001870:	6238      	str	r0, [r7, #32]
  uint32_t elapsed = now - g->q_start_ms;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001876:	6a3a      	ldr	r2, [r7, #32]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	61fb      	str	r3, [r7, #28]

  if (elapsed >= QUESTION_TIME_MS) return;
 800187c:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	4293      	cmp	r3, r2
 8001884:	d25f      	bcs.n	8001946 <countdown_update+0xea>

  uint8_t win = (uint8_t)(elapsed / WIN_MS); // 0..3
 8001886:	f241 3288 	movw	r2, #5000	@ 0x1388
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001890:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (win > 3) win = 3;
 8001894:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001898:	2b03      	cmp	r3, #3
 800189a:	d902      	bls.n	80018a2 <countdown_update+0x46>
 800189c:	2303      	movs	r3, #3
 800189e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (win != g->win) {
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80018a8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d008      	beq.n	80018c2 <countdown_update+0x66>
    g->win = win;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80018b6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    g->beep_idx = 0;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2200      	movs	r2, #0
 80018be:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  }

  uint8_t count = BEEPS_PER_WIN[g->win];
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80018c8:	461a      	mov	r2, r3
 80018ca:	4b23      	ldr	r3, [pc, #140]	@ (8001958 <countdown_update+0xfc>)
 80018cc:	5c9b      	ldrb	r3, [r3, r2]
 80018ce:	76fb      	strb	r3, [r7, #27]
  if (count == 0) return;
 80018d0:	7efb      	ldrb	r3, [r7, #27]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d039      	beq.n	800194a <countdown_update+0xee>
  if (g->beep_idx >= count) return;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80018dc:	7efa      	ldrb	r2, [r7, #27]
 80018de:	429a      	cmp	r2, r3
 80018e0:	d935      	bls.n	800194e <countdown_update+0xf2>

  uint32_t win_start = g->q_start_ms + (uint32_t)g->win * WIN_MS;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80018ec:	4619      	mov	r1, r3
 80018ee:	f241 3388 	movw	r3, #5000	@ 0x1388
 80018f2:	fb01 f303 	mul.w	r3, r1, r3
 80018f6:	4413      	add	r3, r2
 80018f8:	617b      	str	r3, [r7, #20]
  uint32_t spacing  = WIN_MS / count; // ms
 80018fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018fe:	7efb      	ldrb	r3, [r7, #27]
 8001900:	fbb2 f3f3 	udiv	r3, r2, r3
 8001904:	613b      	str	r3, [r7, #16]
  uint32_t target   = win_start + (uint32_t)g->beep_idx * spacing;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800190c:	461a      	mov	r2, r3
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	fb02 f303 	mul.w	r3, r2, r3
 8001914:	697a      	ldr	r2, [r7, #20]
 8001916:	4413      	add	r3, r2
 8001918:	60fb      	str	r3, [r7, #12]

  if ((int32_t)(now - target) >= 0) {
 800191a:	6a3a      	ldr	r2, [r7, #32]
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	2b00      	cmp	r3, #0
 8001922:	db15      	blt.n	8001950 <countdown_update+0xf4>
    Buzzer_Beep(g->bz, 40); // pitido corto
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	2128      	movs	r1, #40	@ 0x28
 800192a:	4618      	mov	r0, r3
 800192c:	f7fe ff6b 	bl	8000806 <Buzzer_Beep>
    g->beep_idx++;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001936:	3301      	adds	r3, #1
 8001938:	b2da      	uxtb	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 8001940:	e006      	b.n	8001950 <countdown_update+0xf4>
  if (!g->bz) return;
 8001942:	bf00      	nop
 8001944:	e004      	b.n	8001950 <countdown_update+0xf4>
  if (elapsed >= QUESTION_TIME_MS) return;
 8001946:	bf00      	nop
 8001948:	e002      	b.n	8001950 <countdown_update+0xf4>
  if (count == 0) return;
 800194a:	bf00      	nop
 800194c:	e000      	b.n	8001950 <countdown_update+0xf4>
  if (g->beep_idx >= count) return;
 800194e:	bf00      	nop
  }
}
 8001950:	3728      	adds	r7, #40	@ 0x28
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	0800532c 	.word	0x0800532c

0800195c <start_q>:

/* ------------------- flujo de juego ------------------- */

static void start_q(TrivialGame *g) {
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  g->q_index = next_q(g->diff, g->q_index);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	7b1a      	ldrb	r2, [r3, #12]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	69db      	ldr	r3, [r3, #28]
 800196c:	4619      	mov	r1, r3
 800196e:	4610      	mov	r0, r2
 8001970:	f7ff fc9c 	bl	80012ac <next_q>
 8001974:	4602      	mov	r2, r0
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	61da      	str	r2, [r3, #28]
  g->sel = 0;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	f883 2020 	strb.w	r2, [r3, #32]
  g->last_sel = 0xFF;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	22ff      	movs	r2, #255	@ 0xff
 8001986:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  g->q_start_ms = HAL_GetTick();
 800198a:	f000 fa5d 	bl	8001e48 <HAL_GetTick>
 800198e:	4602      	mov	r2, r0
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	625a      	str	r2, [r3, #36]	@ 0x24
  g->st = ST_Q;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2201      	movs	r2, #1
 8001998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  g->needs_full_redraw = 1;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2201      	movs	r2, #1
 80019a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  countdown_reset(g);
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7ff ff42 	bl	800182e <countdown_reset>

  // cancela sonidos anteriores
  g->seq_remaining = 0;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  if (g->bz) Buzzer_Off(g->bz);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d004      	beq.n	80019c4 <start_q+0x68>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	4618      	mov	r0, r3
 80019c0:	f7fe ff56 	bl	8000870 <Buzzer_Off>
}
 80019c4:	bf00      	nop
 80019c6:	3708      	adds	r7, #8
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <TrivialGame_Init>:

void TrivialGame_Init(TrivialGame *g, LCD_PCF8574 *lcd, JoystickSimple *joy, Buzzer *bz) {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
 80019d8:	603b      	str	r3, [r7, #0]
  memset(g, 0, sizeof(*g));
 80019da:	2240      	movs	r2, #64	@ 0x40
 80019dc:	2100      	movs	r1, #0
 80019de:	68f8      	ldr	r0, [r7, #12]
 80019e0:	f002 fd5e 	bl	80044a0 <memset>
  g->lcd = lcd;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	68ba      	ldr	r2, [r7, #8]
 80019e8:	601a      	str	r2, [r3, #0]
  g->joy = joy;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	605a      	str	r2, [r3, #4]
  g->bz  = bz;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	683a      	ldr	r2, [r7, #0]
 80019f4:	609a      	str	r2, [r3, #8]

  g->diff = DIFF_EASY;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2200      	movs	r2, #0
 80019fa:	731a      	strb	r2, [r3, #12]
  g->q_index = -1;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f04f 32ff 	mov.w	r2, #4294967295
 8001a02:	61da      	str	r2, [r3, #28]
  g->st = ST_MENU;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	2200      	movs	r2, #0
 8001a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  render_menu(g);
 8001a0c:	68f8      	ldr	r0, [r7, #12]
 8001a0e:	f7ff fc91 	bl	8001334 <render_menu>
}
 8001a12:	bf00      	nop
 8001a14:	3710      	adds	r7, #16
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <TrivialGame_Update>:

void TrivialGame_Update(TrivialGame *g) {
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b086      	sub	sp, #24
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
  // mantenimiento buzzer (no bloqueante)
  if (g->bz) Buzzer_Update(g->bz);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d004      	beq.n	8001a34 <TrivialGame_Update+0x1a>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7fe ff01 	bl	8000836 <Buzzer_Update>
  seq_update(g);
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f7ff fec1 	bl	80017bc <seq_update>

  JoyEvents e = JoystickSimple_Poll(g->joy);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7ff f854 	bl	8000aec <JoystickSimple_Poll>
 8001a44:	4603      	mov	r3, r0
 8001a46:	461a      	mov	r2, r3
 8001a48:	733a      	strb	r2, [r7, #12]
 8001a4a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8001a4e:	737a      	strb	r2, [r7, #13]
 8001a50:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8001a54:	73bb      	strb	r3, [r7, #14]
  uint32_t now = HAL_GetTick();
 8001a56:	f000 f9f7 	bl	8001e48 <HAL_GetTick>
 8001a5a:	6178      	str	r0, [r7, #20]

  /* ---- MENU ---- */
  if (g->st == ST_MENU) {
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d147      	bne.n	8001af6 <TrivialGame_Update+0xdc>
    if (e.up && g->diff > DIFF_EASY)   { g->diff--; render_menu(g); }
 8001a66:	7b3b      	ldrb	r3, [r7, #12]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d00c      	beq.n	8001a86 <TrivialGame_Update+0x6c>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	7b1b      	ldrb	r3, [r3, #12]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d008      	beq.n	8001a86 <TrivialGame_Update+0x6c>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	7b1b      	ldrb	r3, [r3, #12]
 8001a78:	3b01      	subs	r3, #1
 8001a7a:	b2da      	uxtb	r2, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	731a      	strb	r2, [r3, #12]
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f7ff fc57 	bl	8001334 <render_menu>
    if (e.down && g->diff < DIFF_HARD) { g->diff++; render_menu(g); }
 8001a86:	7b7b      	ldrb	r3, [r7, #13]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d00c      	beq.n	8001aa6 <TrivialGame_Update+0x8c>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	7b1b      	ldrb	r3, [r3, #12]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d808      	bhi.n	8001aa6 <TrivialGame_Update+0x8c>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	7b1b      	ldrb	r3, [r3, #12]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	b2da      	uxtb	r2, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	731a      	strb	r2, [r3, #12]
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f7ff fc47 	bl	8001334 <render_menu>

    if (e.press) {
 8001aa6:	7bbb      	ldrb	r3, [r7, #14]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	f000 8122 	beq.w	8001cf2 <TrivialGame_Update+0x2d8>
      g->score = 0;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	611a      	str	r2, [r3, #16]
      g->total = 0;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	615a      	str	r2, [r3, #20]
      g->q_index = -1;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ac0:	61da      	str	r2, [r3, #28]

      // limite preguntas por dificultad
      if (g->diff == DIFF_EASY)      g->max_q = 5;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	7b1b      	ldrb	r3, [r3, #12]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d103      	bne.n	8001ad2 <TrivialGame_Update+0xb8>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2205      	movs	r2, #5
 8001ace:	761a      	strb	r2, [r3, #24]
 8001ad0:	e00a      	b.n	8001ae8 <TrivialGame_Update+0xce>
      else if (g->diff == DIFF_MED)  g->max_q = 7;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	7b1b      	ldrb	r3, [r3, #12]
 8001ad6:	2b01      	cmp	r3, #1
 8001ad8:	d103      	bne.n	8001ae2 <TrivialGame_Update+0xc8>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2207      	movs	r2, #7
 8001ade:	761a      	strb	r2, [r3, #24]
 8001ae0:	e002      	b.n	8001ae8 <TrivialGame_Update+0xce>
      else                           g->max_q = 12;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	220c      	movs	r2, #12
 8001ae6:	761a      	strb	r2, [r3, #24]

      start_q(g);
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f7ff ff37 	bl	800195c <start_q>
      render_q_full(g);
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f7ff fd34 	bl	800155c <render_q_full>
    }
    return;
 8001af4:	e0fd      	b.n	8001cf2 <TrivialGame_Update+0x2d8>
  }

  /* ---- QUESTION ---- */
  if (g->st == ST_Q) {
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	f040 80d9 	bne.w	8001cb4 <TrivialGame_Update+0x29a>
    if (g->needs_full_redraw) render_q_full(g);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d002      	beq.n	8001b12 <TrivialGame_Update+0xf8>
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f7ff fd25 	bl	800155c <render_q_full>

    // cuenta atrs sonora (sin tocar LCD)
    countdown_update(g);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f7ff fea2 	bl	800185c <countdown_update>

    if (e.up && g->sel > 0)   { g->sel--; update_arrow_only(g); }
 8001b18:	7b3b      	ldrb	r3, [r7, #12]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d00f      	beq.n	8001b3e <TrivialGame_Update+0x124>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d00a      	beq.n	8001b3e <TrivialGame_Update+0x124>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	b2da      	uxtb	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f883 2020 	strb.w	r2, [r3, #32]
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f7ff fda3 	bl	8001684 <update_arrow_only>
    if (e.down && g->sel < 3) { g->sel++; update_arrow_only(g); }
 8001b3e:	7b7b      	ldrb	r3, [r7, #13]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d00f      	beq.n	8001b64 <TrivialGame_Update+0x14a>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d80a      	bhi.n	8001b64 <TrivialGame_Update+0x14a>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b54:	3301      	adds	r3, #1
 8001b56:	b2da      	uxtb	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f883 2020 	strb.w	r2, [r3, #32]
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff fd90 	bl	8001684 <update_arrow_only>

    // Responder
    if (e.press) {
 8001b64:	7bbb      	ldrb	r3, [r7, #14]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d064      	beq.n	8001c34 <TrivialGame_Update+0x21a>
      uint32_t n; const Question *qs = Questions_GetAll(&n);
 8001b6a:	f107 0308 	add.w	r3, r7, #8
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f000 f8ca 	bl	8001d08 <Questions_GetAll>
 8001b74:	6138      	str	r0, [r7, #16]
      (void)n;

      g->total++;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	1c5a      	adds	r2, r3, #1
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	615a      	str	r2, [r3, #20]
      uint8_t ok = (g->sel == qs[g->q_index].correct);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f893 2020 	ldrb.w	r2, [r3, #32]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	440b      	add	r3, r1
 8001b92:	00db      	lsls	r3, r3, #3
 8001b94:	4619      	mov	r1, r3
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	440b      	add	r3, r1
 8001b9a:	7d1b      	ldrb	r3, [r3, #20]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	bf0c      	ite	eq
 8001ba0:	2301      	moveq	r3, #1
 8001ba2:	2300      	movne	r3, #0
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	73fb      	strb	r3, [r7, #15]
      if (ok) g->score++;
 8001ba8:	7bfb      	ldrb	r3, [r7, #15]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d004      	beq.n	8001bb8 <TrivialGame_Update+0x19e>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	1c5a      	adds	r2, r3, #1
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	611a      	str	r2, [r3, #16]

      // Sonido resultado
      if (ok) seq_start(g, 2, 40, 70);   // pi pi
 8001bb8:	7bfb      	ldrb	r3, [r7, #15]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d006      	beq.n	8001bcc <TrivialGame_Update+0x1b2>
 8001bbe:	2346      	movs	r3, #70	@ 0x46
 8001bc0:	2228      	movs	r2, #40	@ 0x28
 8001bc2:	2102      	movs	r1, #2
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7ff fdd9 	bl	800177c <seq_start>
 8001bca:	e006      	b.n	8001bda <TrivialGame_Update+0x1c0>
      else    seq_start(g, 1, 350, 0);   // piiiii
 8001bcc:	2300      	movs	r3, #0
 8001bce:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f7ff fdd1 	bl	800177c <seq_start>

      // Fin de juego?
      if (g->total >= g->max_q) {
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	695b      	ldr	r3, [r3, #20]
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	7e12      	ldrb	r2, [r2, #24]
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d31c      	bcc.n	8001c20 <TrivialGame_Update+0x206>
        g->st = ST_END;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2203      	movs	r2, #3
 8001bea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        render_end(g);
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f7ff fc28 	bl	8001444 <render_end>
        // opcional: sonido final segn nota
        if (g->score * 2 >= g->max_q) seq_start(g, 3, 60, 80); // mini victoria
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	691b      	ldr	r3, [r3, #16]
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	7e12      	ldrb	r2, [r2, #24]
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d306      	bcc.n	8001c10 <TrivialGame_Update+0x1f6>
 8001c02:	2350      	movs	r3, #80	@ 0x50
 8001c04:	223c      	movs	r2, #60	@ 0x3c
 8001c06:	2103      	movs	r1, #3
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f7ff fdb7 	bl	800177c <seq_start>
        else                         seq_start(g, 1, 600, 0);  // derrota
        return;
 8001c0e:	e077      	b.n	8001d00 <TrivialGame_Update+0x2e6>
        else                         seq_start(g, 1, 600, 0);  // derrota
 8001c10:	2300      	movs	r3, #0
 8001c12:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001c16:	2101      	movs	r1, #1
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff fdaf 	bl	800177c <seq_start>
        return;
 8001c1e:	e06f      	b.n	8001d00 <TrivialGame_Update+0x2e6>
      }

      g->st = ST_RES;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2202      	movs	r2, #2
 8001c24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      render_res(g, ok);
 8001c28:	7bfb      	ldrb	r3, [r7, #15]
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f7ff fbcb 	bl	80013c8 <render_res>
      return;
 8001c32:	e065      	b.n	8001d00 <TrivialGame_Update+0x2e6>
    }

    // Timeout
    if (now - g->q_start_ms >= QUESTION_TIME_MS) {
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c38:	697a      	ldr	r2, [r7, #20]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d358      	bcc.n	8001cf6 <TrivialGame_Update+0x2dc>
      g->total++;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	695b      	ldr	r3, [r3, #20]
 8001c48:	1c5a      	adds	r2, r3, #1
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	615a      	str	r2, [r3, #20]

      // sonido fallo/timeout
      seq_start(g, 1, 350, 0);
 8001c4e:	2300      	movs	r3, #0
 8001c50:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8001c54:	2101      	movs	r1, #1
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7ff fd90 	bl	800177c <seq_start>

      // Fin de juego?
      if (g->total >= g->max_q) {
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	695b      	ldr	r3, [r3, #20]
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	7e12      	ldrb	r2, [r2, #24]
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d31c      	bcc.n	8001ca2 <TrivialGame_Update+0x288>
        g->st = ST_END;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2203      	movs	r2, #3
 8001c6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        render_end(g);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f7ff fbe7 	bl	8001444 <render_end>
        if (g->score * 2 >= g->max_q) seq_start(g, 3, 60, 80);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	7e12      	ldrb	r2, [r2, #24]
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d306      	bcc.n	8001c92 <TrivialGame_Update+0x278>
 8001c84:	2350      	movs	r3, #80	@ 0x50
 8001c86:	223c      	movs	r2, #60	@ 0x3c
 8001c88:	2103      	movs	r1, #3
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7ff fd76 	bl	800177c <seq_start>
        else                         seq_start(g, 1, 600, 0);
        return;
 8001c90:	e036      	b.n	8001d00 <TrivialGame_Update+0x2e6>
        else                         seq_start(g, 1, 600, 0);
 8001c92:	2300      	movs	r3, #0
 8001c94:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001c98:	2101      	movs	r1, #1
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f7ff fd6e 	bl	800177c <seq_start>
        return;
 8001ca0:	e02e      	b.n	8001d00 <TrivialGame_Update+0x2e6>
      }

      g->st = ST_RES;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2202      	movs	r2, #2
 8001ca6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      render_res(g, 0);
 8001caa:	2100      	movs	r1, #0
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f7ff fb8b 	bl	80013c8 <render_res>
      return;
 8001cb2:	e025      	b.n	8001d00 <TrivialGame_Update+0x2e6>

    return;
  }

  /* ---- RESULT ---- */
  if (g->st == ST_RES) {
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d109      	bne.n	8001cd2 <TrivialGame_Update+0x2b8>
    if (e.press) {
 8001cbe:	7bbb      	ldrb	r3, [r7, #14]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d01a      	beq.n	8001cfa <TrivialGame_Update+0x2e0>
      start_q(g);
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f7ff fe49 	bl	800195c <start_q>
      render_q_full(g);
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f7ff fc46 	bl	800155c <render_q_full>
    }
    return;
 8001cd0:	e013      	b.n	8001cfa <TrivialGame_Update+0x2e0>
  }

  /* ---- END ---- */
  if (g->st == ST_END) {
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001cd8:	2b03      	cmp	r3, #3
 8001cda:	d111      	bne.n	8001d00 <TrivialGame_Update+0x2e6>
    if (e.press) {
 8001cdc:	7bbb      	ldrb	r3, [r7, #14]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d00d      	beq.n	8001cfe <TrivialGame_Update+0x2e4>
      g->st = ST_MENU;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      render_menu(g);
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f7ff fb22 	bl	8001334 <render_menu>
    }
    return;
 8001cf0:	e005      	b.n	8001cfe <TrivialGame_Update+0x2e4>
    return;
 8001cf2:	bf00      	nop
 8001cf4:	e004      	b.n	8001d00 <TrivialGame_Update+0x2e6>
    return;
 8001cf6:	bf00      	nop
 8001cf8:	e002      	b.n	8001d00 <TrivialGame_Update+0x2e6>
    return;
 8001cfa:	bf00      	nop
 8001cfc:	e000      	b.n	8001d00 <TrivialGame_Update+0x2e6>
    return;
 8001cfe:	bf00      	nop
  }
}
 8001d00:	3718      	adds	r7, #24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
	...

08001d08 <Questions_GetAll>:
  {"NVIC guarda...", {"Prioridades","PWM","ADC","GPIO"}, 0, DIFF_HARD},
  {"volatile sirve", {"Evita optim","Acelera CPU","Aumenta bits","Cambia ARR"}, 0, DIFF_HARD},

};

const Question* Questions_GetAll(uint32_t *count) {
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  *count = (uint32_t)(sizeof(questions)/sizeof(questions[0]));
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2218      	movs	r2, #24
 8001d14:	601a      	str	r2, [r3, #0]
  return questions;
 8001d16:	4b03      	ldr	r3, [pc, #12]	@ (8001d24 <Questions_GetAll+0x1c>)
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	08005330 	.word	0x08005330

08001d28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d60 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d2c:	f7ff faac 	bl	8001288 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d30:	480c      	ldr	r0, [pc, #48]	@ (8001d64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d32:	490d      	ldr	r1, [pc, #52]	@ (8001d68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d34:	4a0d      	ldr	r2, [pc, #52]	@ (8001d6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d38:	e002      	b.n	8001d40 <LoopCopyDataInit>

08001d3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d3e:	3304      	adds	r3, #4

08001d40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d44:	d3f9      	bcc.n	8001d3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d46:	4a0a      	ldr	r2, [pc, #40]	@ (8001d70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d48:	4c0a      	ldr	r4, [pc, #40]	@ (8001d74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d4c:	e001      	b.n	8001d52 <LoopFillZerobss>

08001d4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d50:	3204      	adds	r2, #4

08001d52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d54:	d3fb      	bcc.n	8001d4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d56:	f002 fbc5 	bl	80044e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d5a:	f7ff f929 	bl	8000fb0 <main>
  bx  lr    
 8001d5e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d68:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001d6c:	080055bc 	.word	0x080055bc
  ldr r2, =_sbss
 8001d70:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001d74:	20000358 	.word	0x20000358

08001d78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d78:	e7fe      	b.n	8001d78 <ADC_IRQHandler>
	...

08001d7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d80:	4b0e      	ldr	r3, [pc, #56]	@ (8001dbc <HAL_Init+0x40>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a0d      	ldr	r2, [pc, #52]	@ (8001dbc <HAL_Init+0x40>)
 8001d86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001dbc <HAL_Init+0x40>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a0a      	ldr	r2, [pc, #40]	@ (8001dbc <HAL_Init+0x40>)
 8001d92:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d98:	4b08      	ldr	r3, [pc, #32]	@ (8001dbc <HAL_Init+0x40>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a07      	ldr	r2, [pc, #28]	@ (8001dbc <HAL_Init+0x40>)
 8001d9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001da2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001da4:	2003      	movs	r0, #3
 8001da6:	f000 fd41 	bl	800282c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001daa:	2000      	movs	r0, #0
 8001dac:	f000 f808 	bl	8001dc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001db0:	f7ff f9ca 	bl	8001148 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	40023c00 	.word	0x40023c00

08001dc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dc8:	4b12      	ldr	r3, [pc, #72]	@ (8001e14 <HAL_InitTick+0x54>)
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	4b12      	ldr	r3, [pc, #72]	@ (8001e18 <HAL_InitTick+0x58>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dde:	4618      	mov	r0, r3
 8001de0:	f000 fd59 	bl	8002896 <HAL_SYSTICK_Config>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e00e      	b.n	8001e0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2b0f      	cmp	r3, #15
 8001df2:	d80a      	bhi.n	8001e0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001df4:	2200      	movs	r2, #0
 8001df6:	6879      	ldr	r1, [r7, #4]
 8001df8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dfc:	f000 fd21 	bl	8002842 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e00:	4a06      	ldr	r2, [pc, #24]	@ (8001e1c <HAL_InitTick+0x5c>)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e06:	2300      	movs	r3, #0
 8001e08:	e000      	b.n	8001e0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3708      	adds	r7, #8
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20000010 	.word	0x20000010
 8001e18:	20000018 	.word	0x20000018
 8001e1c:	20000014 	.word	0x20000014

08001e20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e24:	4b06      	ldr	r3, [pc, #24]	@ (8001e40 <HAL_IncTick+0x20>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	461a      	mov	r2, r3
 8001e2a:	4b06      	ldr	r3, [pc, #24]	@ (8001e44 <HAL_IncTick+0x24>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4413      	add	r3, r2
 8001e30:	4a04      	ldr	r2, [pc, #16]	@ (8001e44 <HAL_IncTick+0x24>)
 8001e32:	6013      	str	r3, [r2, #0]
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	20000018 	.word	0x20000018
 8001e44:	2000020c 	.word	0x2000020c

08001e48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e4c:	4b03      	ldr	r3, [pc, #12]	@ (8001e5c <HAL_GetTick+0x14>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	2000020c 	.word	0x2000020c

08001e60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e68:	f7ff ffee 	bl	8001e48 <HAL_GetTick>
 8001e6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e78:	d005      	beq.n	8001e86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea4 <HAL_Delay+0x44>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	461a      	mov	r2, r3
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	4413      	add	r3, r2
 8001e84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e86:	bf00      	nop
 8001e88:	f7ff ffde 	bl	8001e48 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	68fa      	ldr	r2, [r7, #12]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d8f7      	bhi.n	8001e88 <HAL_Delay+0x28>
  {
  }
}
 8001e98:	bf00      	nop
 8001e9a:	bf00      	nop
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	20000018 	.word	0x20000018

08001ea8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d101      	bne.n	8001ebe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e033      	b.n	8001f26 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d109      	bne.n	8001eda <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f7fe fbc2 	bl	8000650 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	f003 0310 	and.w	r3, r3, #16
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d118      	bne.n	8001f18 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001eee:	f023 0302 	bic.w	r3, r3, #2
 8001ef2:	f043 0202 	orr.w	r2, r3, #2
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f000 faca 	bl	8002494 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2200      	movs	r2, #0
 8001f04:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0a:	f023 0303 	bic.w	r3, r3, #3
 8001f0e:	f043 0201 	orr.w	r2, r3, #1
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f16:	e001      	b.n	8001f1c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
	...

08001f30 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d101      	bne.n	8001f4a <HAL_ADC_Start+0x1a>
 8001f46:	2302      	movs	r3, #2
 8001f48:	e097      	b.n	800207a <HAL_ADC_Start+0x14a>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	f003 0301 	and.w	r3, r3, #1
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d018      	beq.n	8001f92 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	689a      	ldr	r2, [r3, #8]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f042 0201 	orr.w	r2, r2, #1
 8001f6e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f70:	4b45      	ldr	r3, [pc, #276]	@ (8002088 <HAL_ADC_Start+0x158>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a45      	ldr	r2, [pc, #276]	@ (800208c <HAL_ADC_Start+0x15c>)
 8001f76:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7a:	0c9a      	lsrs	r2, r3, #18
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	4413      	add	r3, r2
 8001f82:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001f84:	e002      	b.n	8001f8c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	3b01      	subs	r3, #1
 8001f8a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d1f9      	bne.n	8001f86 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	f003 0301 	and.w	r3, r3, #1
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d15f      	bne.n	8002060 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001fa8:	f023 0301 	bic.w	r3, r3, #1
 8001fac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d007      	beq.n	8001fd2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001fca:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001fde:	d106      	bne.n	8001fee <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe4:	f023 0206 	bic.w	r2, r3, #6
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	645a      	str	r2, [r3, #68]	@ 0x44
 8001fec:	e002      	b.n	8001ff4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ffc:	4b24      	ldr	r3, [pc, #144]	@ (8002090 <HAL_ADC_Start+0x160>)
 8001ffe:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002008:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f003 031f 	and.w	r3, r3, #31
 8002012:	2b00      	cmp	r3, #0
 8002014:	d10f      	bne.n	8002036 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d129      	bne.n	8002078 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	689a      	ldr	r2, [r3, #8]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002032:	609a      	str	r2, [r3, #8]
 8002034:	e020      	b.n	8002078 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a16      	ldr	r2, [pc, #88]	@ (8002094 <HAL_ADC_Start+0x164>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d11b      	bne.n	8002078 <HAL_ADC_Start+0x148>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800204a:	2b00      	cmp	r3, #0
 800204c:	d114      	bne.n	8002078 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	689a      	ldr	r2, [r3, #8]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800205c:	609a      	str	r2, [r3, #8]
 800205e:	e00b      	b.n	8002078 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002064:	f043 0210 	orr.w	r2, r3, #16
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002070:	f043 0201 	orr.w	r2, r3, #1
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3714      	adds	r7, #20
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	20000010 	.word	0x20000010
 800208c:	431bde83 	.word	0x431bde83
 8002090:	40012300 	.word	0x40012300
 8002094:	40012000 	.word	0x40012000

08002098 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d101      	bne.n	80020ae <HAL_ADC_Stop+0x16>
 80020aa:	2302      	movs	r3, #2
 80020ac:	e021      	b.n	80020f2 <HAL_ADC_Stop+0x5a>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2201      	movs	r2, #1
 80020b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689a      	ldr	r2, [r3, #8]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f022 0201 	bic.w	r2, r2, #1
 80020c4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d109      	bne.n	80020e8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80020dc:	f023 0301 	bic.w	r3, r3, #1
 80020e0:	f043 0201 	orr.w	r2, r3, #1
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80020f0:	2300      	movs	r3, #0
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b084      	sub	sp, #16
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
 8002106:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002108:	2300      	movs	r3, #0
 800210a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002116:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800211a:	d113      	bne.n	8002144 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002126:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800212a:	d10b      	bne.n	8002144 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002130:	f043 0220 	orr.w	r2, r3, #32
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e063      	b.n	800220c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002144:	f7ff fe80 	bl	8001e48 <HAL_GetTick>
 8002148:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800214a:	e021      	b.n	8002190 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002152:	d01d      	beq.n	8002190 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d007      	beq.n	800216a <HAL_ADC_PollForConversion+0x6c>
 800215a:	f7ff fe75 	bl	8001e48 <HAL_GetTick>
 800215e:	4602      	mov	r2, r0
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	683a      	ldr	r2, [r7, #0]
 8002166:	429a      	cmp	r2, r3
 8002168:	d212      	bcs.n	8002190 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0302 	and.w	r3, r3, #2
 8002174:	2b02      	cmp	r3, #2
 8002176:	d00b      	beq.n	8002190 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217c:	f043 0204 	orr.w	r2, r3, #4
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e03d      	b.n	800220c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b02      	cmp	r3, #2
 800219c:	d1d6      	bne.n	800214c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f06f 0212 	mvn.w	r2, #18
 80021a6:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d123      	bne.n	800220a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d11f      	bne.n	800220a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d006      	beq.n	80021e6 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d111      	bne.n	800220a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ea:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d105      	bne.n	800220a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002202:	f043 0201 	orr.w	r2, r3, #1
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3710      	adds	r7, #16
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002222:	4618      	mov	r0, r3
 8002224:	370c      	adds	r7, #12
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
	...

08002230 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800223a:	2300      	movs	r3, #0
 800223c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002244:	2b01      	cmp	r3, #1
 8002246:	d101      	bne.n	800224c <HAL_ADC_ConfigChannel+0x1c>
 8002248:	2302      	movs	r3, #2
 800224a:	e113      	b.n	8002474 <HAL_ADC_ConfigChannel+0x244>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2b09      	cmp	r3, #9
 800225a:	d925      	bls.n	80022a8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68d9      	ldr	r1, [r3, #12]
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	b29b      	uxth	r3, r3
 8002268:	461a      	mov	r2, r3
 800226a:	4613      	mov	r3, r2
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	4413      	add	r3, r2
 8002270:	3b1e      	subs	r3, #30
 8002272:	2207      	movs	r2, #7
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	43da      	mvns	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	400a      	ands	r2, r1
 8002280:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	68d9      	ldr	r1, [r3, #12]
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	b29b      	uxth	r3, r3
 8002292:	4618      	mov	r0, r3
 8002294:	4603      	mov	r3, r0
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	4403      	add	r3, r0
 800229a:	3b1e      	subs	r3, #30
 800229c:	409a      	lsls	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	430a      	orrs	r2, r1
 80022a4:	60da      	str	r2, [r3, #12]
 80022a6:	e022      	b.n	80022ee <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	6919      	ldr	r1, [r3, #16]
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	461a      	mov	r2, r3
 80022b6:	4613      	mov	r3, r2
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	4413      	add	r3, r2
 80022bc:	2207      	movs	r2, #7
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	43da      	mvns	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	400a      	ands	r2, r1
 80022ca:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	6919      	ldr	r1, [r3, #16]
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	689a      	ldr	r2, [r3, #8]
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	b29b      	uxth	r3, r3
 80022dc:	4618      	mov	r0, r3
 80022de:	4603      	mov	r3, r0
 80022e0:	005b      	lsls	r3, r3, #1
 80022e2:	4403      	add	r3, r0
 80022e4:	409a      	lsls	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	430a      	orrs	r2, r1
 80022ec:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b06      	cmp	r3, #6
 80022f4:	d824      	bhi.n	8002340 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685a      	ldr	r2, [r3, #4]
 8002300:	4613      	mov	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	4413      	add	r3, r2
 8002306:	3b05      	subs	r3, #5
 8002308:	221f      	movs	r2, #31
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	43da      	mvns	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	400a      	ands	r2, r1
 8002316:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	b29b      	uxth	r3, r3
 8002324:	4618      	mov	r0, r3
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	4613      	mov	r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	4413      	add	r3, r2
 8002330:	3b05      	subs	r3, #5
 8002332:	fa00 f203 	lsl.w	r2, r0, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	430a      	orrs	r2, r1
 800233c:	635a      	str	r2, [r3, #52]	@ 0x34
 800233e:	e04c      	b.n	80023da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	2b0c      	cmp	r3, #12
 8002346:	d824      	bhi.n	8002392 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	4613      	mov	r3, r2
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	4413      	add	r3, r2
 8002358:	3b23      	subs	r3, #35	@ 0x23
 800235a:	221f      	movs	r2, #31
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	43da      	mvns	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	400a      	ands	r2, r1
 8002368:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	b29b      	uxth	r3, r3
 8002376:	4618      	mov	r0, r3
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685a      	ldr	r2, [r3, #4]
 800237c:	4613      	mov	r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	4413      	add	r3, r2
 8002382:	3b23      	subs	r3, #35	@ 0x23
 8002384:	fa00 f203 	lsl.w	r2, r0, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	430a      	orrs	r2, r1
 800238e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002390:	e023      	b.n	80023da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685a      	ldr	r2, [r3, #4]
 800239c:	4613      	mov	r3, r2
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	4413      	add	r3, r2
 80023a2:	3b41      	subs	r3, #65	@ 0x41
 80023a4:	221f      	movs	r2, #31
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	43da      	mvns	r2, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	400a      	ands	r2, r1
 80023b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	b29b      	uxth	r3, r3
 80023c0:	4618      	mov	r0, r3
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	685a      	ldr	r2, [r3, #4]
 80023c6:	4613      	mov	r3, r2
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	4413      	add	r3, r2
 80023cc:	3b41      	subs	r3, #65	@ 0x41
 80023ce:	fa00 f203 	lsl.w	r2, r0, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	430a      	orrs	r2, r1
 80023d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023da:	4b29      	ldr	r3, [pc, #164]	@ (8002480 <HAL_ADC_ConfigChannel+0x250>)
 80023dc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a28      	ldr	r2, [pc, #160]	@ (8002484 <HAL_ADC_ConfigChannel+0x254>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d10f      	bne.n	8002408 <HAL_ADC_ConfigChannel+0x1d8>
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b12      	cmp	r3, #18
 80023ee:	d10b      	bne.n	8002408 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a1d      	ldr	r2, [pc, #116]	@ (8002484 <HAL_ADC_ConfigChannel+0x254>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d12b      	bne.n	800246a <HAL_ADC_ConfigChannel+0x23a>
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a1c      	ldr	r2, [pc, #112]	@ (8002488 <HAL_ADC_ConfigChannel+0x258>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d003      	beq.n	8002424 <HAL_ADC_ConfigChannel+0x1f4>
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2b11      	cmp	r3, #17
 8002422:	d122      	bne.n	800246a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a11      	ldr	r2, [pc, #68]	@ (8002488 <HAL_ADC_ConfigChannel+0x258>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d111      	bne.n	800246a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002446:	4b11      	ldr	r3, [pc, #68]	@ (800248c <HAL_ADC_ConfigChannel+0x25c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a11      	ldr	r2, [pc, #68]	@ (8002490 <HAL_ADC_ConfigChannel+0x260>)
 800244c:	fba2 2303 	umull	r2, r3, r2, r3
 8002450:	0c9a      	lsrs	r2, r3, #18
 8002452:	4613      	mov	r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	4413      	add	r3, r2
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800245c:	e002      	b.n	8002464 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	3b01      	subs	r3, #1
 8002462:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d1f9      	bne.n	800245e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002472:	2300      	movs	r3, #0
}
 8002474:	4618      	mov	r0, r3
 8002476:	3714      	adds	r7, #20
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	40012300 	.word	0x40012300
 8002484:	40012000 	.word	0x40012000
 8002488:	10000012 	.word	0x10000012
 800248c:	20000010 	.word	0x20000010
 8002490:	431bde83 	.word	0x431bde83

08002494 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800249c:	4b79      	ldr	r3, [pc, #484]	@ (8002684 <ADC_Init+0x1f0>)
 800249e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	685a      	ldr	r2, [r3, #4]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	431a      	orrs	r2, r3
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	685a      	ldr	r2, [r3, #4]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	6859      	ldr	r1, [r3, #4]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	021a      	lsls	r2, r3, #8
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	430a      	orrs	r2, r1
 80024dc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	685a      	ldr	r2, [r3, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80024ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	6859      	ldr	r1, [r3, #4]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	689a      	ldr	r2, [r3, #8]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	430a      	orrs	r2, r1
 80024fe:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	689a      	ldr	r2, [r3, #8]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800250e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6899      	ldr	r1, [r3, #8]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	68da      	ldr	r2, [r3, #12]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	430a      	orrs	r2, r1
 8002520:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002526:	4a58      	ldr	r2, [pc, #352]	@ (8002688 <ADC_Init+0x1f4>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d022      	beq.n	8002572 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689a      	ldr	r2, [r3, #8]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800253a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	6899      	ldr	r1, [r3, #8]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	430a      	orrs	r2, r1
 800254c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800255c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	6899      	ldr	r1, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	430a      	orrs	r2, r1
 800256e:	609a      	str	r2, [r3, #8]
 8002570:	e00f      	b.n	8002592 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689a      	ldr	r2, [r3, #8]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002580:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	689a      	ldr	r2, [r3, #8]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002590:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	689a      	ldr	r2, [r3, #8]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 0202 	bic.w	r2, r2, #2
 80025a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6899      	ldr	r1, [r3, #8]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	7e1b      	ldrb	r3, [r3, #24]
 80025ac:	005a      	lsls	r2, r3, #1
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	430a      	orrs	r2, r1
 80025b4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d01b      	beq.n	80025f8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	685a      	ldr	r2, [r3, #4]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025ce:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	685a      	ldr	r2, [r3, #4]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80025de:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6859      	ldr	r1, [r3, #4]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ea:	3b01      	subs	r3, #1
 80025ec:	035a      	lsls	r2, r3, #13
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	430a      	orrs	r2, r1
 80025f4:	605a      	str	r2, [r3, #4]
 80025f6:	e007      	b.n	8002608 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	685a      	ldr	r2, [r3, #4]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002606:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002616:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	69db      	ldr	r3, [r3, #28]
 8002622:	3b01      	subs	r3, #1
 8002624:	051a      	lsls	r2, r3, #20
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	430a      	orrs	r2, r1
 800262c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800263c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6899      	ldr	r1, [r3, #8]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800264a:	025a      	lsls	r2, r3, #9
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	430a      	orrs	r2, r1
 8002652:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	689a      	ldr	r2, [r3, #8]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002662:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	6899      	ldr	r1, [r3, #8]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	695b      	ldr	r3, [r3, #20]
 800266e:	029a      	lsls	r2, r3, #10
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	430a      	orrs	r2, r1
 8002676:	609a      	str	r2, [r3, #8]
}
 8002678:	bf00      	nop
 800267a:	3714      	adds	r7, #20
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr
 8002684:	40012300 	.word	0x40012300
 8002688:	0f000001 	.word	0x0f000001

0800268c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800269c:	4b0c      	ldr	r3, [pc, #48]	@ (80026d0 <__NVIC_SetPriorityGrouping+0x44>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026a8:	4013      	ands	r3, r2
 80026aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026be:	4a04      	ldr	r2, [pc, #16]	@ (80026d0 <__NVIC_SetPriorityGrouping+0x44>)
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	60d3      	str	r3, [r2, #12]
}
 80026c4:	bf00      	nop
 80026c6:	3714      	adds	r7, #20
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr
 80026d0:	e000ed00 	.word	0xe000ed00

080026d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026d8:	4b04      	ldr	r3, [pc, #16]	@ (80026ec <__NVIC_GetPriorityGrouping+0x18>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	0a1b      	lsrs	r3, r3, #8
 80026de:	f003 0307 	and.w	r3, r3, #7
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	e000ed00 	.word	0xe000ed00

080026f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	db0b      	blt.n	800271a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002702:	79fb      	ldrb	r3, [r7, #7]
 8002704:	f003 021f 	and.w	r2, r3, #31
 8002708:	4907      	ldr	r1, [pc, #28]	@ (8002728 <__NVIC_EnableIRQ+0x38>)
 800270a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270e:	095b      	lsrs	r3, r3, #5
 8002710:	2001      	movs	r0, #1
 8002712:	fa00 f202 	lsl.w	r2, r0, r2
 8002716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800271a:	bf00      	nop
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	e000e100 	.word	0xe000e100

0800272c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	6039      	str	r1, [r7, #0]
 8002736:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002738:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273c:	2b00      	cmp	r3, #0
 800273e:	db0a      	blt.n	8002756 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	b2da      	uxtb	r2, r3
 8002744:	490c      	ldr	r1, [pc, #48]	@ (8002778 <__NVIC_SetPriority+0x4c>)
 8002746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274a:	0112      	lsls	r2, r2, #4
 800274c:	b2d2      	uxtb	r2, r2
 800274e:	440b      	add	r3, r1
 8002750:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002754:	e00a      	b.n	800276c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	b2da      	uxtb	r2, r3
 800275a:	4908      	ldr	r1, [pc, #32]	@ (800277c <__NVIC_SetPriority+0x50>)
 800275c:	79fb      	ldrb	r3, [r7, #7]
 800275e:	f003 030f 	and.w	r3, r3, #15
 8002762:	3b04      	subs	r3, #4
 8002764:	0112      	lsls	r2, r2, #4
 8002766:	b2d2      	uxtb	r2, r2
 8002768:	440b      	add	r3, r1
 800276a:	761a      	strb	r2, [r3, #24]
}
 800276c:	bf00      	nop
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr
 8002778:	e000e100 	.word	0xe000e100
 800277c:	e000ed00 	.word	0xe000ed00

08002780 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002780:	b480      	push	{r7}
 8002782:	b089      	sub	sp, #36	@ 0x24
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f003 0307 	and.w	r3, r3, #7
 8002792:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	f1c3 0307 	rsb	r3, r3, #7
 800279a:	2b04      	cmp	r3, #4
 800279c:	bf28      	it	cs
 800279e:	2304      	movcs	r3, #4
 80027a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	3304      	adds	r3, #4
 80027a6:	2b06      	cmp	r3, #6
 80027a8:	d902      	bls.n	80027b0 <NVIC_EncodePriority+0x30>
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	3b03      	subs	r3, #3
 80027ae:	e000      	b.n	80027b2 <NVIC_EncodePriority+0x32>
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b4:	f04f 32ff 	mov.w	r2, #4294967295
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
 80027be:	43da      	mvns	r2, r3
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	401a      	ands	r2, r3
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027c8:	f04f 31ff 	mov.w	r1, #4294967295
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	fa01 f303 	lsl.w	r3, r1, r3
 80027d2:	43d9      	mvns	r1, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d8:	4313      	orrs	r3, r2
         );
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3724      	adds	r7, #36	@ 0x24
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
	...

080027e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027f8:	d301      	bcc.n	80027fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027fa:	2301      	movs	r3, #1
 80027fc:	e00f      	b.n	800281e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002828 <SysTick_Config+0x40>)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	3b01      	subs	r3, #1
 8002804:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002806:	210f      	movs	r1, #15
 8002808:	f04f 30ff 	mov.w	r0, #4294967295
 800280c:	f7ff ff8e 	bl	800272c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002810:	4b05      	ldr	r3, [pc, #20]	@ (8002828 <SysTick_Config+0x40>)
 8002812:	2200      	movs	r2, #0
 8002814:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002816:	4b04      	ldr	r3, [pc, #16]	@ (8002828 <SysTick_Config+0x40>)
 8002818:	2207      	movs	r2, #7
 800281a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	e000e010 	.word	0xe000e010

0800282c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f7ff ff29 	bl	800268c <__NVIC_SetPriorityGrouping>
}
 800283a:	bf00      	nop
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002842:	b580      	push	{r7, lr}
 8002844:	b086      	sub	sp, #24
 8002846:	af00      	add	r7, sp, #0
 8002848:	4603      	mov	r3, r0
 800284a:	60b9      	str	r1, [r7, #8]
 800284c:	607a      	str	r2, [r7, #4]
 800284e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002850:	2300      	movs	r3, #0
 8002852:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002854:	f7ff ff3e 	bl	80026d4 <__NVIC_GetPriorityGrouping>
 8002858:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	68b9      	ldr	r1, [r7, #8]
 800285e:	6978      	ldr	r0, [r7, #20]
 8002860:	f7ff ff8e 	bl	8002780 <NVIC_EncodePriority>
 8002864:	4602      	mov	r2, r0
 8002866:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800286a:	4611      	mov	r1, r2
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff ff5d 	bl	800272c <__NVIC_SetPriority>
}
 8002872:	bf00      	nop
 8002874:	3718      	adds	r7, #24
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800287a:	b580      	push	{r7, lr}
 800287c:	b082      	sub	sp, #8
 800287e:	af00      	add	r7, sp, #0
 8002880:	4603      	mov	r3, r0
 8002882:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002884:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff ff31 	bl	80026f0 <__NVIC_EnableIRQ>
}
 800288e:	bf00      	nop
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b082      	sub	sp, #8
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f7ff ffa2 	bl	80027e8 <SysTick_Config>
 80028a4:	4603      	mov	r3, r0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
	...

080028b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80028b8:	2300      	movs	r3, #0
 80028ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80028bc:	f7ff fac4 	bl	8001e48 <HAL_GetTick>
 80028c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d101      	bne.n	80028cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e099      	b.n	8002a00 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2202      	movs	r2, #2
 80028d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f022 0201 	bic.w	r2, r2, #1
 80028ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028ec:	e00f      	b.n	800290e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028ee:	f7ff faab 	bl	8001e48 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b05      	cmp	r3, #5
 80028fa:	d908      	bls.n	800290e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2220      	movs	r2, #32
 8002900:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2203      	movs	r2, #3
 8002906:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e078      	b.n	8002a00 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	2b00      	cmp	r3, #0
 800291a:	d1e8      	bne.n	80028ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002924:	697a      	ldr	r2, [r7, #20]
 8002926:	4b38      	ldr	r3, [pc, #224]	@ (8002a08 <HAL_DMA_Init+0x158>)
 8002928:	4013      	ands	r3, r2
 800292a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685a      	ldr	r2, [r3, #4]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800293a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	691b      	ldr	r3, [r3, #16]
 8002940:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002946:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002952:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6a1b      	ldr	r3, [r3, #32]
 8002958:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800295a:	697a      	ldr	r2, [r7, #20]
 800295c:	4313      	orrs	r3, r2
 800295e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002964:	2b04      	cmp	r3, #4
 8002966:	d107      	bne.n	8002978 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002970:	4313      	orrs	r3, r2
 8002972:	697a      	ldr	r2, [r7, #20]
 8002974:	4313      	orrs	r3, r2
 8002976:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	697a      	ldr	r2, [r7, #20]
 800297e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	695b      	ldr	r3, [r3, #20]
 8002986:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	f023 0307 	bic.w	r3, r3, #7
 800298e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002994:	697a      	ldr	r2, [r7, #20]
 8002996:	4313      	orrs	r3, r2
 8002998:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299e:	2b04      	cmp	r3, #4
 80029a0:	d117      	bne.n	80029d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029a6:	697a      	ldr	r2, [r7, #20]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d00e      	beq.n	80029d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f000 f9e9 	bl	8002d8c <DMA_CheckFifoParam>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d008      	beq.n	80029d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2240      	movs	r2, #64	@ 0x40
 80029c4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80029ce:	2301      	movs	r3, #1
 80029d0:	e016      	b.n	8002a00 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	697a      	ldr	r2, [r7, #20]
 80029d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f000 f9a0 	bl	8002d20 <DMA_CalcBaseAndBitshift>
 80029e0:	4603      	mov	r3, r0
 80029e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e8:	223f      	movs	r2, #63	@ 0x3f
 80029ea:	409a      	lsls	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2201      	movs	r2, #1
 80029fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3718      	adds	r7, #24
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	f010803f 	.word	0xf010803f

08002a0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a18:	4b8e      	ldr	r3, [pc, #568]	@ (8002c54 <HAL_DMA_IRQHandler+0x248>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a8e      	ldr	r2, [pc, #568]	@ (8002c58 <HAL_DMA_IRQHandler+0x24c>)
 8002a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a22:	0a9b      	lsrs	r3, r3, #10
 8002a24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a36:	2208      	movs	r2, #8
 8002a38:	409a      	lsls	r2, r3
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d01a      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0304 	and.w	r3, r3, #4
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d013      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f022 0204 	bic.w	r2, r2, #4
 8002a5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a64:	2208      	movs	r2, #8
 8002a66:	409a      	lsls	r2, r3
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a70:	f043 0201 	orr.w	r2, r3, #1
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	409a      	lsls	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	4013      	ands	r3, r2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d012      	beq.n	8002aae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	695b      	ldr	r3, [r3, #20]
 8002a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00b      	beq.n	8002aae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	409a      	lsls	r2, r3
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa6:	f043 0202 	orr.w	r2, r3, #2
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab2:	2204      	movs	r2, #4
 8002ab4:	409a      	lsls	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d012      	beq.n	8002ae4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d00b      	beq.n	8002ae4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ad0:	2204      	movs	r2, #4
 8002ad2:	409a      	lsls	r2, r3
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002adc:	f043 0204 	orr.w	r2, r3, #4
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ae8:	2210      	movs	r2, #16
 8002aea:	409a      	lsls	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	4013      	ands	r3, r2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d043      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0308 	and.w	r3, r3, #8
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d03c      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b06:	2210      	movs	r2, #16
 8002b08:	409a      	lsls	r2, r3
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d018      	beq.n	8002b4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d108      	bne.n	8002b3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d024      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	4798      	blx	r3
 8002b3a:	e01f      	b.n	8002b7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d01b      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	4798      	blx	r3
 8002b4c:	e016      	b.n	8002b7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d107      	bne.n	8002b6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f022 0208 	bic.w	r2, r2, #8
 8002b6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d003      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b80:	2220      	movs	r2, #32
 8002b82:	409a      	lsls	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	4013      	ands	r3, r2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	f000 808f 	beq.w	8002cac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0310 	and.w	r3, r3, #16
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f000 8087 	beq.w	8002cac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	409a      	lsls	r2, r3
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b05      	cmp	r3, #5
 8002bb4:	d136      	bne.n	8002c24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f022 0216 	bic.w	r2, r2, #22
 8002bc4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	695a      	ldr	r2, [r3, #20]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bd4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d103      	bne.n	8002be6 <HAL_DMA_IRQHandler+0x1da>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d007      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f022 0208 	bic.w	r2, r2, #8
 8002bf4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bfa:	223f      	movs	r2, #63	@ 0x3f
 8002bfc:	409a      	lsls	r2, r3
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2201      	movs	r2, #1
 8002c06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d07e      	beq.n	8002d18 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	4798      	blx	r3
        }
        return;
 8002c22:	e079      	b.n	8002d18 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d01d      	beq.n	8002c6e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d10d      	bne.n	8002c5c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d031      	beq.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	4798      	blx	r3
 8002c50:	e02c      	b.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
 8002c52:	bf00      	nop
 8002c54:	20000010 	.word	0x20000010
 8002c58:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d023      	beq.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	4798      	blx	r3
 8002c6c:	e01e      	b.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d10f      	bne.n	8002c9c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f022 0210 	bic.w	r2, r2, #16
 8002c8a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d003      	beq.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d032      	beq.n	8002d1a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d022      	beq.n	8002d06 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2205      	movs	r2, #5
 8002cc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0201 	bic.w	r2, r2, #1
 8002cd6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	3301      	adds	r3, #1
 8002cdc:	60bb      	str	r3, [r7, #8]
 8002cde:	697a      	ldr	r2, [r7, #20]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d307      	bcc.n	8002cf4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1f2      	bne.n	8002cd8 <HAL_DMA_IRQHandler+0x2cc>
 8002cf2:	e000      	b.n	8002cf6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002cf4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d005      	beq.n	8002d1a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	4798      	blx	r3
 8002d16:	e000      	b.n	8002d1a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002d18:	bf00      	nop
    }
  }
}
 8002d1a:	3718      	adds	r7, #24
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	3b10      	subs	r3, #16
 8002d30:	4a14      	ldr	r2, [pc, #80]	@ (8002d84 <DMA_CalcBaseAndBitshift+0x64>)
 8002d32:	fba2 2303 	umull	r2, r3, r2, r3
 8002d36:	091b      	lsrs	r3, r3, #4
 8002d38:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d3a:	4a13      	ldr	r2, [pc, #76]	@ (8002d88 <DMA_CalcBaseAndBitshift+0x68>)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	4413      	add	r3, r2
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	461a      	mov	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2b03      	cmp	r3, #3
 8002d4c:	d909      	bls.n	8002d62 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d56:	f023 0303 	bic.w	r3, r3, #3
 8002d5a:	1d1a      	adds	r2, r3, #4
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d60:	e007      	b.n	8002d72 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d6a:	f023 0303 	bic.w	r3, r3, #3
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3714      	adds	r7, #20
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	aaaaaaab 	.word	0xaaaaaaab
 8002d88:	08005570 	.word	0x08005570

08002d8c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d94:	2300      	movs	r3, #0
 8002d96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d9c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d11f      	bne.n	8002de6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b03      	cmp	r3, #3
 8002daa:	d856      	bhi.n	8002e5a <DMA_CheckFifoParam+0xce>
 8002dac:	a201      	add	r2, pc, #4	@ (adr r2, 8002db4 <DMA_CheckFifoParam+0x28>)
 8002dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db2:	bf00      	nop
 8002db4:	08002dc5 	.word	0x08002dc5
 8002db8:	08002dd7 	.word	0x08002dd7
 8002dbc:	08002dc5 	.word	0x08002dc5
 8002dc0:	08002e5b 	.word	0x08002e5b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d046      	beq.n	8002e5e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dd4:	e043      	b.n	8002e5e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dda:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002dde:	d140      	bne.n	8002e62 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002de4:	e03d      	b.n	8002e62 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002dee:	d121      	bne.n	8002e34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2b03      	cmp	r3, #3
 8002df4:	d837      	bhi.n	8002e66 <DMA_CheckFifoParam+0xda>
 8002df6:	a201      	add	r2, pc, #4	@ (adr r2, 8002dfc <DMA_CheckFifoParam+0x70>)
 8002df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dfc:	08002e0d 	.word	0x08002e0d
 8002e00:	08002e13 	.word	0x08002e13
 8002e04:	08002e0d 	.word	0x08002e0d
 8002e08:	08002e25 	.word	0x08002e25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e10:	e030      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d025      	beq.n	8002e6a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e22:	e022      	b.n	8002e6a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e28:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e2c:	d11f      	bne.n	8002e6e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e32:	e01c      	b.n	8002e6e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d903      	bls.n	8002e42 <DMA_CheckFifoParam+0xb6>
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	2b03      	cmp	r3, #3
 8002e3e:	d003      	beq.n	8002e48 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e40:	e018      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	73fb      	strb	r3, [r7, #15]
      break;
 8002e46:	e015      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d00e      	beq.n	8002e72 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	73fb      	strb	r3, [r7, #15]
      break;
 8002e58:	e00b      	b.n	8002e72 <DMA_CheckFifoParam+0xe6>
      break;
 8002e5a:	bf00      	nop
 8002e5c:	e00a      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      break;
 8002e5e:	bf00      	nop
 8002e60:	e008      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      break;
 8002e62:	bf00      	nop
 8002e64:	e006      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      break;
 8002e66:	bf00      	nop
 8002e68:	e004      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      break;
 8002e6a:	bf00      	nop
 8002e6c:	e002      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      break;   
 8002e6e:	bf00      	nop
 8002e70:	e000      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      break;
 8002e72:	bf00      	nop
    }
  } 
  
  return status; 
 8002e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3714      	adds	r7, #20
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop

08002e84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b089      	sub	sp, #36	@ 0x24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e92:	2300      	movs	r3, #0
 8002e94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e96:	2300      	movs	r3, #0
 8002e98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	61fb      	str	r3, [r7, #28]
 8002e9e:	e159      	b.n	8003154 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	697a      	ldr	r2, [r7, #20]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002eb4:	693a      	ldr	r2, [r7, #16]
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	f040 8148 	bne.w	800314e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f003 0303 	and.w	r3, r3, #3
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d005      	beq.n	8002ed6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d130      	bne.n	8002f38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	005b      	lsls	r3, r3, #1
 8002ee0:	2203      	movs	r2, #3
 8002ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee6:	43db      	mvns	r3, r3
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	4013      	ands	r3, r2
 8002eec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	68da      	ldr	r2, [r3, #12]
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	fa02 f303 	lsl.w	r3, r2, r3
 8002f14:	43db      	mvns	r3, r3
 8002f16:	69ba      	ldr	r2, [r7, #24]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	091b      	lsrs	r3, r3, #4
 8002f22:	f003 0201 	and.w	r2, r3, #1
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f003 0303 	and.w	r3, r3, #3
 8002f40:	2b03      	cmp	r3, #3
 8002f42:	d017      	beq.n	8002f74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	2203      	movs	r2, #3
 8002f50:	fa02 f303 	lsl.w	r3, r2, r3
 8002f54:	43db      	mvns	r3, r3
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	4013      	ands	r3, r2
 8002f5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	005b      	lsls	r3, r3, #1
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f003 0303 	and.w	r3, r3, #3
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d123      	bne.n	8002fc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	08da      	lsrs	r2, r3, #3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	3208      	adds	r2, #8
 8002f88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	f003 0307 	and.w	r3, r3, #7
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	220f      	movs	r2, #15
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	43db      	mvns	r3, r3
 8002f9e:	69ba      	ldr	r2, [r7, #24]
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	691a      	ldr	r2, [r3, #16]
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	f003 0307 	and.w	r3, r3, #7
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	08da      	lsrs	r2, r3, #3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	3208      	adds	r2, #8
 8002fc2:	69b9      	ldr	r1, [r7, #24]
 8002fc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	2203      	movs	r2, #3
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	43db      	mvns	r3, r3
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	4013      	ands	r3, r2
 8002fde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f003 0203 	and.w	r2, r3, #3
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	005b      	lsls	r3, r3, #1
 8002fec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff0:	69ba      	ldr	r2, [r7, #24]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	69ba      	ldr	r2, [r7, #24]
 8002ffa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003004:	2b00      	cmp	r3, #0
 8003006:	f000 80a2 	beq.w	800314e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800300a:	2300      	movs	r3, #0
 800300c:	60fb      	str	r3, [r7, #12]
 800300e:	4b57      	ldr	r3, [pc, #348]	@ (800316c <HAL_GPIO_Init+0x2e8>)
 8003010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003012:	4a56      	ldr	r2, [pc, #344]	@ (800316c <HAL_GPIO_Init+0x2e8>)
 8003014:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003018:	6453      	str	r3, [r2, #68]	@ 0x44
 800301a:	4b54      	ldr	r3, [pc, #336]	@ (800316c <HAL_GPIO_Init+0x2e8>)
 800301c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800301e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003026:	4a52      	ldr	r2, [pc, #328]	@ (8003170 <HAL_GPIO_Init+0x2ec>)
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	089b      	lsrs	r3, r3, #2
 800302c:	3302      	adds	r3, #2
 800302e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003032:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	f003 0303 	and.w	r3, r3, #3
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	220f      	movs	r2, #15
 800303e:	fa02 f303 	lsl.w	r3, r2, r3
 8003042:	43db      	mvns	r3, r3
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	4013      	ands	r3, r2
 8003048:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a49      	ldr	r2, [pc, #292]	@ (8003174 <HAL_GPIO_Init+0x2f0>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d019      	beq.n	8003086 <HAL_GPIO_Init+0x202>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a48      	ldr	r2, [pc, #288]	@ (8003178 <HAL_GPIO_Init+0x2f4>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d013      	beq.n	8003082 <HAL_GPIO_Init+0x1fe>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a47      	ldr	r2, [pc, #284]	@ (800317c <HAL_GPIO_Init+0x2f8>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d00d      	beq.n	800307e <HAL_GPIO_Init+0x1fa>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a46      	ldr	r2, [pc, #280]	@ (8003180 <HAL_GPIO_Init+0x2fc>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d007      	beq.n	800307a <HAL_GPIO_Init+0x1f6>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a45      	ldr	r2, [pc, #276]	@ (8003184 <HAL_GPIO_Init+0x300>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d101      	bne.n	8003076 <HAL_GPIO_Init+0x1f2>
 8003072:	2304      	movs	r3, #4
 8003074:	e008      	b.n	8003088 <HAL_GPIO_Init+0x204>
 8003076:	2307      	movs	r3, #7
 8003078:	e006      	b.n	8003088 <HAL_GPIO_Init+0x204>
 800307a:	2303      	movs	r3, #3
 800307c:	e004      	b.n	8003088 <HAL_GPIO_Init+0x204>
 800307e:	2302      	movs	r3, #2
 8003080:	e002      	b.n	8003088 <HAL_GPIO_Init+0x204>
 8003082:	2301      	movs	r3, #1
 8003084:	e000      	b.n	8003088 <HAL_GPIO_Init+0x204>
 8003086:	2300      	movs	r3, #0
 8003088:	69fa      	ldr	r2, [r7, #28]
 800308a:	f002 0203 	and.w	r2, r2, #3
 800308e:	0092      	lsls	r2, r2, #2
 8003090:	4093      	lsls	r3, r2
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	4313      	orrs	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003098:	4935      	ldr	r1, [pc, #212]	@ (8003170 <HAL_GPIO_Init+0x2ec>)
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	089b      	lsrs	r3, r3, #2
 800309e:	3302      	adds	r3, #2
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030a6:	4b38      	ldr	r3, [pc, #224]	@ (8003188 <HAL_GPIO_Init+0x304>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	43db      	mvns	r3, r3
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	4013      	ands	r3, r2
 80030b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030ca:	4a2f      	ldr	r2, [pc, #188]	@ (8003188 <HAL_GPIO_Init+0x304>)
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030d0:	4b2d      	ldr	r3, [pc, #180]	@ (8003188 <HAL_GPIO_Init+0x304>)
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	43db      	mvns	r3, r3
 80030da:	69ba      	ldr	r2, [r7, #24]
 80030dc:	4013      	ands	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d003      	beq.n	80030f4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030f4:	4a24      	ldr	r2, [pc, #144]	@ (8003188 <HAL_GPIO_Init+0x304>)
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030fa:	4b23      	ldr	r3, [pc, #140]	@ (8003188 <HAL_GPIO_Init+0x304>)
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	43db      	mvns	r3, r3
 8003104:	69ba      	ldr	r2, [r7, #24]
 8003106:	4013      	ands	r3, r2
 8003108:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d003      	beq.n	800311e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003116:	69ba      	ldr	r2, [r7, #24]
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	4313      	orrs	r3, r2
 800311c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800311e:	4a1a      	ldr	r2, [pc, #104]	@ (8003188 <HAL_GPIO_Init+0x304>)
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003124:	4b18      	ldr	r3, [pc, #96]	@ (8003188 <HAL_GPIO_Init+0x304>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	43db      	mvns	r3, r3
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	4013      	ands	r3, r2
 8003132:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d003      	beq.n	8003148 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	4313      	orrs	r3, r2
 8003146:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003148:	4a0f      	ldr	r2, [pc, #60]	@ (8003188 <HAL_GPIO_Init+0x304>)
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	3301      	adds	r3, #1
 8003152:	61fb      	str	r3, [r7, #28]
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	2b0f      	cmp	r3, #15
 8003158:	f67f aea2 	bls.w	8002ea0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800315c:	bf00      	nop
 800315e:	bf00      	nop
 8003160:	3724      	adds	r7, #36	@ 0x24
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	40023800 	.word	0x40023800
 8003170:	40013800 	.word	0x40013800
 8003174:	40020000 	.word	0x40020000
 8003178:	40020400 	.word	0x40020400
 800317c:	40020800 	.word	0x40020800
 8003180:	40020c00 	.word	0x40020c00
 8003184:	40021000 	.word	0x40021000
 8003188:	40013c00 	.word	0x40013c00

0800318c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	460b      	mov	r3, r1
 8003196:	807b      	strh	r3, [r7, #2]
 8003198:	4613      	mov	r3, r2
 800319a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800319c:	787b      	ldrb	r3, [r7, #1]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d003      	beq.n	80031aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031a2:	887a      	ldrh	r2, [r7, #2]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031a8:	e003      	b.n	80031b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031aa:	887b      	ldrh	r3, [r7, #2]
 80031ac:	041a      	lsls	r2, r3, #16
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	619a      	str	r2, [r3, #24]
}
 80031b2:	bf00      	nop
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
	...

080031c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	4603      	mov	r3, r0
 80031c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80031ca:	4b08      	ldr	r3, [pc, #32]	@ (80031ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031cc:	695a      	ldr	r2, [r3, #20]
 80031ce:	88fb      	ldrh	r3, [r7, #6]
 80031d0:	4013      	ands	r3, r2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d006      	beq.n	80031e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80031d6:	4a05      	ldr	r2, [pc, #20]	@ (80031ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031d8:	88fb      	ldrh	r3, [r7, #6]
 80031da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80031dc:	88fb      	ldrh	r3, [r7, #6]
 80031de:	4618      	mov	r0, r3
 80031e0:	f7fd ff9c 	bl	800111c <HAL_GPIO_EXTI_Callback>
  }
}
 80031e4:	bf00      	nop
 80031e6:	3708      	adds	r7, #8
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	40013c00 	.word	0x40013c00

080031f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d101      	bne.n	8003202 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e12b      	b.n	800345a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d106      	bne.n	800321c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7fd fbe2 	bl	80009e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2224      	movs	r2, #36	@ 0x24
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f022 0201 	bic.w	r2, r2, #1
 8003232:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003242:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003252:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003254:	f001 f8da 	bl	800440c <HAL_RCC_GetPCLK1Freq>
 8003258:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	4a81      	ldr	r2, [pc, #516]	@ (8003464 <HAL_I2C_Init+0x274>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d807      	bhi.n	8003274 <HAL_I2C_Init+0x84>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	4a80      	ldr	r2, [pc, #512]	@ (8003468 <HAL_I2C_Init+0x278>)
 8003268:	4293      	cmp	r3, r2
 800326a:	bf94      	ite	ls
 800326c:	2301      	movls	r3, #1
 800326e:	2300      	movhi	r3, #0
 8003270:	b2db      	uxtb	r3, r3
 8003272:	e006      	b.n	8003282 <HAL_I2C_Init+0x92>
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	4a7d      	ldr	r2, [pc, #500]	@ (800346c <HAL_I2C_Init+0x27c>)
 8003278:	4293      	cmp	r3, r2
 800327a:	bf94      	ite	ls
 800327c:	2301      	movls	r3, #1
 800327e:	2300      	movhi	r3, #0
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e0e7      	b.n	800345a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	4a78      	ldr	r2, [pc, #480]	@ (8003470 <HAL_I2C_Init+0x280>)
 800328e:	fba2 2303 	umull	r2, r3, r2, r3
 8003292:	0c9b      	lsrs	r3, r3, #18
 8003294:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68ba      	ldr	r2, [r7, #8]
 80032a6:	430a      	orrs	r2, r1
 80032a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	4a6a      	ldr	r2, [pc, #424]	@ (8003464 <HAL_I2C_Init+0x274>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d802      	bhi.n	80032c4 <HAL_I2C_Init+0xd4>
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	3301      	adds	r3, #1
 80032c2:	e009      	b.n	80032d8 <HAL_I2C_Init+0xe8>
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80032ca:	fb02 f303 	mul.w	r3, r2, r3
 80032ce:	4a69      	ldr	r2, [pc, #420]	@ (8003474 <HAL_I2C_Init+0x284>)
 80032d0:	fba2 2303 	umull	r2, r3, r2, r3
 80032d4:	099b      	lsrs	r3, r3, #6
 80032d6:	3301      	adds	r3, #1
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	6812      	ldr	r2, [r2, #0]
 80032dc:	430b      	orrs	r3, r1
 80032de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	69db      	ldr	r3, [r3, #28]
 80032e6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80032ea:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	495c      	ldr	r1, [pc, #368]	@ (8003464 <HAL_I2C_Init+0x274>)
 80032f4:	428b      	cmp	r3, r1
 80032f6:	d819      	bhi.n	800332c <HAL_I2C_Init+0x13c>
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	1e59      	subs	r1, r3, #1
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	fbb1 f3f3 	udiv	r3, r1, r3
 8003306:	1c59      	adds	r1, r3, #1
 8003308:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800330c:	400b      	ands	r3, r1
 800330e:	2b00      	cmp	r3, #0
 8003310:	d00a      	beq.n	8003328 <HAL_I2C_Init+0x138>
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	1e59      	subs	r1, r3, #1
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003320:	3301      	adds	r3, #1
 8003322:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003326:	e051      	b.n	80033cc <HAL_I2C_Init+0x1dc>
 8003328:	2304      	movs	r3, #4
 800332a:	e04f      	b.n	80033cc <HAL_I2C_Init+0x1dc>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d111      	bne.n	8003358 <HAL_I2C_Init+0x168>
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	1e58      	subs	r0, r3, #1
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6859      	ldr	r1, [r3, #4]
 800333c:	460b      	mov	r3, r1
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	440b      	add	r3, r1
 8003342:	fbb0 f3f3 	udiv	r3, r0, r3
 8003346:	3301      	adds	r3, #1
 8003348:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800334c:	2b00      	cmp	r3, #0
 800334e:	bf0c      	ite	eq
 8003350:	2301      	moveq	r3, #1
 8003352:	2300      	movne	r3, #0
 8003354:	b2db      	uxtb	r3, r3
 8003356:	e012      	b.n	800337e <HAL_I2C_Init+0x18e>
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	1e58      	subs	r0, r3, #1
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6859      	ldr	r1, [r3, #4]
 8003360:	460b      	mov	r3, r1
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	440b      	add	r3, r1
 8003366:	0099      	lsls	r1, r3, #2
 8003368:	440b      	add	r3, r1
 800336a:	fbb0 f3f3 	udiv	r3, r0, r3
 800336e:	3301      	adds	r3, #1
 8003370:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003374:	2b00      	cmp	r3, #0
 8003376:	bf0c      	ite	eq
 8003378:	2301      	moveq	r3, #1
 800337a:	2300      	movne	r3, #0
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <HAL_I2C_Init+0x196>
 8003382:	2301      	movs	r3, #1
 8003384:	e022      	b.n	80033cc <HAL_I2C_Init+0x1dc>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d10e      	bne.n	80033ac <HAL_I2C_Init+0x1bc>
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	1e58      	subs	r0, r3, #1
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6859      	ldr	r1, [r3, #4]
 8003396:	460b      	mov	r3, r1
 8003398:	005b      	lsls	r3, r3, #1
 800339a:	440b      	add	r3, r1
 800339c:	fbb0 f3f3 	udiv	r3, r0, r3
 80033a0:	3301      	adds	r3, #1
 80033a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033aa:	e00f      	b.n	80033cc <HAL_I2C_Init+0x1dc>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	1e58      	subs	r0, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6859      	ldr	r1, [r3, #4]
 80033b4:	460b      	mov	r3, r1
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	440b      	add	r3, r1
 80033ba:	0099      	lsls	r1, r3, #2
 80033bc:	440b      	add	r3, r1
 80033be:	fbb0 f3f3 	udiv	r3, r0, r3
 80033c2:	3301      	adds	r3, #1
 80033c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	6809      	ldr	r1, [r1, #0]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	69da      	ldr	r2, [r3, #28]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	431a      	orrs	r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	430a      	orrs	r2, r1
 80033ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80033fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	6911      	ldr	r1, [r2, #16]
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	68d2      	ldr	r2, [r2, #12]
 8003406:	4311      	orrs	r1, r2
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	6812      	ldr	r2, [r2, #0]
 800340c:	430b      	orrs	r3, r1
 800340e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68db      	ldr	r3, [r3, #12]
 8003416:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	695a      	ldr	r2, [r3, #20]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	431a      	orrs	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	430a      	orrs	r2, r1
 800342a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f042 0201 	orr.w	r2, r2, #1
 800343a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2220      	movs	r2, #32
 8003446:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3710      	adds	r7, #16
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	000186a0 	.word	0x000186a0
 8003468:	001e847f 	.word	0x001e847f
 800346c:	003d08ff 	.word	0x003d08ff
 8003470:	431bde83 	.word	0x431bde83
 8003474:	10624dd3 	.word	0x10624dd3

08003478 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b088      	sub	sp, #32
 800347c:	af02      	add	r7, sp, #8
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	607a      	str	r2, [r7, #4]
 8003482:	461a      	mov	r2, r3
 8003484:	460b      	mov	r3, r1
 8003486:	817b      	strh	r3, [r7, #10]
 8003488:	4613      	mov	r3, r2
 800348a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800348c:	f7fe fcdc 	bl	8001e48 <HAL_GetTick>
 8003490:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b20      	cmp	r3, #32
 800349c:	f040 80e0 	bne.w	8003660 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	9300      	str	r3, [sp, #0]
 80034a4:	2319      	movs	r3, #25
 80034a6:	2201      	movs	r2, #1
 80034a8:	4970      	ldr	r1, [pc, #448]	@ (800366c <HAL_I2C_Master_Transmit+0x1f4>)
 80034aa:	68f8      	ldr	r0, [r7, #12]
 80034ac:	f000 f964 	bl	8003778 <I2C_WaitOnFlagUntilTimeout>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d001      	beq.n	80034ba <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80034b6:	2302      	movs	r3, #2
 80034b8:	e0d3      	b.n	8003662 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d101      	bne.n	80034c8 <HAL_I2C_Master_Transmit+0x50>
 80034c4:	2302      	movs	r3, #2
 80034c6:	e0cc      	b.n	8003662 <HAL_I2C_Master_Transmit+0x1ea>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0301 	and.w	r3, r3, #1
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d007      	beq.n	80034ee <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f042 0201 	orr.w	r2, r2, #1
 80034ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2221      	movs	r2, #33	@ 0x21
 8003502:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2210      	movs	r2, #16
 800350a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2200      	movs	r2, #0
 8003512:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	893a      	ldrh	r2, [r7, #8]
 800351e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003524:	b29a      	uxth	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	4a50      	ldr	r2, [pc, #320]	@ (8003670 <HAL_I2C_Master_Transmit+0x1f8>)
 800352e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003530:	8979      	ldrh	r1, [r7, #10]
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	6a3a      	ldr	r2, [r7, #32]
 8003536:	68f8      	ldr	r0, [r7, #12]
 8003538:	f000 f89c 	bl	8003674 <I2C_MasterRequestWrite>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e08d      	b.n	8003662 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003546:	2300      	movs	r3, #0
 8003548:	613b      	str	r3, [r7, #16]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	695b      	ldr	r3, [r3, #20]
 8003550:	613b      	str	r3, [r7, #16]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	613b      	str	r3, [r7, #16]
 800355a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800355c:	e066      	b.n	800362c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800355e:	697a      	ldr	r2, [r7, #20]
 8003560:	6a39      	ldr	r1, [r7, #32]
 8003562:	68f8      	ldr	r0, [r7, #12]
 8003564:	f000 fa22 	bl	80039ac <I2C_WaitOnTXEFlagUntilTimeout>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00d      	beq.n	800358a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003572:	2b04      	cmp	r3, #4
 8003574:	d107      	bne.n	8003586 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003584:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e06b      	b.n	8003662 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358e:	781a      	ldrb	r2, [r3, #0]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359a:	1c5a      	adds	r2, r3, #1
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	3b01      	subs	r3, #1
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035b2:	3b01      	subs	r3, #1
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	695b      	ldr	r3, [r3, #20]
 80035c0:	f003 0304 	and.w	r3, r3, #4
 80035c4:	2b04      	cmp	r3, #4
 80035c6:	d11b      	bne.n	8003600 <HAL_I2C_Master_Transmit+0x188>
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d017      	beq.n	8003600 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d4:	781a      	ldrb	r2, [r3, #0]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e0:	1c5a      	adds	r2, r3, #1
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	3b01      	subs	r3, #1
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035f8:	3b01      	subs	r3, #1
 80035fa:	b29a      	uxth	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003600:	697a      	ldr	r2, [r7, #20]
 8003602:	6a39      	ldr	r1, [r7, #32]
 8003604:	68f8      	ldr	r0, [r7, #12]
 8003606:	f000 fa19 	bl	8003a3c <I2C_WaitOnBTFFlagUntilTimeout>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00d      	beq.n	800362c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003614:	2b04      	cmp	r3, #4
 8003616:	d107      	bne.n	8003628 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003626:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e01a      	b.n	8003662 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003630:	2b00      	cmp	r3, #0
 8003632:	d194      	bne.n	800355e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003642:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2220      	movs	r2, #32
 8003648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800365c:	2300      	movs	r3, #0
 800365e:	e000      	b.n	8003662 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003660:	2302      	movs	r3, #2
  }
}
 8003662:	4618      	mov	r0, r3
 8003664:	3718      	adds	r7, #24
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	00100002 	.word	0x00100002
 8003670:	ffff0000 	.word	0xffff0000

08003674 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b088      	sub	sp, #32
 8003678:	af02      	add	r7, sp, #8
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	607a      	str	r2, [r7, #4]
 800367e:	603b      	str	r3, [r7, #0]
 8003680:	460b      	mov	r3, r1
 8003682:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003688:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	2b08      	cmp	r3, #8
 800368e:	d006      	beq.n	800369e <I2C_MasterRequestWrite+0x2a>
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	2b01      	cmp	r3, #1
 8003694:	d003      	beq.n	800369e <I2C_MasterRequestWrite+0x2a>
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800369c:	d108      	bne.n	80036b0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036ac:	601a      	str	r2, [r3, #0]
 80036ae:	e00b      	b.n	80036c8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b4:	2b12      	cmp	r3, #18
 80036b6:	d107      	bne.n	80036c8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036c6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	9300      	str	r3, [sp, #0]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f000 f84f 	bl	8003778 <I2C_WaitOnFlagUntilTimeout>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d00d      	beq.n	80036fc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036ee:	d103      	bne.n	80036f8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e035      	b.n	8003768 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	691b      	ldr	r3, [r3, #16]
 8003700:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003704:	d108      	bne.n	8003718 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003706:	897b      	ldrh	r3, [r7, #10]
 8003708:	b2db      	uxtb	r3, r3
 800370a:	461a      	mov	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003714:	611a      	str	r2, [r3, #16]
 8003716:	e01b      	b.n	8003750 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003718:	897b      	ldrh	r3, [r7, #10]
 800371a:	11db      	asrs	r3, r3, #7
 800371c:	b2db      	uxtb	r3, r3
 800371e:	f003 0306 	and.w	r3, r3, #6
 8003722:	b2db      	uxtb	r3, r3
 8003724:	f063 030f 	orn	r3, r3, #15
 8003728:	b2da      	uxtb	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	490e      	ldr	r1, [pc, #56]	@ (8003770 <I2C_MasterRequestWrite+0xfc>)
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f000 f898 	bl	800386c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e010      	b.n	8003768 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003746:	897b      	ldrh	r3, [r7, #10]
 8003748:	b2da      	uxtb	r2, r3
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	4907      	ldr	r1, [pc, #28]	@ (8003774 <I2C_MasterRequestWrite+0x100>)
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f000 f888 	bl	800386c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e000      	b.n	8003768 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003766:	2300      	movs	r3, #0
}
 8003768:	4618      	mov	r0, r3
 800376a:	3718      	adds	r7, #24
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	00010008 	.word	0x00010008
 8003774:	00010002 	.word	0x00010002

08003778 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	603b      	str	r3, [r7, #0]
 8003784:	4613      	mov	r3, r2
 8003786:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003788:	e048      	b.n	800381c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003790:	d044      	beq.n	800381c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003792:	f7fe fb59 	bl	8001e48 <HAL_GetTick>
 8003796:	4602      	mov	r2, r0
 8003798:	69bb      	ldr	r3, [r7, #24]
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	683a      	ldr	r2, [r7, #0]
 800379e:	429a      	cmp	r2, r3
 80037a0:	d302      	bcc.n	80037a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d139      	bne.n	800381c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	0c1b      	lsrs	r3, r3, #16
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d10d      	bne.n	80037ce <I2C_WaitOnFlagUntilTimeout+0x56>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	43da      	mvns	r2, r3
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	4013      	ands	r3, r2
 80037be:	b29b      	uxth	r3, r3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	bf0c      	ite	eq
 80037c4:	2301      	moveq	r3, #1
 80037c6:	2300      	movne	r3, #0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	461a      	mov	r2, r3
 80037cc:	e00c      	b.n	80037e8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	43da      	mvns	r2, r3
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	4013      	ands	r3, r2
 80037da:	b29b      	uxth	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	bf0c      	ite	eq
 80037e0:	2301      	moveq	r3, #1
 80037e2:	2300      	movne	r3, #0
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	461a      	mov	r2, r3
 80037e8:	79fb      	ldrb	r3, [r7, #7]
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d116      	bne.n	800381c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2200      	movs	r2, #0
 80037f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2220      	movs	r2, #32
 80037f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003808:	f043 0220 	orr.w	r2, r3, #32
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e023      	b.n	8003864 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	0c1b      	lsrs	r3, r3, #16
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b01      	cmp	r3, #1
 8003824:	d10d      	bne.n	8003842 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	695b      	ldr	r3, [r3, #20]
 800382c:	43da      	mvns	r2, r3
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	4013      	ands	r3, r2
 8003832:	b29b      	uxth	r3, r3
 8003834:	2b00      	cmp	r3, #0
 8003836:	bf0c      	ite	eq
 8003838:	2301      	moveq	r3, #1
 800383a:	2300      	movne	r3, #0
 800383c:	b2db      	uxtb	r3, r3
 800383e:	461a      	mov	r2, r3
 8003840:	e00c      	b.n	800385c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	699b      	ldr	r3, [r3, #24]
 8003848:	43da      	mvns	r2, r3
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	4013      	ands	r3, r2
 800384e:	b29b      	uxth	r3, r3
 8003850:	2b00      	cmp	r3, #0
 8003852:	bf0c      	ite	eq
 8003854:	2301      	moveq	r3, #1
 8003856:	2300      	movne	r3, #0
 8003858:	b2db      	uxtb	r3, r3
 800385a:	461a      	mov	r2, r3
 800385c:	79fb      	ldrb	r3, [r7, #7]
 800385e:	429a      	cmp	r2, r3
 8003860:	d093      	beq.n	800378a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	3710      	adds	r7, #16
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
 8003878:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800387a:	e071      	b.n	8003960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003886:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800388a:	d123      	bne.n	80038d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800389a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80038a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2220      	movs	r2, #32
 80038b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c0:	f043 0204 	orr.w	r2, r3, #4
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e067      	b.n	80039a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038da:	d041      	beq.n	8003960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038dc:	f7fe fab4 	bl	8001e48 <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d302      	bcc.n	80038f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d136      	bne.n	8003960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	0c1b      	lsrs	r3, r3, #16
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d10c      	bne.n	8003916 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	43da      	mvns	r2, r3
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	4013      	ands	r3, r2
 8003908:	b29b      	uxth	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	bf14      	ite	ne
 800390e:	2301      	movne	r3, #1
 8003910:	2300      	moveq	r3, #0
 8003912:	b2db      	uxtb	r3, r3
 8003914:	e00b      	b.n	800392e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	699b      	ldr	r3, [r3, #24]
 800391c:	43da      	mvns	r2, r3
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	4013      	ands	r3, r2
 8003922:	b29b      	uxth	r3, r3
 8003924:	2b00      	cmp	r3, #0
 8003926:	bf14      	ite	ne
 8003928:	2301      	movne	r3, #1
 800392a:	2300      	moveq	r3, #0
 800392c:	b2db      	uxtb	r3, r3
 800392e:	2b00      	cmp	r3, #0
 8003930:	d016      	beq.n	8003960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2220      	movs	r2, #32
 800393c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394c:	f043 0220 	orr.w	r2, r3, #32
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e021      	b.n	80039a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	0c1b      	lsrs	r3, r3, #16
 8003964:	b2db      	uxtb	r3, r3
 8003966:	2b01      	cmp	r3, #1
 8003968:	d10c      	bne.n	8003984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	695b      	ldr	r3, [r3, #20]
 8003970:	43da      	mvns	r2, r3
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	4013      	ands	r3, r2
 8003976:	b29b      	uxth	r3, r3
 8003978:	2b00      	cmp	r3, #0
 800397a:	bf14      	ite	ne
 800397c:	2301      	movne	r3, #1
 800397e:	2300      	moveq	r3, #0
 8003980:	b2db      	uxtb	r3, r3
 8003982:	e00b      	b.n	800399c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	43da      	mvns	r2, r3
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	4013      	ands	r3, r2
 8003990:	b29b      	uxth	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	bf14      	ite	ne
 8003996:	2301      	movne	r3, #1
 8003998:	2300      	moveq	r3, #0
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b00      	cmp	r3, #0
 800399e:	f47f af6d 	bne.w	800387c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3710      	adds	r7, #16
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039b8:	e034      	b.n	8003a24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f000 f886 	bl	8003acc <I2C_IsAcknowledgeFailed>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d001      	beq.n	80039ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e034      	b.n	8003a34 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039d0:	d028      	beq.n	8003a24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039d2:	f7fe fa39 	bl	8001e48 <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	68ba      	ldr	r2, [r7, #8]
 80039de:	429a      	cmp	r2, r3
 80039e0:	d302      	bcc.n	80039e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d11d      	bne.n	8003a24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039f2:	2b80      	cmp	r3, #128	@ 0x80
 80039f4:	d016      	beq.n	8003a24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2200      	movs	r2, #0
 80039fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2220      	movs	r2, #32
 8003a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a10:	f043 0220 	orr.w	r2, r3, #32
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e007      	b.n	8003a34 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a2e:	2b80      	cmp	r3, #128	@ 0x80
 8003a30:	d1c3      	bne.n	80039ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a48:	e034      	b.n	8003ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a4a:	68f8      	ldr	r0, [r7, #12]
 8003a4c:	f000 f83e 	bl	8003acc <I2C_IsAcknowledgeFailed>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e034      	b.n	8003ac4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a60:	d028      	beq.n	8003ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a62:	f7fe f9f1 	bl	8001e48 <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	68ba      	ldr	r2, [r7, #8]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d302      	bcc.n	8003a78 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d11d      	bne.n	8003ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	f003 0304 	and.w	r3, r3, #4
 8003a82:	2b04      	cmp	r3, #4
 8003a84:	d016      	beq.n	8003ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2220      	movs	r2, #32
 8003a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa0:	f043 0220 	orr.w	r2, r3, #32
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e007      	b.n	8003ac4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	f003 0304 	and.w	r3, r3, #4
 8003abe:	2b04      	cmp	r3, #4
 8003ac0:	d1c3      	bne.n	8003a4a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3710      	adds	r7, #16
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	695b      	ldr	r3, [r3, #20]
 8003ada:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ade:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ae2:	d11b      	bne.n	8003b1c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003aec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2220      	movs	r2, #32
 8003af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b08:	f043 0204 	orr.w	r2, r3, #4
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e000      	b.n	8003b1e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	370c      	adds	r7, #12
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
	...

08003b2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b086      	sub	sp, #24
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d101      	bne.n	8003b3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e267      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d075      	beq.n	8003c36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b4a:	4b88      	ldr	r3, [pc, #544]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f003 030c 	and.w	r3, r3, #12
 8003b52:	2b04      	cmp	r3, #4
 8003b54:	d00c      	beq.n	8003b70 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b56:	4b85      	ldr	r3, [pc, #532]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b5e:	2b08      	cmp	r3, #8
 8003b60:	d112      	bne.n	8003b88 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b62:	4b82      	ldr	r3, [pc, #520]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b6e:	d10b      	bne.n	8003b88 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b70:	4b7e      	ldr	r3, [pc, #504]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d05b      	beq.n	8003c34 <HAL_RCC_OscConfig+0x108>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d157      	bne.n	8003c34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e242      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b90:	d106      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x74>
 8003b92:	4b76      	ldr	r3, [pc, #472]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a75      	ldr	r2, [pc, #468]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003b98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b9c:	6013      	str	r3, [r2, #0]
 8003b9e:	e01d      	b.n	8003bdc <HAL_RCC_OscConfig+0xb0>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ba8:	d10c      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x98>
 8003baa:	4b70      	ldr	r3, [pc, #448]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a6f      	ldr	r2, [pc, #444]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003bb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	4b6d      	ldr	r3, [pc, #436]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a6c      	ldr	r2, [pc, #432]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003bbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bc0:	6013      	str	r3, [r2, #0]
 8003bc2:	e00b      	b.n	8003bdc <HAL_RCC_OscConfig+0xb0>
 8003bc4:	4b69      	ldr	r3, [pc, #420]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a68      	ldr	r2, [pc, #416]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003bca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bce:	6013      	str	r3, [r2, #0]
 8003bd0:	4b66      	ldr	r3, [pc, #408]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a65      	ldr	r2, [pc, #404]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003bd6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d013      	beq.n	8003c0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be4:	f7fe f930 	bl	8001e48 <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bea:	e008      	b.n	8003bfe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bec:	f7fe f92c 	bl	8001e48 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b64      	cmp	r3, #100	@ 0x64
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e207      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bfe:	4b5b      	ldr	r3, [pc, #364]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d0f0      	beq.n	8003bec <HAL_RCC_OscConfig+0xc0>
 8003c0a:	e014      	b.n	8003c36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c0c:	f7fe f91c 	bl	8001e48 <HAL_GetTick>
 8003c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c12:	e008      	b.n	8003c26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c14:	f7fe f918 	bl	8001e48 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b64      	cmp	r3, #100	@ 0x64
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e1f3      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c26:	4b51      	ldr	r3, [pc, #324]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1f0      	bne.n	8003c14 <HAL_RCC_OscConfig+0xe8>
 8003c32:	e000      	b.n	8003c36 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d063      	beq.n	8003d0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c42:	4b4a      	ldr	r3, [pc, #296]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f003 030c 	and.w	r3, r3, #12
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00b      	beq.n	8003c66 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c4e:	4b47      	ldr	r3, [pc, #284]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c56:	2b08      	cmp	r3, #8
 8003c58:	d11c      	bne.n	8003c94 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c5a:	4b44      	ldr	r3, [pc, #272]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d116      	bne.n	8003c94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c66:	4b41      	ldr	r3, [pc, #260]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0302 	and.w	r3, r3, #2
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d005      	beq.n	8003c7e <HAL_RCC_OscConfig+0x152>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d001      	beq.n	8003c7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e1c7      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c7e:	4b3b      	ldr	r3, [pc, #236]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	691b      	ldr	r3, [r3, #16]
 8003c8a:	00db      	lsls	r3, r3, #3
 8003c8c:	4937      	ldr	r1, [pc, #220]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c92:	e03a      	b.n	8003d0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d020      	beq.n	8003cde <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c9c:	4b34      	ldr	r3, [pc, #208]	@ (8003d70 <HAL_RCC_OscConfig+0x244>)
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca2:	f7fe f8d1 	bl	8001e48 <HAL_GetTick>
 8003ca6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ca8:	e008      	b.n	8003cbc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003caa:	f7fe f8cd 	bl	8001e48 <HAL_GetTick>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	1ad3      	subs	r3, r2, r3
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d901      	bls.n	8003cbc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003cb8:	2303      	movs	r3, #3
 8003cba:	e1a8      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cbc:	4b2b      	ldr	r3, [pc, #172]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0302 	and.w	r3, r3, #2
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d0f0      	beq.n	8003caa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cc8:	4b28      	ldr	r3, [pc, #160]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	691b      	ldr	r3, [r3, #16]
 8003cd4:	00db      	lsls	r3, r3, #3
 8003cd6:	4925      	ldr	r1, [pc, #148]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	600b      	str	r3, [r1, #0]
 8003cdc:	e015      	b.n	8003d0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cde:	4b24      	ldr	r3, [pc, #144]	@ (8003d70 <HAL_RCC_OscConfig+0x244>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce4:	f7fe f8b0 	bl	8001e48 <HAL_GetTick>
 8003ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cea:	e008      	b.n	8003cfe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cec:	f7fe f8ac 	bl	8001e48 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e187      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cfe:	4b1b      	ldr	r3, [pc, #108]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0302 	and.w	r3, r3, #2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d1f0      	bne.n	8003cec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 0308 	and.w	r3, r3, #8
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d036      	beq.n	8003d84 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	695b      	ldr	r3, [r3, #20]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d016      	beq.n	8003d4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d1e:	4b15      	ldr	r3, [pc, #84]	@ (8003d74 <HAL_RCC_OscConfig+0x248>)
 8003d20:	2201      	movs	r2, #1
 8003d22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d24:	f7fe f890 	bl	8001e48 <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d2a:	e008      	b.n	8003d3e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d2c:	f7fe f88c 	bl	8001e48 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e167      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d3e:	4b0b      	ldr	r3, [pc, #44]	@ (8003d6c <HAL_RCC_OscConfig+0x240>)
 8003d40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d42:	f003 0302 	and.w	r3, r3, #2
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d0f0      	beq.n	8003d2c <HAL_RCC_OscConfig+0x200>
 8003d4a:	e01b      	b.n	8003d84 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d4c:	4b09      	ldr	r3, [pc, #36]	@ (8003d74 <HAL_RCC_OscConfig+0x248>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d52:	f7fe f879 	bl	8001e48 <HAL_GetTick>
 8003d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d58:	e00e      	b.n	8003d78 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d5a:	f7fe f875 	bl	8001e48 <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d907      	bls.n	8003d78 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e150      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
 8003d6c:	40023800 	.word	0x40023800
 8003d70:	42470000 	.word	0x42470000
 8003d74:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d78:	4b88      	ldr	r3, [pc, #544]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003d7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d1ea      	bne.n	8003d5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0304 	and.w	r3, r3, #4
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f000 8097 	beq.w	8003ec0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d92:	2300      	movs	r3, #0
 8003d94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d96:	4b81      	ldr	r3, [pc, #516]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d10f      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003da2:	2300      	movs	r3, #0
 8003da4:	60bb      	str	r3, [r7, #8]
 8003da6:	4b7d      	ldr	r3, [pc, #500]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003daa:	4a7c      	ldr	r2, [pc, #496]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003dac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003db2:	4b7a      	ldr	r3, [pc, #488]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dba:	60bb      	str	r3, [r7, #8]
 8003dbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dc2:	4b77      	ldr	r3, [pc, #476]	@ (8003fa0 <HAL_RCC_OscConfig+0x474>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d118      	bne.n	8003e00 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dce:	4b74      	ldr	r3, [pc, #464]	@ (8003fa0 <HAL_RCC_OscConfig+0x474>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a73      	ldr	r2, [pc, #460]	@ (8003fa0 <HAL_RCC_OscConfig+0x474>)
 8003dd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dda:	f7fe f835 	bl	8001e48 <HAL_GetTick>
 8003dde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003de0:	e008      	b.n	8003df4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003de2:	f7fe f831 	bl	8001e48 <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d901      	bls.n	8003df4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e10c      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003df4:	4b6a      	ldr	r3, [pc, #424]	@ (8003fa0 <HAL_RCC_OscConfig+0x474>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d0f0      	beq.n	8003de2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d106      	bne.n	8003e16 <HAL_RCC_OscConfig+0x2ea>
 8003e08:	4b64      	ldr	r3, [pc, #400]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e0c:	4a63      	ldr	r2, [pc, #396]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003e0e:	f043 0301 	orr.w	r3, r3, #1
 8003e12:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e14:	e01c      	b.n	8003e50 <HAL_RCC_OscConfig+0x324>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	2b05      	cmp	r3, #5
 8003e1c:	d10c      	bne.n	8003e38 <HAL_RCC_OscConfig+0x30c>
 8003e1e:	4b5f      	ldr	r3, [pc, #380]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e22:	4a5e      	ldr	r2, [pc, #376]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003e24:	f043 0304 	orr.w	r3, r3, #4
 8003e28:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e2a:	4b5c      	ldr	r3, [pc, #368]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e2e:	4a5b      	ldr	r2, [pc, #364]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003e30:	f043 0301 	orr.w	r3, r3, #1
 8003e34:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e36:	e00b      	b.n	8003e50 <HAL_RCC_OscConfig+0x324>
 8003e38:	4b58      	ldr	r3, [pc, #352]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003e3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e3c:	4a57      	ldr	r2, [pc, #348]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003e3e:	f023 0301 	bic.w	r3, r3, #1
 8003e42:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e44:	4b55      	ldr	r3, [pc, #340]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003e46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e48:	4a54      	ldr	r2, [pc, #336]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003e4a:	f023 0304 	bic.w	r3, r3, #4
 8003e4e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d015      	beq.n	8003e84 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e58:	f7fd fff6 	bl	8001e48 <HAL_GetTick>
 8003e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e5e:	e00a      	b.n	8003e76 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e60:	f7fd fff2 	bl	8001e48 <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d901      	bls.n	8003e76 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e0cb      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e76:	4b49      	ldr	r3, [pc, #292]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003e78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d0ee      	beq.n	8003e60 <HAL_RCC_OscConfig+0x334>
 8003e82:	e014      	b.n	8003eae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e84:	f7fd ffe0 	bl	8001e48 <HAL_GetTick>
 8003e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e8a:	e00a      	b.n	8003ea2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e8c:	f7fd ffdc 	bl	8001e48 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e0b5      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ea2:	4b3e      	ldr	r3, [pc, #248]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003ea4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1ee      	bne.n	8003e8c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003eae:	7dfb      	ldrb	r3, [r7, #23]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d105      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eb4:	4b39      	ldr	r3, [pc, #228]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb8:	4a38      	ldr	r2, [pc, #224]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003eba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ebe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	699b      	ldr	r3, [r3, #24]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f000 80a1 	beq.w	800400c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003eca:	4b34      	ldr	r3, [pc, #208]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 030c 	and.w	r3, r3, #12
 8003ed2:	2b08      	cmp	r3, #8
 8003ed4:	d05c      	beq.n	8003f90 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	699b      	ldr	r3, [r3, #24]
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d141      	bne.n	8003f62 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ede:	4b31      	ldr	r3, [pc, #196]	@ (8003fa4 <HAL_RCC_OscConfig+0x478>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ee4:	f7fd ffb0 	bl	8001e48 <HAL_GetTick>
 8003ee8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eea:	e008      	b.n	8003efe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eec:	f7fd ffac 	bl	8001e48 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d901      	bls.n	8003efe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e087      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003efe:	4b27      	ldr	r3, [pc, #156]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d1f0      	bne.n	8003eec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	69da      	ldr	r2, [r3, #28]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a1b      	ldr	r3, [r3, #32]
 8003f12:	431a      	orrs	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f18:	019b      	lsls	r3, r3, #6
 8003f1a:	431a      	orrs	r2, r3
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f20:	085b      	lsrs	r3, r3, #1
 8003f22:	3b01      	subs	r3, #1
 8003f24:	041b      	lsls	r3, r3, #16
 8003f26:	431a      	orrs	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f2c:	061b      	lsls	r3, r3, #24
 8003f2e:	491b      	ldr	r1, [pc, #108]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f34:	4b1b      	ldr	r3, [pc, #108]	@ (8003fa4 <HAL_RCC_OscConfig+0x478>)
 8003f36:	2201      	movs	r2, #1
 8003f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f3a:	f7fd ff85 	bl	8001e48 <HAL_GetTick>
 8003f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f40:	e008      	b.n	8003f54 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f42:	f7fd ff81 	bl	8001e48 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e05c      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f54:	4b11      	ldr	r3, [pc, #68]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0f0      	beq.n	8003f42 <HAL_RCC_OscConfig+0x416>
 8003f60:	e054      	b.n	800400c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f62:	4b10      	ldr	r3, [pc, #64]	@ (8003fa4 <HAL_RCC_OscConfig+0x478>)
 8003f64:	2200      	movs	r2, #0
 8003f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f68:	f7fd ff6e 	bl	8001e48 <HAL_GetTick>
 8003f6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f6e:	e008      	b.n	8003f82 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f70:	f7fd ff6a 	bl	8001e48 <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e045      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f82:	4b06      	ldr	r3, [pc, #24]	@ (8003f9c <HAL_RCC_OscConfig+0x470>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1f0      	bne.n	8003f70 <HAL_RCC_OscConfig+0x444>
 8003f8e:	e03d      	b.n	800400c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d107      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e038      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
 8003f9c:	40023800 	.word	0x40023800
 8003fa0:	40007000 	.word	0x40007000
 8003fa4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fa8:	4b1b      	ldr	r3, [pc, #108]	@ (8004018 <HAL_RCC_OscConfig+0x4ec>)
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	699b      	ldr	r3, [r3, #24]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d028      	beq.n	8004008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d121      	bne.n	8004008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d11a      	bne.n	8004008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fd2:	68fa      	ldr	r2, [r7, #12]
 8003fd4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003fd8:	4013      	ands	r3, r2
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003fde:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d111      	bne.n	8004008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fee:	085b      	lsrs	r3, r3, #1
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d107      	bne.n	8004008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004002:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004004:	429a      	cmp	r2, r3
 8004006:	d001      	beq.n	800400c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e000      	b.n	800400e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3718      	adds	r7, #24
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	40023800 	.word	0x40023800

0800401c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
 8004024:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d101      	bne.n	8004030 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e0cc      	b.n	80041ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004030:	4b68      	ldr	r3, [pc, #416]	@ (80041d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0307 	and.w	r3, r3, #7
 8004038:	683a      	ldr	r2, [r7, #0]
 800403a:	429a      	cmp	r2, r3
 800403c:	d90c      	bls.n	8004058 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800403e:	4b65      	ldr	r3, [pc, #404]	@ (80041d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004040:	683a      	ldr	r2, [r7, #0]
 8004042:	b2d2      	uxtb	r2, r2
 8004044:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004046:	4b63      	ldr	r3, [pc, #396]	@ (80041d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0307 	and.w	r3, r3, #7
 800404e:	683a      	ldr	r2, [r7, #0]
 8004050:	429a      	cmp	r2, r3
 8004052:	d001      	beq.n	8004058 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e0b8      	b.n	80041ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0302 	and.w	r3, r3, #2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d020      	beq.n	80040a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0304 	and.w	r3, r3, #4
 800406c:	2b00      	cmp	r3, #0
 800406e:	d005      	beq.n	800407c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004070:	4b59      	ldr	r3, [pc, #356]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	4a58      	ldr	r2, [pc, #352]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004076:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800407a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0308 	and.w	r3, r3, #8
 8004084:	2b00      	cmp	r3, #0
 8004086:	d005      	beq.n	8004094 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004088:	4b53      	ldr	r3, [pc, #332]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	4a52      	ldr	r2, [pc, #328]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 800408e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004092:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004094:	4b50      	ldr	r3, [pc, #320]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	494d      	ldr	r1, [pc, #308]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 80040a2:	4313      	orrs	r3, r2
 80040a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0301 	and.w	r3, r3, #1
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d044      	beq.n	800413c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d107      	bne.n	80040ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ba:	4b47      	ldr	r3, [pc, #284]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d119      	bne.n	80040fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e07f      	b.n	80041ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d003      	beq.n	80040da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040d6:	2b03      	cmp	r3, #3
 80040d8:	d107      	bne.n	80040ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040da:	4b3f      	ldr	r3, [pc, #252]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d109      	bne.n	80040fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e06f      	b.n	80041ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040ea:	4b3b      	ldr	r3, [pc, #236]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0302 	and.w	r3, r3, #2
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e067      	b.n	80041ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040fa:	4b37      	ldr	r3, [pc, #220]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f023 0203 	bic.w	r2, r3, #3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	4934      	ldr	r1, [pc, #208]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004108:	4313      	orrs	r3, r2
 800410a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800410c:	f7fd fe9c 	bl	8001e48 <HAL_GetTick>
 8004110:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004112:	e00a      	b.n	800412a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004114:	f7fd fe98 	bl	8001e48 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004122:	4293      	cmp	r3, r2
 8004124:	d901      	bls.n	800412a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e04f      	b.n	80041ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800412a:	4b2b      	ldr	r3, [pc, #172]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 020c 	and.w	r2, r3, #12
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	429a      	cmp	r2, r3
 800413a:	d1eb      	bne.n	8004114 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800413c:	4b25      	ldr	r3, [pc, #148]	@ (80041d4 <HAL_RCC_ClockConfig+0x1b8>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0307 	and.w	r3, r3, #7
 8004144:	683a      	ldr	r2, [r7, #0]
 8004146:	429a      	cmp	r2, r3
 8004148:	d20c      	bcs.n	8004164 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800414a:	4b22      	ldr	r3, [pc, #136]	@ (80041d4 <HAL_RCC_ClockConfig+0x1b8>)
 800414c:	683a      	ldr	r2, [r7, #0]
 800414e:	b2d2      	uxtb	r2, r2
 8004150:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004152:	4b20      	ldr	r3, [pc, #128]	@ (80041d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0307 	and.w	r3, r3, #7
 800415a:	683a      	ldr	r2, [r7, #0]
 800415c:	429a      	cmp	r2, r3
 800415e:	d001      	beq.n	8004164 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e032      	b.n	80041ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0304 	and.w	r3, r3, #4
 800416c:	2b00      	cmp	r3, #0
 800416e:	d008      	beq.n	8004182 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004170:	4b19      	ldr	r3, [pc, #100]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	4916      	ldr	r1, [pc, #88]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 800417e:	4313      	orrs	r3, r2
 8004180:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0308 	and.w	r3, r3, #8
 800418a:	2b00      	cmp	r3, #0
 800418c:	d009      	beq.n	80041a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800418e:	4b12      	ldr	r3, [pc, #72]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	691b      	ldr	r3, [r3, #16]
 800419a:	00db      	lsls	r3, r3, #3
 800419c:	490e      	ldr	r1, [pc, #56]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 800419e:	4313      	orrs	r3, r2
 80041a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041a2:	f000 f821 	bl	80041e8 <HAL_RCC_GetSysClockFreq>
 80041a6:	4602      	mov	r2, r0
 80041a8:	4b0b      	ldr	r3, [pc, #44]	@ (80041d8 <HAL_RCC_ClockConfig+0x1bc>)
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	091b      	lsrs	r3, r3, #4
 80041ae:	f003 030f 	and.w	r3, r3, #15
 80041b2:	490a      	ldr	r1, [pc, #40]	@ (80041dc <HAL_RCC_ClockConfig+0x1c0>)
 80041b4:	5ccb      	ldrb	r3, [r1, r3]
 80041b6:	fa22 f303 	lsr.w	r3, r2, r3
 80041ba:	4a09      	ldr	r2, [pc, #36]	@ (80041e0 <HAL_RCC_ClockConfig+0x1c4>)
 80041bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80041be:	4b09      	ldr	r3, [pc, #36]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c8>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7fd fdfc 	bl	8001dc0 <HAL_InitTick>

  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3710      	adds	r7, #16
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	40023c00 	.word	0x40023c00
 80041d8:	40023800 	.word	0x40023800
 80041dc:	08005314 	.word	0x08005314
 80041e0:	20000010 	.word	0x20000010
 80041e4:	20000014 	.word	0x20000014

080041e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041ec:	b094      	sub	sp, #80	@ 0x50
 80041ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80041f0:	2300      	movs	r3, #0
 80041f2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80041f8:	2300      	movs	r3, #0
 80041fa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80041fc:	2300      	movs	r3, #0
 80041fe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004200:	4b79      	ldr	r3, [pc, #484]	@ (80043e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f003 030c 	and.w	r3, r3, #12
 8004208:	2b08      	cmp	r3, #8
 800420a:	d00d      	beq.n	8004228 <HAL_RCC_GetSysClockFreq+0x40>
 800420c:	2b08      	cmp	r3, #8
 800420e:	f200 80e1 	bhi.w	80043d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004212:	2b00      	cmp	r3, #0
 8004214:	d002      	beq.n	800421c <HAL_RCC_GetSysClockFreq+0x34>
 8004216:	2b04      	cmp	r3, #4
 8004218:	d003      	beq.n	8004222 <HAL_RCC_GetSysClockFreq+0x3a>
 800421a:	e0db      	b.n	80043d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800421c:	4b73      	ldr	r3, [pc, #460]	@ (80043ec <HAL_RCC_GetSysClockFreq+0x204>)
 800421e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004220:	e0db      	b.n	80043da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004222:	4b73      	ldr	r3, [pc, #460]	@ (80043f0 <HAL_RCC_GetSysClockFreq+0x208>)
 8004224:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004226:	e0d8      	b.n	80043da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004228:	4b6f      	ldr	r3, [pc, #444]	@ (80043e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004230:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004232:	4b6d      	ldr	r3, [pc, #436]	@ (80043e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d063      	beq.n	8004306 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800423e:	4b6a      	ldr	r3, [pc, #424]	@ (80043e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	099b      	lsrs	r3, r3, #6
 8004244:	2200      	movs	r2, #0
 8004246:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004248:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800424a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800424c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004250:	633b      	str	r3, [r7, #48]	@ 0x30
 8004252:	2300      	movs	r3, #0
 8004254:	637b      	str	r3, [r7, #52]	@ 0x34
 8004256:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800425a:	4622      	mov	r2, r4
 800425c:	462b      	mov	r3, r5
 800425e:	f04f 0000 	mov.w	r0, #0
 8004262:	f04f 0100 	mov.w	r1, #0
 8004266:	0159      	lsls	r1, r3, #5
 8004268:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800426c:	0150      	lsls	r0, r2, #5
 800426e:	4602      	mov	r2, r0
 8004270:	460b      	mov	r3, r1
 8004272:	4621      	mov	r1, r4
 8004274:	1a51      	subs	r1, r2, r1
 8004276:	6139      	str	r1, [r7, #16]
 8004278:	4629      	mov	r1, r5
 800427a:	eb63 0301 	sbc.w	r3, r3, r1
 800427e:	617b      	str	r3, [r7, #20]
 8004280:	f04f 0200 	mov.w	r2, #0
 8004284:	f04f 0300 	mov.w	r3, #0
 8004288:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800428c:	4659      	mov	r1, fp
 800428e:	018b      	lsls	r3, r1, #6
 8004290:	4651      	mov	r1, sl
 8004292:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004296:	4651      	mov	r1, sl
 8004298:	018a      	lsls	r2, r1, #6
 800429a:	4651      	mov	r1, sl
 800429c:	ebb2 0801 	subs.w	r8, r2, r1
 80042a0:	4659      	mov	r1, fp
 80042a2:	eb63 0901 	sbc.w	r9, r3, r1
 80042a6:	f04f 0200 	mov.w	r2, #0
 80042aa:	f04f 0300 	mov.w	r3, #0
 80042ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80042b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80042b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80042ba:	4690      	mov	r8, r2
 80042bc:	4699      	mov	r9, r3
 80042be:	4623      	mov	r3, r4
 80042c0:	eb18 0303 	adds.w	r3, r8, r3
 80042c4:	60bb      	str	r3, [r7, #8]
 80042c6:	462b      	mov	r3, r5
 80042c8:	eb49 0303 	adc.w	r3, r9, r3
 80042cc:	60fb      	str	r3, [r7, #12]
 80042ce:	f04f 0200 	mov.w	r2, #0
 80042d2:	f04f 0300 	mov.w	r3, #0
 80042d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80042da:	4629      	mov	r1, r5
 80042dc:	024b      	lsls	r3, r1, #9
 80042de:	4621      	mov	r1, r4
 80042e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80042e4:	4621      	mov	r1, r4
 80042e6:	024a      	lsls	r2, r1, #9
 80042e8:	4610      	mov	r0, r2
 80042ea:	4619      	mov	r1, r3
 80042ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042ee:	2200      	movs	r2, #0
 80042f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042f8:	f7fb ffc2 	bl	8000280 <__aeabi_uldivmod>
 80042fc:	4602      	mov	r2, r0
 80042fe:	460b      	mov	r3, r1
 8004300:	4613      	mov	r3, r2
 8004302:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004304:	e058      	b.n	80043b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004306:	4b38      	ldr	r3, [pc, #224]	@ (80043e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	099b      	lsrs	r3, r3, #6
 800430c:	2200      	movs	r2, #0
 800430e:	4618      	mov	r0, r3
 8004310:	4611      	mov	r1, r2
 8004312:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004316:	623b      	str	r3, [r7, #32]
 8004318:	2300      	movs	r3, #0
 800431a:	627b      	str	r3, [r7, #36]	@ 0x24
 800431c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004320:	4642      	mov	r2, r8
 8004322:	464b      	mov	r3, r9
 8004324:	f04f 0000 	mov.w	r0, #0
 8004328:	f04f 0100 	mov.w	r1, #0
 800432c:	0159      	lsls	r1, r3, #5
 800432e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004332:	0150      	lsls	r0, r2, #5
 8004334:	4602      	mov	r2, r0
 8004336:	460b      	mov	r3, r1
 8004338:	4641      	mov	r1, r8
 800433a:	ebb2 0a01 	subs.w	sl, r2, r1
 800433e:	4649      	mov	r1, r9
 8004340:	eb63 0b01 	sbc.w	fp, r3, r1
 8004344:	f04f 0200 	mov.w	r2, #0
 8004348:	f04f 0300 	mov.w	r3, #0
 800434c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004350:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004354:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004358:	ebb2 040a 	subs.w	r4, r2, sl
 800435c:	eb63 050b 	sbc.w	r5, r3, fp
 8004360:	f04f 0200 	mov.w	r2, #0
 8004364:	f04f 0300 	mov.w	r3, #0
 8004368:	00eb      	lsls	r3, r5, #3
 800436a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800436e:	00e2      	lsls	r2, r4, #3
 8004370:	4614      	mov	r4, r2
 8004372:	461d      	mov	r5, r3
 8004374:	4643      	mov	r3, r8
 8004376:	18e3      	adds	r3, r4, r3
 8004378:	603b      	str	r3, [r7, #0]
 800437a:	464b      	mov	r3, r9
 800437c:	eb45 0303 	adc.w	r3, r5, r3
 8004380:	607b      	str	r3, [r7, #4]
 8004382:	f04f 0200 	mov.w	r2, #0
 8004386:	f04f 0300 	mov.w	r3, #0
 800438a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800438e:	4629      	mov	r1, r5
 8004390:	028b      	lsls	r3, r1, #10
 8004392:	4621      	mov	r1, r4
 8004394:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004398:	4621      	mov	r1, r4
 800439a:	028a      	lsls	r2, r1, #10
 800439c:	4610      	mov	r0, r2
 800439e:	4619      	mov	r1, r3
 80043a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043a2:	2200      	movs	r2, #0
 80043a4:	61bb      	str	r3, [r7, #24]
 80043a6:	61fa      	str	r2, [r7, #28]
 80043a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043ac:	f7fb ff68 	bl	8000280 <__aeabi_uldivmod>
 80043b0:	4602      	mov	r2, r0
 80043b2:	460b      	mov	r3, r1
 80043b4:	4613      	mov	r3, r2
 80043b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80043b8:	4b0b      	ldr	r3, [pc, #44]	@ (80043e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	0c1b      	lsrs	r3, r3, #16
 80043be:	f003 0303 	and.w	r3, r3, #3
 80043c2:	3301      	adds	r3, #1
 80043c4:	005b      	lsls	r3, r3, #1
 80043c6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80043c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043d2:	e002      	b.n	80043da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043d4:	4b05      	ldr	r3, [pc, #20]	@ (80043ec <HAL_RCC_GetSysClockFreq+0x204>)
 80043d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3750      	adds	r7, #80	@ 0x50
 80043e0:	46bd      	mov	sp, r7
 80043e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043e6:	bf00      	nop
 80043e8:	40023800 	.word	0x40023800
 80043ec:	00f42400 	.word	0x00f42400
 80043f0:	007a1200 	.word	0x007a1200

080043f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043f4:	b480      	push	{r7}
 80043f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043f8:	4b03      	ldr	r3, [pc, #12]	@ (8004408 <HAL_RCC_GetHCLKFreq+0x14>)
 80043fa:	681b      	ldr	r3, [r3, #0]
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	20000010 	.word	0x20000010

0800440c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004410:	f7ff fff0 	bl	80043f4 <HAL_RCC_GetHCLKFreq>
 8004414:	4602      	mov	r2, r0
 8004416:	4b05      	ldr	r3, [pc, #20]	@ (800442c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	0a9b      	lsrs	r3, r3, #10
 800441c:	f003 0307 	and.w	r3, r3, #7
 8004420:	4903      	ldr	r1, [pc, #12]	@ (8004430 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004422:	5ccb      	ldrb	r3, [r1, r3]
 8004424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004428:	4618      	mov	r0, r3
 800442a:	bd80      	pop	{r7, pc}
 800442c:	40023800 	.word	0x40023800
 8004430:	08005324 	.word	0x08005324

08004434 <sniprintf>:
 8004434:	b40c      	push	{r2, r3}
 8004436:	b530      	push	{r4, r5, lr}
 8004438:	4b18      	ldr	r3, [pc, #96]	@ (800449c <sniprintf+0x68>)
 800443a:	1e0c      	subs	r4, r1, #0
 800443c:	681d      	ldr	r5, [r3, #0]
 800443e:	b09d      	sub	sp, #116	@ 0x74
 8004440:	da08      	bge.n	8004454 <sniprintf+0x20>
 8004442:	238b      	movs	r3, #139	@ 0x8b
 8004444:	602b      	str	r3, [r5, #0]
 8004446:	f04f 30ff 	mov.w	r0, #4294967295
 800444a:	b01d      	add	sp, #116	@ 0x74
 800444c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004450:	b002      	add	sp, #8
 8004452:	4770      	bx	lr
 8004454:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004458:	f8ad 3014 	strh.w	r3, [sp, #20]
 800445c:	f04f 0300 	mov.w	r3, #0
 8004460:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004462:	bf14      	ite	ne
 8004464:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004468:	4623      	moveq	r3, r4
 800446a:	9304      	str	r3, [sp, #16]
 800446c:	9307      	str	r3, [sp, #28]
 800446e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004472:	9002      	str	r0, [sp, #8]
 8004474:	9006      	str	r0, [sp, #24]
 8004476:	f8ad 3016 	strh.w	r3, [sp, #22]
 800447a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800447c:	ab21      	add	r3, sp, #132	@ 0x84
 800447e:	a902      	add	r1, sp, #8
 8004480:	4628      	mov	r0, r5
 8004482:	9301      	str	r3, [sp, #4]
 8004484:	f000 f9a8 	bl	80047d8 <_svfiprintf_r>
 8004488:	1c43      	adds	r3, r0, #1
 800448a:	bfbc      	itt	lt
 800448c:	238b      	movlt	r3, #139	@ 0x8b
 800448e:	602b      	strlt	r3, [r5, #0]
 8004490:	2c00      	cmp	r4, #0
 8004492:	d0da      	beq.n	800444a <sniprintf+0x16>
 8004494:	9b02      	ldr	r3, [sp, #8]
 8004496:	2200      	movs	r2, #0
 8004498:	701a      	strb	r2, [r3, #0]
 800449a:	e7d6      	b.n	800444a <sniprintf+0x16>
 800449c:	2000001c 	.word	0x2000001c

080044a0 <memset>:
 80044a0:	4402      	add	r2, r0
 80044a2:	4603      	mov	r3, r0
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d100      	bne.n	80044aa <memset+0xa>
 80044a8:	4770      	bx	lr
 80044aa:	f803 1b01 	strb.w	r1, [r3], #1
 80044ae:	e7f9      	b.n	80044a4 <memset+0x4>

080044b0 <strncpy>:
 80044b0:	b510      	push	{r4, lr}
 80044b2:	3901      	subs	r1, #1
 80044b4:	4603      	mov	r3, r0
 80044b6:	b132      	cbz	r2, 80044c6 <strncpy+0x16>
 80044b8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80044bc:	f803 4b01 	strb.w	r4, [r3], #1
 80044c0:	3a01      	subs	r2, #1
 80044c2:	2c00      	cmp	r4, #0
 80044c4:	d1f7      	bne.n	80044b6 <strncpy+0x6>
 80044c6:	441a      	add	r2, r3
 80044c8:	2100      	movs	r1, #0
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d100      	bne.n	80044d0 <strncpy+0x20>
 80044ce:	bd10      	pop	{r4, pc}
 80044d0:	f803 1b01 	strb.w	r1, [r3], #1
 80044d4:	e7f9      	b.n	80044ca <strncpy+0x1a>
	...

080044d8 <__errno>:
 80044d8:	4b01      	ldr	r3, [pc, #4]	@ (80044e0 <__errno+0x8>)
 80044da:	6818      	ldr	r0, [r3, #0]
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	2000001c 	.word	0x2000001c

080044e4 <__libc_init_array>:
 80044e4:	b570      	push	{r4, r5, r6, lr}
 80044e6:	4d0d      	ldr	r5, [pc, #52]	@ (800451c <__libc_init_array+0x38>)
 80044e8:	4c0d      	ldr	r4, [pc, #52]	@ (8004520 <__libc_init_array+0x3c>)
 80044ea:	1b64      	subs	r4, r4, r5
 80044ec:	10a4      	asrs	r4, r4, #2
 80044ee:	2600      	movs	r6, #0
 80044f0:	42a6      	cmp	r6, r4
 80044f2:	d109      	bne.n	8004508 <__libc_init_array+0x24>
 80044f4:	4d0b      	ldr	r5, [pc, #44]	@ (8004524 <__libc_init_array+0x40>)
 80044f6:	4c0c      	ldr	r4, [pc, #48]	@ (8004528 <__libc_init_array+0x44>)
 80044f8:	f000 fc64 	bl	8004dc4 <_init>
 80044fc:	1b64      	subs	r4, r4, r5
 80044fe:	10a4      	asrs	r4, r4, #2
 8004500:	2600      	movs	r6, #0
 8004502:	42a6      	cmp	r6, r4
 8004504:	d105      	bne.n	8004512 <__libc_init_array+0x2e>
 8004506:	bd70      	pop	{r4, r5, r6, pc}
 8004508:	f855 3b04 	ldr.w	r3, [r5], #4
 800450c:	4798      	blx	r3
 800450e:	3601      	adds	r6, #1
 8004510:	e7ee      	b.n	80044f0 <__libc_init_array+0xc>
 8004512:	f855 3b04 	ldr.w	r3, [r5], #4
 8004516:	4798      	blx	r3
 8004518:	3601      	adds	r6, #1
 800451a:	e7f2      	b.n	8004502 <__libc_init_array+0x1e>
 800451c:	080055b4 	.word	0x080055b4
 8004520:	080055b4 	.word	0x080055b4
 8004524:	080055b4 	.word	0x080055b4
 8004528:	080055b8 	.word	0x080055b8

0800452c <__retarget_lock_acquire_recursive>:
 800452c:	4770      	bx	lr

0800452e <__retarget_lock_release_recursive>:
 800452e:	4770      	bx	lr

08004530 <_free_r>:
 8004530:	b538      	push	{r3, r4, r5, lr}
 8004532:	4605      	mov	r5, r0
 8004534:	2900      	cmp	r1, #0
 8004536:	d041      	beq.n	80045bc <_free_r+0x8c>
 8004538:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800453c:	1f0c      	subs	r4, r1, #4
 800453e:	2b00      	cmp	r3, #0
 8004540:	bfb8      	it	lt
 8004542:	18e4      	addlt	r4, r4, r3
 8004544:	f000 f8e0 	bl	8004708 <__malloc_lock>
 8004548:	4a1d      	ldr	r2, [pc, #116]	@ (80045c0 <_free_r+0x90>)
 800454a:	6813      	ldr	r3, [r2, #0]
 800454c:	b933      	cbnz	r3, 800455c <_free_r+0x2c>
 800454e:	6063      	str	r3, [r4, #4]
 8004550:	6014      	str	r4, [r2, #0]
 8004552:	4628      	mov	r0, r5
 8004554:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004558:	f000 b8dc 	b.w	8004714 <__malloc_unlock>
 800455c:	42a3      	cmp	r3, r4
 800455e:	d908      	bls.n	8004572 <_free_r+0x42>
 8004560:	6820      	ldr	r0, [r4, #0]
 8004562:	1821      	adds	r1, r4, r0
 8004564:	428b      	cmp	r3, r1
 8004566:	bf01      	itttt	eq
 8004568:	6819      	ldreq	r1, [r3, #0]
 800456a:	685b      	ldreq	r3, [r3, #4]
 800456c:	1809      	addeq	r1, r1, r0
 800456e:	6021      	streq	r1, [r4, #0]
 8004570:	e7ed      	b.n	800454e <_free_r+0x1e>
 8004572:	461a      	mov	r2, r3
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	b10b      	cbz	r3, 800457c <_free_r+0x4c>
 8004578:	42a3      	cmp	r3, r4
 800457a:	d9fa      	bls.n	8004572 <_free_r+0x42>
 800457c:	6811      	ldr	r1, [r2, #0]
 800457e:	1850      	adds	r0, r2, r1
 8004580:	42a0      	cmp	r0, r4
 8004582:	d10b      	bne.n	800459c <_free_r+0x6c>
 8004584:	6820      	ldr	r0, [r4, #0]
 8004586:	4401      	add	r1, r0
 8004588:	1850      	adds	r0, r2, r1
 800458a:	4283      	cmp	r3, r0
 800458c:	6011      	str	r1, [r2, #0]
 800458e:	d1e0      	bne.n	8004552 <_free_r+0x22>
 8004590:	6818      	ldr	r0, [r3, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	6053      	str	r3, [r2, #4]
 8004596:	4408      	add	r0, r1
 8004598:	6010      	str	r0, [r2, #0]
 800459a:	e7da      	b.n	8004552 <_free_r+0x22>
 800459c:	d902      	bls.n	80045a4 <_free_r+0x74>
 800459e:	230c      	movs	r3, #12
 80045a0:	602b      	str	r3, [r5, #0]
 80045a2:	e7d6      	b.n	8004552 <_free_r+0x22>
 80045a4:	6820      	ldr	r0, [r4, #0]
 80045a6:	1821      	adds	r1, r4, r0
 80045a8:	428b      	cmp	r3, r1
 80045aa:	bf04      	itt	eq
 80045ac:	6819      	ldreq	r1, [r3, #0]
 80045ae:	685b      	ldreq	r3, [r3, #4]
 80045b0:	6063      	str	r3, [r4, #4]
 80045b2:	bf04      	itt	eq
 80045b4:	1809      	addeq	r1, r1, r0
 80045b6:	6021      	streq	r1, [r4, #0]
 80045b8:	6054      	str	r4, [r2, #4]
 80045ba:	e7ca      	b.n	8004552 <_free_r+0x22>
 80045bc:	bd38      	pop	{r3, r4, r5, pc}
 80045be:	bf00      	nop
 80045c0:	20000354 	.word	0x20000354

080045c4 <sbrk_aligned>:
 80045c4:	b570      	push	{r4, r5, r6, lr}
 80045c6:	4e0f      	ldr	r6, [pc, #60]	@ (8004604 <sbrk_aligned+0x40>)
 80045c8:	460c      	mov	r4, r1
 80045ca:	6831      	ldr	r1, [r6, #0]
 80045cc:	4605      	mov	r5, r0
 80045ce:	b911      	cbnz	r1, 80045d6 <sbrk_aligned+0x12>
 80045d0:	f000 fba4 	bl	8004d1c <_sbrk_r>
 80045d4:	6030      	str	r0, [r6, #0]
 80045d6:	4621      	mov	r1, r4
 80045d8:	4628      	mov	r0, r5
 80045da:	f000 fb9f 	bl	8004d1c <_sbrk_r>
 80045de:	1c43      	adds	r3, r0, #1
 80045e0:	d103      	bne.n	80045ea <sbrk_aligned+0x26>
 80045e2:	f04f 34ff 	mov.w	r4, #4294967295
 80045e6:	4620      	mov	r0, r4
 80045e8:	bd70      	pop	{r4, r5, r6, pc}
 80045ea:	1cc4      	adds	r4, r0, #3
 80045ec:	f024 0403 	bic.w	r4, r4, #3
 80045f0:	42a0      	cmp	r0, r4
 80045f2:	d0f8      	beq.n	80045e6 <sbrk_aligned+0x22>
 80045f4:	1a21      	subs	r1, r4, r0
 80045f6:	4628      	mov	r0, r5
 80045f8:	f000 fb90 	bl	8004d1c <_sbrk_r>
 80045fc:	3001      	adds	r0, #1
 80045fe:	d1f2      	bne.n	80045e6 <sbrk_aligned+0x22>
 8004600:	e7ef      	b.n	80045e2 <sbrk_aligned+0x1e>
 8004602:	bf00      	nop
 8004604:	20000350 	.word	0x20000350

08004608 <_malloc_r>:
 8004608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800460c:	1ccd      	adds	r5, r1, #3
 800460e:	f025 0503 	bic.w	r5, r5, #3
 8004612:	3508      	adds	r5, #8
 8004614:	2d0c      	cmp	r5, #12
 8004616:	bf38      	it	cc
 8004618:	250c      	movcc	r5, #12
 800461a:	2d00      	cmp	r5, #0
 800461c:	4606      	mov	r6, r0
 800461e:	db01      	blt.n	8004624 <_malloc_r+0x1c>
 8004620:	42a9      	cmp	r1, r5
 8004622:	d904      	bls.n	800462e <_malloc_r+0x26>
 8004624:	230c      	movs	r3, #12
 8004626:	6033      	str	r3, [r6, #0]
 8004628:	2000      	movs	r0, #0
 800462a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800462e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004704 <_malloc_r+0xfc>
 8004632:	f000 f869 	bl	8004708 <__malloc_lock>
 8004636:	f8d8 3000 	ldr.w	r3, [r8]
 800463a:	461c      	mov	r4, r3
 800463c:	bb44      	cbnz	r4, 8004690 <_malloc_r+0x88>
 800463e:	4629      	mov	r1, r5
 8004640:	4630      	mov	r0, r6
 8004642:	f7ff ffbf 	bl	80045c4 <sbrk_aligned>
 8004646:	1c43      	adds	r3, r0, #1
 8004648:	4604      	mov	r4, r0
 800464a:	d158      	bne.n	80046fe <_malloc_r+0xf6>
 800464c:	f8d8 4000 	ldr.w	r4, [r8]
 8004650:	4627      	mov	r7, r4
 8004652:	2f00      	cmp	r7, #0
 8004654:	d143      	bne.n	80046de <_malloc_r+0xd6>
 8004656:	2c00      	cmp	r4, #0
 8004658:	d04b      	beq.n	80046f2 <_malloc_r+0xea>
 800465a:	6823      	ldr	r3, [r4, #0]
 800465c:	4639      	mov	r1, r7
 800465e:	4630      	mov	r0, r6
 8004660:	eb04 0903 	add.w	r9, r4, r3
 8004664:	f000 fb5a 	bl	8004d1c <_sbrk_r>
 8004668:	4581      	cmp	r9, r0
 800466a:	d142      	bne.n	80046f2 <_malloc_r+0xea>
 800466c:	6821      	ldr	r1, [r4, #0]
 800466e:	1a6d      	subs	r5, r5, r1
 8004670:	4629      	mov	r1, r5
 8004672:	4630      	mov	r0, r6
 8004674:	f7ff ffa6 	bl	80045c4 <sbrk_aligned>
 8004678:	3001      	adds	r0, #1
 800467a:	d03a      	beq.n	80046f2 <_malloc_r+0xea>
 800467c:	6823      	ldr	r3, [r4, #0]
 800467e:	442b      	add	r3, r5
 8004680:	6023      	str	r3, [r4, #0]
 8004682:	f8d8 3000 	ldr.w	r3, [r8]
 8004686:	685a      	ldr	r2, [r3, #4]
 8004688:	bb62      	cbnz	r2, 80046e4 <_malloc_r+0xdc>
 800468a:	f8c8 7000 	str.w	r7, [r8]
 800468e:	e00f      	b.n	80046b0 <_malloc_r+0xa8>
 8004690:	6822      	ldr	r2, [r4, #0]
 8004692:	1b52      	subs	r2, r2, r5
 8004694:	d420      	bmi.n	80046d8 <_malloc_r+0xd0>
 8004696:	2a0b      	cmp	r2, #11
 8004698:	d917      	bls.n	80046ca <_malloc_r+0xc2>
 800469a:	1961      	adds	r1, r4, r5
 800469c:	42a3      	cmp	r3, r4
 800469e:	6025      	str	r5, [r4, #0]
 80046a0:	bf18      	it	ne
 80046a2:	6059      	strne	r1, [r3, #4]
 80046a4:	6863      	ldr	r3, [r4, #4]
 80046a6:	bf08      	it	eq
 80046a8:	f8c8 1000 	streq.w	r1, [r8]
 80046ac:	5162      	str	r2, [r4, r5]
 80046ae:	604b      	str	r3, [r1, #4]
 80046b0:	4630      	mov	r0, r6
 80046b2:	f000 f82f 	bl	8004714 <__malloc_unlock>
 80046b6:	f104 000b 	add.w	r0, r4, #11
 80046ba:	1d23      	adds	r3, r4, #4
 80046bc:	f020 0007 	bic.w	r0, r0, #7
 80046c0:	1ac2      	subs	r2, r0, r3
 80046c2:	bf1c      	itt	ne
 80046c4:	1a1b      	subne	r3, r3, r0
 80046c6:	50a3      	strne	r3, [r4, r2]
 80046c8:	e7af      	b.n	800462a <_malloc_r+0x22>
 80046ca:	6862      	ldr	r2, [r4, #4]
 80046cc:	42a3      	cmp	r3, r4
 80046ce:	bf0c      	ite	eq
 80046d0:	f8c8 2000 	streq.w	r2, [r8]
 80046d4:	605a      	strne	r2, [r3, #4]
 80046d6:	e7eb      	b.n	80046b0 <_malloc_r+0xa8>
 80046d8:	4623      	mov	r3, r4
 80046da:	6864      	ldr	r4, [r4, #4]
 80046dc:	e7ae      	b.n	800463c <_malloc_r+0x34>
 80046de:	463c      	mov	r4, r7
 80046e0:	687f      	ldr	r7, [r7, #4]
 80046e2:	e7b6      	b.n	8004652 <_malloc_r+0x4a>
 80046e4:	461a      	mov	r2, r3
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	42a3      	cmp	r3, r4
 80046ea:	d1fb      	bne.n	80046e4 <_malloc_r+0xdc>
 80046ec:	2300      	movs	r3, #0
 80046ee:	6053      	str	r3, [r2, #4]
 80046f0:	e7de      	b.n	80046b0 <_malloc_r+0xa8>
 80046f2:	230c      	movs	r3, #12
 80046f4:	6033      	str	r3, [r6, #0]
 80046f6:	4630      	mov	r0, r6
 80046f8:	f000 f80c 	bl	8004714 <__malloc_unlock>
 80046fc:	e794      	b.n	8004628 <_malloc_r+0x20>
 80046fe:	6005      	str	r5, [r0, #0]
 8004700:	e7d6      	b.n	80046b0 <_malloc_r+0xa8>
 8004702:	bf00      	nop
 8004704:	20000354 	.word	0x20000354

08004708 <__malloc_lock>:
 8004708:	4801      	ldr	r0, [pc, #4]	@ (8004710 <__malloc_lock+0x8>)
 800470a:	f7ff bf0f 	b.w	800452c <__retarget_lock_acquire_recursive>
 800470e:	bf00      	nop
 8004710:	2000034c 	.word	0x2000034c

08004714 <__malloc_unlock>:
 8004714:	4801      	ldr	r0, [pc, #4]	@ (800471c <__malloc_unlock+0x8>)
 8004716:	f7ff bf0a 	b.w	800452e <__retarget_lock_release_recursive>
 800471a:	bf00      	nop
 800471c:	2000034c 	.word	0x2000034c

08004720 <__ssputs_r>:
 8004720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004724:	688e      	ldr	r6, [r1, #8]
 8004726:	461f      	mov	r7, r3
 8004728:	42be      	cmp	r6, r7
 800472a:	680b      	ldr	r3, [r1, #0]
 800472c:	4682      	mov	sl, r0
 800472e:	460c      	mov	r4, r1
 8004730:	4690      	mov	r8, r2
 8004732:	d82d      	bhi.n	8004790 <__ssputs_r+0x70>
 8004734:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004738:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800473c:	d026      	beq.n	800478c <__ssputs_r+0x6c>
 800473e:	6965      	ldr	r5, [r4, #20]
 8004740:	6909      	ldr	r1, [r1, #16]
 8004742:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004746:	eba3 0901 	sub.w	r9, r3, r1
 800474a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800474e:	1c7b      	adds	r3, r7, #1
 8004750:	444b      	add	r3, r9
 8004752:	106d      	asrs	r5, r5, #1
 8004754:	429d      	cmp	r5, r3
 8004756:	bf38      	it	cc
 8004758:	461d      	movcc	r5, r3
 800475a:	0553      	lsls	r3, r2, #21
 800475c:	d527      	bpl.n	80047ae <__ssputs_r+0x8e>
 800475e:	4629      	mov	r1, r5
 8004760:	f7ff ff52 	bl	8004608 <_malloc_r>
 8004764:	4606      	mov	r6, r0
 8004766:	b360      	cbz	r0, 80047c2 <__ssputs_r+0xa2>
 8004768:	6921      	ldr	r1, [r4, #16]
 800476a:	464a      	mov	r2, r9
 800476c:	f000 fae6 	bl	8004d3c <memcpy>
 8004770:	89a3      	ldrh	r3, [r4, #12]
 8004772:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004776:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800477a:	81a3      	strh	r3, [r4, #12]
 800477c:	6126      	str	r6, [r4, #16]
 800477e:	6165      	str	r5, [r4, #20]
 8004780:	444e      	add	r6, r9
 8004782:	eba5 0509 	sub.w	r5, r5, r9
 8004786:	6026      	str	r6, [r4, #0]
 8004788:	60a5      	str	r5, [r4, #8]
 800478a:	463e      	mov	r6, r7
 800478c:	42be      	cmp	r6, r7
 800478e:	d900      	bls.n	8004792 <__ssputs_r+0x72>
 8004790:	463e      	mov	r6, r7
 8004792:	6820      	ldr	r0, [r4, #0]
 8004794:	4632      	mov	r2, r6
 8004796:	4641      	mov	r1, r8
 8004798:	f000 faa6 	bl	8004ce8 <memmove>
 800479c:	68a3      	ldr	r3, [r4, #8]
 800479e:	1b9b      	subs	r3, r3, r6
 80047a0:	60a3      	str	r3, [r4, #8]
 80047a2:	6823      	ldr	r3, [r4, #0]
 80047a4:	4433      	add	r3, r6
 80047a6:	6023      	str	r3, [r4, #0]
 80047a8:	2000      	movs	r0, #0
 80047aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047ae:	462a      	mov	r2, r5
 80047b0:	f000 fad2 	bl	8004d58 <_realloc_r>
 80047b4:	4606      	mov	r6, r0
 80047b6:	2800      	cmp	r0, #0
 80047b8:	d1e0      	bne.n	800477c <__ssputs_r+0x5c>
 80047ba:	6921      	ldr	r1, [r4, #16]
 80047bc:	4650      	mov	r0, sl
 80047be:	f7ff feb7 	bl	8004530 <_free_r>
 80047c2:	230c      	movs	r3, #12
 80047c4:	f8ca 3000 	str.w	r3, [sl]
 80047c8:	89a3      	ldrh	r3, [r4, #12]
 80047ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047ce:	81a3      	strh	r3, [r4, #12]
 80047d0:	f04f 30ff 	mov.w	r0, #4294967295
 80047d4:	e7e9      	b.n	80047aa <__ssputs_r+0x8a>
	...

080047d8 <_svfiprintf_r>:
 80047d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047dc:	4698      	mov	r8, r3
 80047de:	898b      	ldrh	r3, [r1, #12]
 80047e0:	061b      	lsls	r3, r3, #24
 80047e2:	b09d      	sub	sp, #116	@ 0x74
 80047e4:	4607      	mov	r7, r0
 80047e6:	460d      	mov	r5, r1
 80047e8:	4614      	mov	r4, r2
 80047ea:	d510      	bpl.n	800480e <_svfiprintf_r+0x36>
 80047ec:	690b      	ldr	r3, [r1, #16]
 80047ee:	b973      	cbnz	r3, 800480e <_svfiprintf_r+0x36>
 80047f0:	2140      	movs	r1, #64	@ 0x40
 80047f2:	f7ff ff09 	bl	8004608 <_malloc_r>
 80047f6:	6028      	str	r0, [r5, #0]
 80047f8:	6128      	str	r0, [r5, #16]
 80047fa:	b930      	cbnz	r0, 800480a <_svfiprintf_r+0x32>
 80047fc:	230c      	movs	r3, #12
 80047fe:	603b      	str	r3, [r7, #0]
 8004800:	f04f 30ff 	mov.w	r0, #4294967295
 8004804:	b01d      	add	sp, #116	@ 0x74
 8004806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800480a:	2340      	movs	r3, #64	@ 0x40
 800480c:	616b      	str	r3, [r5, #20]
 800480e:	2300      	movs	r3, #0
 8004810:	9309      	str	r3, [sp, #36]	@ 0x24
 8004812:	2320      	movs	r3, #32
 8004814:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004818:	f8cd 800c 	str.w	r8, [sp, #12]
 800481c:	2330      	movs	r3, #48	@ 0x30
 800481e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80049bc <_svfiprintf_r+0x1e4>
 8004822:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004826:	f04f 0901 	mov.w	r9, #1
 800482a:	4623      	mov	r3, r4
 800482c:	469a      	mov	sl, r3
 800482e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004832:	b10a      	cbz	r2, 8004838 <_svfiprintf_r+0x60>
 8004834:	2a25      	cmp	r2, #37	@ 0x25
 8004836:	d1f9      	bne.n	800482c <_svfiprintf_r+0x54>
 8004838:	ebba 0b04 	subs.w	fp, sl, r4
 800483c:	d00b      	beq.n	8004856 <_svfiprintf_r+0x7e>
 800483e:	465b      	mov	r3, fp
 8004840:	4622      	mov	r2, r4
 8004842:	4629      	mov	r1, r5
 8004844:	4638      	mov	r0, r7
 8004846:	f7ff ff6b 	bl	8004720 <__ssputs_r>
 800484a:	3001      	adds	r0, #1
 800484c:	f000 80a7 	beq.w	800499e <_svfiprintf_r+0x1c6>
 8004850:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004852:	445a      	add	r2, fp
 8004854:	9209      	str	r2, [sp, #36]	@ 0x24
 8004856:	f89a 3000 	ldrb.w	r3, [sl]
 800485a:	2b00      	cmp	r3, #0
 800485c:	f000 809f 	beq.w	800499e <_svfiprintf_r+0x1c6>
 8004860:	2300      	movs	r3, #0
 8004862:	f04f 32ff 	mov.w	r2, #4294967295
 8004866:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800486a:	f10a 0a01 	add.w	sl, sl, #1
 800486e:	9304      	str	r3, [sp, #16]
 8004870:	9307      	str	r3, [sp, #28]
 8004872:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004876:	931a      	str	r3, [sp, #104]	@ 0x68
 8004878:	4654      	mov	r4, sl
 800487a:	2205      	movs	r2, #5
 800487c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004880:	484e      	ldr	r0, [pc, #312]	@ (80049bc <_svfiprintf_r+0x1e4>)
 8004882:	f7fb fcad 	bl	80001e0 <memchr>
 8004886:	9a04      	ldr	r2, [sp, #16]
 8004888:	b9d8      	cbnz	r0, 80048c2 <_svfiprintf_r+0xea>
 800488a:	06d0      	lsls	r0, r2, #27
 800488c:	bf44      	itt	mi
 800488e:	2320      	movmi	r3, #32
 8004890:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004894:	0711      	lsls	r1, r2, #28
 8004896:	bf44      	itt	mi
 8004898:	232b      	movmi	r3, #43	@ 0x2b
 800489a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800489e:	f89a 3000 	ldrb.w	r3, [sl]
 80048a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80048a4:	d015      	beq.n	80048d2 <_svfiprintf_r+0xfa>
 80048a6:	9a07      	ldr	r2, [sp, #28]
 80048a8:	4654      	mov	r4, sl
 80048aa:	2000      	movs	r0, #0
 80048ac:	f04f 0c0a 	mov.w	ip, #10
 80048b0:	4621      	mov	r1, r4
 80048b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80048b6:	3b30      	subs	r3, #48	@ 0x30
 80048b8:	2b09      	cmp	r3, #9
 80048ba:	d94b      	bls.n	8004954 <_svfiprintf_r+0x17c>
 80048bc:	b1b0      	cbz	r0, 80048ec <_svfiprintf_r+0x114>
 80048be:	9207      	str	r2, [sp, #28]
 80048c0:	e014      	b.n	80048ec <_svfiprintf_r+0x114>
 80048c2:	eba0 0308 	sub.w	r3, r0, r8
 80048c6:	fa09 f303 	lsl.w	r3, r9, r3
 80048ca:	4313      	orrs	r3, r2
 80048cc:	9304      	str	r3, [sp, #16]
 80048ce:	46a2      	mov	sl, r4
 80048d0:	e7d2      	b.n	8004878 <_svfiprintf_r+0xa0>
 80048d2:	9b03      	ldr	r3, [sp, #12]
 80048d4:	1d19      	adds	r1, r3, #4
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	9103      	str	r1, [sp, #12]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	bfbb      	ittet	lt
 80048de:	425b      	neglt	r3, r3
 80048e0:	f042 0202 	orrlt.w	r2, r2, #2
 80048e4:	9307      	strge	r3, [sp, #28]
 80048e6:	9307      	strlt	r3, [sp, #28]
 80048e8:	bfb8      	it	lt
 80048ea:	9204      	strlt	r2, [sp, #16]
 80048ec:	7823      	ldrb	r3, [r4, #0]
 80048ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80048f0:	d10a      	bne.n	8004908 <_svfiprintf_r+0x130>
 80048f2:	7863      	ldrb	r3, [r4, #1]
 80048f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80048f6:	d132      	bne.n	800495e <_svfiprintf_r+0x186>
 80048f8:	9b03      	ldr	r3, [sp, #12]
 80048fa:	1d1a      	adds	r2, r3, #4
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	9203      	str	r2, [sp, #12]
 8004900:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004904:	3402      	adds	r4, #2
 8004906:	9305      	str	r3, [sp, #20]
 8004908:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80049cc <_svfiprintf_r+0x1f4>
 800490c:	7821      	ldrb	r1, [r4, #0]
 800490e:	2203      	movs	r2, #3
 8004910:	4650      	mov	r0, sl
 8004912:	f7fb fc65 	bl	80001e0 <memchr>
 8004916:	b138      	cbz	r0, 8004928 <_svfiprintf_r+0x150>
 8004918:	9b04      	ldr	r3, [sp, #16]
 800491a:	eba0 000a 	sub.w	r0, r0, sl
 800491e:	2240      	movs	r2, #64	@ 0x40
 8004920:	4082      	lsls	r2, r0
 8004922:	4313      	orrs	r3, r2
 8004924:	3401      	adds	r4, #1
 8004926:	9304      	str	r3, [sp, #16]
 8004928:	f814 1b01 	ldrb.w	r1, [r4], #1
 800492c:	4824      	ldr	r0, [pc, #144]	@ (80049c0 <_svfiprintf_r+0x1e8>)
 800492e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004932:	2206      	movs	r2, #6
 8004934:	f7fb fc54 	bl	80001e0 <memchr>
 8004938:	2800      	cmp	r0, #0
 800493a:	d036      	beq.n	80049aa <_svfiprintf_r+0x1d2>
 800493c:	4b21      	ldr	r3, [pc, #132]	@ (80049c4 <_svfiprintf_r+0x1ec>)
 800493e:	bb1b      	cbnz	r3, 8004988 <_svfiprintf_r+0x1b0>
 8004940:	9b03      	ldr	r3, [sp, #12]
 8004942:	3307      	adds	r3, #7
 8004944:	f023 0307 	bic.w	r3, r3, #7
 8004948:	3308      	adds	r3, #8
 800494a:	9303      	str	r3, [sp, #12]
 800494c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800494e:	4433      	add	r3, r6
 8004950:	9309      	str	r3, [sp, #36]	@ 0x24
 8004952:	e76a      	b.n	800482a <_svfiprintf_r+0x52>
 8004954:	fb0c 3202 	mla	r2, ip, r2, r3
 8004958:	460c      	mov	r4, r1
 800495a:	2001      	movs	r0, #1
 800495c:	e7a8      	b.n	80048b0 <_svfiprintf_r+0xd8>
 800495e:	2300      	movs	r3, #0
 8004960:	3401      	adds	r4, #1
 8004962:	9305      	str	r3, [sp, #20]
 8004964:	4619      	mov	r1, r3
 8004966:	f04f 0c0a 	mov.w	ip, #10
 800496a:	4620      	mov	r0, r4
 800496c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004970:	3a30      	subs	r2, #48	@ 0x30
 8004972:	2a09      	cmp	r2, #9
 8004974:	d903      	bls.n	800497e <_svfiprintf_r+0x1a6>
 8004976:	2b00      	cmp	r3, #0
 8004978:	d0c6      	beq.n	8004908 <_svfiprintf_r+0x130>
 800497a:	9105      	str	r1, [sp, #20]
 800497c:	e7c4      	b.n	8004908 <_svfiprintf_r+0x130>
 800497e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004982:	4604      	mov	r4, r0
 8004984:	2301      	movs	r3, #1
 8004986:	e7f0      	b.n	800496a <_svfiprintf_r+0x192>
 8004988:	ab03      	add	r3, sp, #12
 800498a:	9300      	str	r3, [sp, #0]
 800498c:	462a      	mov	r2, r5
 800498e:	4b0e      	ldr	r3, [pc, #56]	@ (80049c8 <_svfiprintf_r+0x1f0>)
 8004990:	a904      	add	r1, sp, #16
 8004992:	4638      	mov	r0, r7
 8004994:	f3af 8000 	nop.w
 8004998:	1c42      	adds	r2, r0, #1
 800499a:	4606      	mov	r6, r0
 800499c:	d1d6      	bne.n	800494c <_svfiprintf_r+0x174>
 800499e:	89ab      	ldrh	r3, [r5, #12]
 80049a0:	065b      	lsls	r3, r3, #25
 80049a2:	f53f af2d 	bmi.w	8004800 <_svfiprintf_r+0x28>
 80049a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80049a8:	e72c      	b.n	8004804 <_svfiprintf_r+0x2c>
 80049aa:	ab03      	add	r3, sp, #12
 80049ac:	9300      	str	r3, [sp, #0]
 80049ae:	462a      	mov	r2, r5
 80049b0:	4b05      	ldr	r3, [pc, #20]	@ (80049c8 <_svfiprintf_r+0x1f0>)
 80049b2:	a904      	add	r1, sp, #16
 80049b4:	4638      	mov	r0, r7
 80049b6:	f000 f879 	bl	8004aac <_printf_i>
 80049ba:	e7ed      	b.n	8004998 <_svfiprintf_r+0x1c0>
 80049bc:	08005578 	.word	0x08005578
 80049c0:	08005582 	.word	0x08005582
 80049c4:	00000000 	.word	0x00000000
 80049c8:	08004721 	.word	0x08004721
 80049cc:	0800557e 	.word	0x0800557e

080049d0 <_printf_common>:
 80049d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049d4:	4616      	mov	r6, r2
 80049d6:	4698      	mov	r8, r3
 80049d8:	688a      	ldr	r2, [r1, #8]
 80049da:	690b      	ldr	r3, [r1, #16]
 80049dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80049e0:	4293      	cmp	r3, r2
 80049e2:	bfb8      	it	lt
 80049e4:	4613      	movlt	r3, r2
 80049e6:	6033      	str	r3, [r6, #0]
 80049e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80049ec:	4607      	mov	r7, r0
 80049ee:	460c      	mov	r4, r1
 80049f0:	b10a      	cbz	r2, 80049f6 <_printf_common+0x26>
 80049f2:	3301      	adds	r3, #1
 80049f4:	6033      	str	r3, [r6, #0]
 80049f6:	6823      	ldr	r3, [r4, #0]
 80049f8:	0699      	lsls	r1, r3, #26
 80049fa:	bf42      	ittt	mi
 80049fc:	6833      	ldrmi	r3, [r6, #0]
 80049fe:	3302      	addmi	r3, #2
 8004a00:	6033      	strmi	r3, [r6, #0]
 8004a02:	6825      	ldr	r5, [r4, #0]
 8004a04:	f015 0506 	ands.w	r5, r5, #6
 8004a08:	d106      	bne.n	8004a18 <_printf_common+0x48>
 8004a0a:	f104 0a19 	add.w	sl, r4, #25
 8004a0e:	68e3      	ldr	r3, [r4, #12]
 8004a10:	6832      	ldr	r2, [r6, #0]
 8004a12:	1a9b      	subs	r3, r3, r2
 8004a14:	42ab      	cmp	r3, r5
 8004a16:	dc26      	bgt.n	8004a66 <_printf_common+0x96>
 8004a18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004a1c:	6822      	ldr	r2, [r4, #0]
 8004a1e:	3b00      	subs	r3, #0
 8004a20:	bf18      	it	ne
 8004a22:	2301      	movne	r3, #1
 8004a24:	0692      	lsls	r2, r2, #26
 8004a26:	d42b      	bmi.n	8004a80 <_printf_common+0xb0>
 8004a28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004a2c:	4641      	mov	r1, r8
 8004a2e:	4638      	mov	r0, r7
 8004a30:	47c8      	blx	r9
 8004a32:	3001      	adds	r0, #1
 8004a34:	d01e      	beq.n	8004a74 <_printf_common+0xa4>
 8004a36:	6823      	ldr	r3, [r4, #0]
 8004a38:	6922      	ldr	r2, [r4, #16]
 8004a3a:	f003 0306 	and.w	r3, r3, #6
 8004a3e:	2b04      	cmp	r3, #4
 8004a40:	bf02      	ittt	eq
 8004a42:	68e5      	ldreq	r5, [r4, #12]
 8004a44:	6833      	ldreq	r3, [r6, #0]
 8004a46:	1aed      	subeq	r5, r5, r3
 8004a48:	68a3      	ldr	r3, [r4, #8]
 8004a4a:	bf0c      	ite	eq
 8004a4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a50:	2500      	movne	r5, #0
 8004a52:	4293      	cmp	r3, r2
 8004a54:	bfc4      	itt	gt
 8004a56:	1a9b      	subgt	r3, r3, r2
 8004a58:	18ed      	addgt	r5, r5, r3
 8004a5a:	2600      	movs	r6, #0
 8004a5c:	341a      	adds	r4, #26
 8004a5e:	42b5      	cmp	r5, r6
 8004a60:	d11a      	bne.n	8004a98 <_printf_common+0xc8>
 8004a62:	2000      	movs	r0, #0
 8004a64:	e008      	b.n	8004a78 <_printf_common+0xa8>
 8004a66:	2301      	movs	r3, #1
 8004a68:	4652      	mov	r2, sl
 8004a6a:	4641      	mov	r1, r8
 8004a6c:	4638      	mov	r0, r7
 8004a6e:	47c8      	blx	r9
 8004a70:	3001      	adds	r0, #1
 8004a72:	d103      	bne.n	8004a7c <_printf_common+0xac>
 8004a74:	f04f 30ff 	mov.w	r0, #4294967295
 8004a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a7c:	3501      	adds	r5, #1
 8004a7e:	e7c6      	b.n	8004a0e <_printf_common+0x3e>
 8004a80:	18e1      	adds	r1, r4, r3
 8004a82:	1c5a      	adds	r2, r3, #1
 8004a84:	2030      	movs	r0, #48	@ 0x30
 8004a86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004a8a:	4422      	add	r2, r4
 8004a8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004a90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004a94:	3302      	adds	r3, #2
 8004a96:	e7c7      	b.n	8004a28 <_printf_common+0x58>
 8004a98:	2301      	movs	r3, #1
 8004a9a:	4622      	mov	r2, r4
 8004a9c:	4641      	mov	r1, r8
 8004a9e:	4638      	mov	r0, r7
 8004aa0:	47c8      	blx	r9
 8004aa2:	3001      	adds	r0, #1
 8004aa4:	d0e6      	beq.n	8004a74 <_printf_common+0xa4>
 8004aa6:	3601      	adds	r6, #1
 8004aa8:	e7d9      	b.n	8004a5e <_printf_common+0x8e>
	...

08004aac <_printf_i>:
 8004aac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ab0:	7e0f      	ldrb	r7, [r1, #24]
 8004ab2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ab4:	2f78      	cmp	r7, #120	@ 0x78
 8004ab6:	4691      	mov	r9, r2
 8004ab8:	4680      	mov	r8, r0
 8004aba:	460c      	mov	r4, r1
 8004abc:	469a      	mov	sl, r3
 8004abe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ac2:	d807      	bhi.n	8004ad4 <_printf_i+0x28>
 8004ac4:	2f62      	cmp	r7, #98	@ 0x62
 8004ac6:	d80a      	bhi.n	8004ade <_printf_i+0x32>
 8004ac8:	2f00      	cmp	r7, #0
 8004aca:	f000 80d1 	beq.w	8004c70 <_printf_i+0x1c4>
 8004ace:	2f58      	cmp	r7, #88	@ 0x58
 8004ad0:	f000 80b8 	beq.w	8004c44 <_printf_i+0x198>
 8004ad4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ad8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004adc:	e03a      	b.n	8004b54 <_printf_i+0xa8>
 8004ade:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004ae2:	2b15      	cmp	r3, #21
 8004ae4:	d8f6      	bhi.n	8004ad4 <_printf_i+0x28>
 8004ae6:	a101      	add	r1, pc, #4	@ (adr r1, 8004aec <_printf_i+0x40>)
 8004ae8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004aec:	08004b45 	.word	0x08004b45
 8004af0:	08004b59 	.word	0x08004b59
 8004af4:	08004ad5 	.word	0x08004ad5
 8004af8:	08004ad5 	.word	0x08004ad5
 8004afc:	08004ad5 	.word	0x08004ad5
 8004b00:	08004ad5 	.word	0x08004ad5
 8004b04:	08004b59 	.word	0x08004b59
 8004b08:	08004ad5 	.word	0x08004ad5
 8004b0c:	08004ad5 	.word	0x08004ad5
 8004b10:	08004ad5 	.word	0x08004ad5
 8004b14:	08004ad5 	.word	0x08004ad5
 8004b18:	08004c57 	.word	0x08004c57
 8004b1c:	08004b83 	.word	0x08004b83
 8004b20:	08004c11 	.word	0x08004c11
 8004b24:	08004ad5 	.word	0x08004ad5
 8004b28:	08004ad5 	.word	0x08004ad5
 8004b2c:	08004c79 	.word	0x08004c79
 8004b30:	08004ad5 	.word	0x08004ad5
 8004b34:	08004b83 	.word	0x08004b83
 8004b38:	08004ad5 	.word	0x08004ad5
 8004b3c:	08004ad5 	.word	0x08004ad5
 8004b40:	08004c19 	.word	0x08004c19
 8004b44:	6833      	ldr	r3, [r6, #0]
 8004b46:	1d1a      	adds	r2, r3, #4
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	6032      	str	r2, [r6, #0]
 8004b4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004b54:	2301      	movs	r3, #1
 8004b56:	e09c      	b.n	8004c92 <_printf_i+0x1e6>
 8004b58:	6833      	ldr	r3, [r6, #0]
 8004b5a:	6820      	ldr	r0, [r4, #0]
 8004b5c:	1d19      	adds	r1, r3, #4
 8004b5e:	6031      	str	r1, [r6, #0]
 8004b60:	0606      	lsls	r6, r0, #24
 8004b62:	d501      	bpl.n	8004b68 <_printf_i+0xbc>
 8004b64:	681d      	ldr	r5, [r3, #0]
 8004b66:	e003      	b.n	8004b70 <_printf_i+0xc4>
 8004b68:	0645      	lsls	r5, r0, #25
 8004b6a:	d5fb      	bpl.n	8004b64 <_printf_i+0xb8>
 8004b6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004b70:	2d00      	cmp	r5, #0
 8004b72:	da03      	bge.n	8004b7c <_printf_i+0xd0>
 8004b74:	232d      	movs	r3, #45	@ 0x2d
 8004b76:	426d      	negs	r5, r5
 8004b78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b7c:	4858      	ldr	r0, [pc, #352]	@ (8004ce0 <_printf_i+0x234>)
 8004b7e:	230a      	movs	r3, #10
 8004b80:	e011      	b.n	8004ba6 <_printf_i+0xfa>
 8004b82:	6821      	ldr	r1, [r4, #0]
 8004b84:	6833      	ldr	r3, [r6, #0]
 8004b86:	0608      	lsls	r0, r1, #24
 8004b88:	f853 5b04 	ldr.w	r5, [r3], #4
 8004b8c:	d402      	bmi.n	8004b94 <_printf_i+0xe8>
 8004b8e:	0649      	lsls	r1, r1, #25
 8004b90:	bf48      	it	mi
 8004b92:	b2ad      	uxthmi	r5, r5
 8004b94:	2f6f      	cmp	r7, #111	@ 0x6f
 8004b96:	4852      	ldr	r0, [pc, #328]	@ (8004ce0 <_printf_i+0x234>)
 8004b98:	6033      	str	r3, [r6, #0]
 8004b9a:	bf14      	ite	ne
 8004b9c:	230a      	movne	r3, #10
 8004b9e:	2308      	moveq	r3, #8
 8004ba0:	2100      	movs	r1, #0
 8004ba2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004ba6:	6866      	ldr	r6, [r4, #4]
 8004ba8:	60a6      	str	r6, [r4, #8]
 8004baa:	2e00      	cmp	r6, #0
 8004bac:	db05      	blt.n	8004bba <_printf_i+0x10e>
 8004bae:	6821      	ldr	r1, [r4, #0]
 8004bb0:	432e      	orrs	r6, r5
 8004bb2:	f021 0104 	bic.w	r1, r1, #4
 8004bb6:	6021      	str	r1, [r4, #0]
 8004bb8:	d04b      	beq.n	8004c52 <_printf_i+0x1a6>
 8004bba:	4616      	mov	r6, r2
 8004bbc:	fbb5 f1f3 	udiv	r1, r5, r3
 8004bc0:	fb03 5711 	mls	r7, r3, r1, r5
 8004bc4:	5dc7      	ldrb	r7, [r0, r7]
 8004bc6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004bca:	462f      	mov	r7, r5
 8004bcc:	42bb      	cmp	r3, r7
 8004bce:	460d      	mov	r5, r1
 8004bd0:	d9f4      	bls.n	8004bbc <_printf_i+0x110>
 8004bd2:	2b08      	cmp	r3, #8
 8004bd4:	d10b      	bne.n	8004bee <_printf_i+0x142>
 8004bd6:	6823      	ldr	r3, [r4, #0]
 8004bd8:	07df      	lsls	r7, r3, #31
 8004bda:	d508      	bpl.n	8004bee <_printf_i+0x142>
 8004bdc:	6923      	ldr	r3, [r4, #16]
 8004bde:	6861      	ldr	r1, [r4, #4]
 8004be0:	4299      	cmp	r1, r3
 8004be2:	bfde      	ittt	le
 8004be4:	2330      	movle	r3, #48	@ 0x30
 8004be6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004bea:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004bee:	1b92      	subs	r2, r2, r6
 8004bf0:	6122      	str	r2, [r4, #16]
 8004bf2:	f8cd a000 	str.w	sl, [sp]
 8004bf6:	464b      	mov	r3, r9
 8004bf8:	aa03      	add	r2, sp, #12
 8004bfa:	4621      	mov	r1, r4
 8004bfc:	4640      	mov	r0, r8
 8004bfe:	f7ff fee7 	bl	80049d0 <_printf_common>
 8004c02:	3001      	adds	r0, #1
 8004c04:	d14a      	bne.n	8004c9c <_printf_i+0x1f0>
 8004c06:	f04f 30ff 	mov.w	r0, #4294967295
 8004c0a:	b004      	add	sp, #16
 8004c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c10:	6823      	ldr	r3, [r4, #0]
 8004c12:	f043 0320 	orr.w	r3, r3, #32
 8004c16:	6023      	str	r3, [r4, #0]
 8004c18:	4832      	ldr	r0, [pc, #200]	@ (8004ce4 <_printf_i+0x238>)
 8004c1a:	2778      	movs	r7, #120	@ 0x78
 8004c1c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004c20:	6823      	ldr	r3, [r4, #0]
 8004c22:	6831      	ldr	r1, [r6, #0]
 8004c24:	061f      	lsls	r7, r3, #24
 8004c26:	f851 5b04 	ldr.w	r5, [r1], #4
 8004c2a:	d402      	bmi.n	8004c32 <_printf_i+0x186>
 8004c2c:	065f      	lsls	r7, r3, #25
 8004c2e:	bf48      	it	mi
 8004c30:	b2ad      	uxthmi	r5, r5
 8004c32:	6031      	str	r1, [r6, #0]
 8004c34:	07d9      	lsls	r1, r3, #31
 8004c36:	bf44      	itt	mi
 8004c38:	f043 0320 	orrmi.w	r3, r3, #32
 8004c3c:	6023      	strmi	r3, [r4, #0]
 8004c3e:	b11d      	cbz	r5, 8004c48 <_printf_i+0x19c>
 8004c40:	2310      	movs	r3, #16
 8004c42:	e7ad      	b.n	8004ba0 <_printf_i+0xf4>
 8004c44:	4826      	ldr	r0, [pc, #152]	@ (8004ce0 <_printf_i+0x234>)
 8004c46:	e7e9      	b.n	8004c1c <_printf_i+0x170>
 8004c48:	6823      	ldr	r3, [r4, #0]
 8004c4a:	f023 0320 	bic.w	r3, r3, #32
 8004c4e:	6023      	str	r3, [r4, #0]
 8004c50:	e7f6      	b.n	8004c40 <_printf_i+0x194>
 8004c52:	4616      	mov	r6, r2
 8004c54:	e7bd      	b.n	8004bd2 <_printf_i+0x126>
 8004c56:	6833      	ldr	r3, [r6, #0]
 8004c58:	6825      	ldr	r5, [r4, #0]
 8004c5a:	6961      	ldr	r1, [r4, #20]
 8004c5c:	1d18      	adds	r0, r3, #4
 8004c5e:	6030      	str	r0, [r6, #0]
 8004c60:	062e      	lsls	r6, r5, #24
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	d501      	bpl.n	8004c6a <_printf_i+0x1be>
 8004c66:	6019      	str	r1, [r3, #0]
 8004c68:	e002      	b.n	8004c70 <_printf_i+0x1c4>
 8004c6a:	0668      	lsls	r0, r5, #25
 8004c6c:	d5fb      	bpl.n	8004c66 <_printf_i+0x1ba>
 8004c6e:	8019      	strh	r1, [r3, #0]
 8004c70:	2300      	movs	r3, #0
 8004c72:	6123      	str	r3, [r4, #16]
 8004c74:	4616      	mov	r6, r2
 8004c76:	e7bc      	b.n	8004bf2 <_printf_i+0x146>
 8004c78:	6833      	ldr	r3, [r6, #0]
 8004c7a:	1d1a      	adds	r2, r3, #4
 8004c7c:	6032      	str	r2, [r6, #0]
 8004c7e:	681e      	ldr	r6, [r3, #0]
 8004c80:	6862      	ldr	r2, [r4, #4]
 8004c82:	2100      	movs	r1, #0
 8004c84:	4630      	mov	r0, r6
 8004c86:	f7fb faab 	bl	80001e0 <memchr>
 8004c8a:	b108      	cbz	r0, 8004c90 <_printf_i+0x1e4>
 8004c8c:	1b80      	subs	r0, r0, r6
 8004c8e:	6060      	str	r0, [r4, #4]
 8004c90:	6863      	ldr	r3, [r4, #4]
 8004c92:	6123      	str	r3, [r4, #16]
 8004c94:	2300      	movs	r3, #0
 8004c96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c9a:	e7aa      	b.n	8004bf2 <_printf_i+0x146>
 8004c9c:	6923      	ldr	r3, [r4, #16]
 8004c9e:	4632      	mov	r2, r6
 8004ca0:	4649      	mov	r1, r9
 8004ca2:	4640      	mov	r0, r8
 8004ca4:	47d0      	blx	sl
 8004ca6:	3001      	adds	r0, #1
 8004ca8:	d0ad      	beq.n	8004c06 <_printf_i+0x15a>
 8004caa:	6823      	ldr	r3, [r4, #0]
 8004cac:	079b      	lsls	r3, r3, #30
 8004cae:	d413      	bmi.n	8004cd8 <_printf_i+0x22c>
 8004cb0:	68e0      	ldr	r0, [r4, #12]
 8004cb2:	9b03      	ldr	r3, [sp, #12]
 8004cb4:	4298      	cmp	r0, r3
 8004cb6:	bfb8      	it	lt
 8004cb8:	4618      	movlt	r0, r3
 8004cba:	e7a6      	b.n	8004c0a <_printf_i+0x15e>
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	4632      	mov	r2, r6
 8004cc0:	4649      	mov	r1, r9
 8004cc2:	4640      	mov	r0, r8
 8004cc4:	47d0      	blx	sl
 8004cc6:	3001      	adds	r0, #1
 8004cc8:	d09d      	beq.n	8004c06 <_printf_i+0x15a>
 8004cca:	3501      	adds	r5, #1
 8004ccc:	68e3      	ldr	r3, [r4, #12]
 8004cce:	9903      	ldr	r1, [sp, #12]
 8004cd0:	1a5b      	subs	r3, r3, r1
 8004cd2:	42ab      	cmp	r3, r5
 8004cd4:	dcf2      	bgt.n	8004cbc <_printf_i+0x210>
 8004cd6:	e7eb      	b.n	8004cb0 <_printf_i+0x204>
 8004cd8:	2500      	movs	r5, #0
 8004cda:	f104 0619 	add.w	r6, r4, #25
 8004cde:	e7f5      	b.n	8004ccc <_printf_i+0x220>
 8004ce0:	08005589 	.word	0x08005589
 8004ce4:	0800559a 	.word	0x0800559a

08004ce8 <memmove>:
 8004ce8:	4288      	cmp	r0, r1
 8004cea:	b510      	push	{r4, lr}
 8004cec:	eb01 0402 	add.w	r4, r1, r2
 8004cf0:	d902      	bls.n	8004cf8 <memmove+0x10>
 8004cf2:	4284      	cmp	r4, r0
 8004cf4:	4623      	mov	r3, r4
 8004cf6:	d807      	bhi.n	8004d08 <memmove+0x20>
 8004cf8:	1e43      	subs	r3, r0, #1
 8004cfa:	42a1      	cmp	r1, r4
 8004cfc:	d008      	beq.n	8004d10 <memmove+0x28>
 8004cfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d02:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004d06:	e7f8      	b.n	8004cfa <memmove+0x12>
 8004d08:	4402      	add	r2, r0
 8004d0a:	4601      	mov	r1, r0
 8004d0c:	428a      	cmp	r2, r1
 8004d0e:	d100      	bne.n	8004d12 <memmove+0x2a>
 8004d10:	bd10      	pop	{r4, pc}
 8004d12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004d1a:	e7f7      	b.n	8004d0c <memmove+0x24>

08004d1c <_sbrk_r>:
 8004d1c:	b538      	push	{r3, r4, r5, lr}
 8004d1e:	4d06      	ldr	r5, [pc, #24]	@ (8004d38 <_sbrk_r+0x1c>)
 8004d20:	2300      	movs	r3, #0
 8004d22:	4604      	mov	r4, r0
 8004d24:	4608      	mov	r0, r1
 8004d26:	602b      	str	r3, [r5, #0]
 8004d28:	f7fc fa78 	bl	800121c <_sbrk>
 8004d2c:	1c43      	adds	r3, r0, #1
 8004d2e:	d102      	bne.n	8004d36 <_sbrk_r+0x1a>
 8004d30:	682b      	ldr	r3, [r5, #0]
 8004d32:	b103      	cbz	r3, 8004d36 <_sbrk_r+0x1a>
 8004d34:	6023      	str	r3, [r4, #0]
 8004d36:	bd38      	pop	{r3, r4, r5, pc}
 8004d38:	20000348 	.word	0x20000348

08004d3c <memcpy>:
 8004d3c:	440a      	add	r2, r1
 8004d3e:	4291      	cmp	r1, r2
 8004d40:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d44:	d100      	bne.n	8004d48 <memcpy+0xc>
 8004d46:	4770      	bx	lr
 8004d48:	b510      	push	{r4, lr}
 8004d4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d52:	4291      	cmp	r1, r2
 8004d54:	d1f9      	bne.n	8004d4a <memcpy+0xe>
 8004d56:	bd10      	pop	{r4, pc}

08004d58 <_realloc_r>:
 8004d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d5c:	4607      	mov	r7, r0
 8004d5e:	4614      	mov	r4, r2
 8004d60:	460d      	mov	r5, r1
 8004d62:	b921      	cbnz	r1, 8004d6e <_realloc_r+0x16>
 8004d64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d68:	4611      	mov	r1, r2
 8004d6a:	f7ff bc4d 	b.w	8004608 <_malloc_r>
 8004d6e:	b92a      	cbnz	r2, 8004d7c <_realloc_r+0x24>
 8004d70:	f7ff fbde 	bl	8004530 <_free_r>
 8004d74:	4625      	mov	r5, r4
 8004d76:	4628      	mov	r0, r5
 8004d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d7c:	f000 f81a 	bl	8004db4 <_malloc_usable_size_r>
 8004d80:	4284      	cmp	r4, r0
 8004d82:	4606      	mov	r6, r0
 8004d84:	d802      	bhi.n	8004d8c <_realloc_r+0x34>
 8004d86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004d8a:	d8f4      	bhi.n	8004d76 <_realloc_r+0x1e>
 8004d8c:	4621      	mov	r1, r4
 8004d8e:	4638      	mov	r0, r7
 8004d90:	f7ff fc3a 	bl	8004608 <_malloc_r>
 8004d94:	4680      	mov	r8, r0
 8004d96:	b908      	cbnz	r0, 8004d9c <_realloc_r+0x44>
 8004d98:	4645      	mov	r5, r8
 8004d9a:	e7ec      	b.n	8004d76 <_realloc_r+0x1e>
 8004d9c:	42b4      	cmp	r4, r6
 8004d9e:	4622      	mov	r2, r4
 8004da0:	4629      	mov	r1, r5
 8004da2:	bf28      	it	cs
 8004da4:	4632      	movcs	r2, r6
 8004da6:	f7ff ffc9 	bl	8004d3c <memcpy>
 8004daa:	4629      	mov	r1, r5
 8004dac:	4638      	mov	r0, r7
 8004dae:	f7ff fbbf 	bl	8004530 <_free_r>
 8004db2:	e7f1      	b.n	8004d98 <_realloc_r+0x40>

08004db4 <_malloc_usable_size_r>:
 8004db4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004db8:	1f18      	subs	r0, r3, #4
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	bfbc      	itt	lt
 8004dbe:	580b      	ldrlt	r3, [r1, r0]
 8004dc0:	18c0      	addlt	r0, r0, r3
 8004dc2:	4770      	bx	lr

08004dc4 <_init>:
 8004dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dc6:	bf00      	nop
 8004dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dca:	bc08      	pop	{r3}
 8004dcc:	469e      	mov	lr, r3
 8004dce:	4770      	bx	lr

08004dd0 <_fini>:
 8004dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dd2:	bf00      	nop
 8004dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dd6:	bc08      	pop	{r3}
 8004dd8:	469e      	mov	lr, r3
 8004dda:	4770      	bx	lr
