# verilog_fifo
Fifo design in Verilog
