;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/8/2022 10:49:31 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x9FC01100	0x0B400EB0  J	___CacheErrorExcept
0x9FC01104	0x70000000  NOP	
0x9FC01108	0x70000000  NOP	
0x9FC0110C	0x70000000  NOP	
0x9FC01110	0x70000000  NOP	
0x9FC01114	0x70000000  NOP	
0x9FC01118	0x70000000  NOP	
0x9FC0111C	0x70000000  NOP	
0x9FC01120	0x70000000  NOP	
0x9FC01124	0x70000000  NOP	
0x9FC01128	0x70000000  NOP	
0x9FC0112C	0x70000000  NOP	
0x9FC01130	0x70000000  NOP	
0x9FC01134	0x70000000  NOP	
0x9FC01138	0x70000000  NOP	
0x9FC0113C	0x70000000  NOP	
0x9FC01140	0x70000000  NOP	
0x9FC01144	0x70000000  NOP	
0x9FC01148	0x70000000  NOP	
0x9FC0114C	0x70000000  NOP	
0x9FC01150	0x70000000  NOP	
0x9FC01154	0x70000000  NOP	
0x9FC01158	0x70000000  NOP	
0x9FC0115C	0x70000000  NOP	
0x9FC01160	0x70000000  NOP	
0x9FC01164	0x70000000  NOP	
0x9FC01168	0x70000000  NOP	
0x9FC0116C	0x70000000  NOP	
0x9FC01170	0x70000000  NOP	
0x9FC01174	0x70000000  NOP	
0x9FC01178	0x70000000  NOP	
0x9FC0117C	0x70000000  NOP	
0x9FC01180	0x0B400F04  J	___GenExcept
0x9FC01184	0x70000000  NOP	
0x9FC01188	0x0B400EB6  J	_StepX
0x9FC0118C	0x70000000  NOP	
0x9FC01190	0x0B400F6B  J	_StepY
0x9FC01194	0x70000000  NOP	
0x9FC01198	0x0B400FB3  J	_StepZ
0x9FC0119C	0x70000000  NOP	
0x9FC011A0	0x0B400F0A  J	_Timer8Interrupt
0x9FC011A4	0x70000000  NOP	
0x9FC011A8	0x0B400F39  J	_Timer7Interrupt
0x9FC011AC	0x70000000  NOP	
0x9FC011B0	0x0B400D8B  J	_DMA_CH1_ISR
0x9FC011B4	0x70000000  NOP	
0x9FC011B8	0x0B400E47  J	_DMA_CH0_ISR
0x9FC011BC	0x70000000  NOP	
0x9FC011C0	0x0B400E21  J	_uart2_Rx_interrupt
0x9FC011C4	0x70000000  NOP	
0x9FC011C8	0x0B400D78  J	_Timer1Interrupt
0x9FC011CC	0x70000000  NOP	
0x9FC011D0	0x0B400DBD  J	_main
0x9FC011D4	0x70000000  NOP	
; end of ____SysVT
____BootVT:
0xBFC00380	0x3C1E9D00  LUI	R30, 40192
0xBFC00384	0x37DE3BF8  ORI	R30, R30, 15352
0xBFC00388	0x03C00008  JR	R30
0xBFC0038C	0x70000000  NOP	
; end of ____BootVT
_main:
;Main.c, 86 :: 		void main() {
0x9D0036F4	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D0036F8	0x0F401106  JAL	2634040344
0x9D0036FC	0x70000000  NOP	
0x9D003700	0x0F4010DB  JAL	2634040172
0x9D003704	0x70000000  NOP	
;Main.c, 88 :: 		int xyz_ = 0;
0x9D003708	0x0000F00A  MOVZ	R30, R0, R0
;Main.c, 89 :: 		PinMode();
0x9D00370C	0x0F400ACF  JAL	_PinMode+0
0x9D003710	0xA7BE0000  SH	R30, 0(SP)
;Main.c, 90 :: 		SetPinMode();
0x9D003714	0x0F400B5D  JAL	_SetPinMode+0
0x9D003718	0x70000000  NOP	
;Main.c, 91 :: 		StepperConstants(8500,8500);
0x9D00371C	0x341A2134  ORI	R26, R0, 8500
0x9D003720	0x0F400B7E  JAL	_StepperConstants+0
0x9D003724	0x34192134  ORI	R25, R0, 8500
;Main.c, 92 :: 		EnableInterrupts();
0x9D003728	0x417E6020  EI	R30
;Main.c, 93 :: 		oneShotA = 0;
0x9D00372C	0x9022801F  LBU	R2, Offset(_oneShotA+0)(GP)
0x9D003730	0x7C020004  INS	R2, R0, 0, 1
0x9D003734	0xA022801F  SB	R2, Offset(_oneShotA+0)(GP)
;Main.c, 95 :: 		while(1){
L_main4:
;Main.c, 97 :: 		if(!RB0_bit){
0x9D003738	0x3C1EBF86  LUI	R30, 49030
0x9D00373C	0x83C20120  LB	R2, 288(R30)
0x9D003740	0x7C420000  EXT	R2, R2, 0, 1
0x9D003744	0x1440000B  BNE	R2, R0, L_main6
0x9D003748	0x70000000  NOP	
L__main47:
;Main.c, 98 :: 		LATE7_bit = 0;
0x9D00374C	0x34020080  ORI	R2, R0, 0x0080
0x9D003750	0x3C1EBF86  LUI	R30, 49030
0x9D003754	0xA3C20434  SB	R2, 1076(R30)
;Main.c, 99 :: 		Toggle            = 0;
;Main.c, 101 :: 		EnStepperX();
0x9D003758	0x0F400D73  JAL	_EnStepperX+0
0x9D00375C	0xA4208024  SH	R0, Offset(_Toggle+0)(GP)
;Main.c, 102 :: 		EnStepperY();
0x9D003760	0x0F400B87  JAL	_EnStepperY+0
0x9D003764	0x70000000  NOP	
;Main.c, 103 :: 		EnStepperZ();
0x9D003768	0x0F400B82  JAL	_EnStepperZ+0
0x9D00376C	0x70000000  NOP	
;Main.c, 104 :: 		a = 0;
0x9D003770	0xA4208026  SH	R0, Offset(Main_a+0)(GP)
;Main.c, 106 :: 		}
L_main6:
;Main.c, 108 :: 		if((!RC3_bit)&&(!Toggle)){
0x9D003774	0x3C1EBF86  LUI	R30, 49030
0x9D003778	0x83C20220  LB	R2, 544(R30)
0x9D00377C	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D003780	0x1440003C  BNE	R2, R0, L__main34
0x9D003784	0x70000000  NOP	
L__main48:
0x9D003788	0x94228024  LHU	R2, Offset(_Toggle+0)(GP)
0x9D00378C	0x14400039  BNE	R2, R0, L__main33
0x9D003790	0x70000000  NOP	
L__main49:
L__main32:
;Main.c, 109 :: 		Toggle = 1;
0x9D003794	0x34020001  ORI	R2, R0, 1
0x9D003798	0xA4228024  SH	R2, Offset(_Toggle+0)(GP)
;Main.c, 110 :: 		LATE7_bit = 1;
0x9D00379C	0x34020080  ORI	R2, R0, 0x0080
0x9D0037A0	0x3C1EBF86  LUI	R30, 49030
0x9D0037A4	0xA3C20438  SB	R2, 1080(R30)
;Main.c, 111 :: 		STPS[xyz_].mmToTravel = calcSteps(-125.25,8.06);
0x9D0037A8	0x87A30000  LH	R3, 0(SP)
0x9D0037AC	0x34020044  ORI	R2, R0, 68
0x9D0037B0	0x00430019  MULTU	R2, R3
0x9D0037B4	0x00001812  MFLO	R3
0x9D0037B8	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D0037BC	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D0037C0	0x00431021  ADDU	R2, R2, R3
0x9D0037C4	0x24420040  ADDIU	R2, R2, 64
0x9D0037C8	0xAFA20008  SW	R2, 8(SP)
0x9D0037CC	0x3C034100  LUI	R3, 16640
0x9D0037D0	0x3463F5C3  ORI	R3, R3, 62915
0x9D0037D4	0x3C02C2FA  LUI	R2, 49914
0x9D0037D8	0x34428000  ORI	R2, R2, 32768
0x9D0037DC	0x44836800  MTC1	R3, S13
0x9D0037E0	0x0F400D66  JAL	_calcSteps+0
0x9D0037E4	0x44826000  MTC1	R2, S12
0x9D0037E8	0x8FA30008  LW	R3, 8(SP)
0x9D0037EC	0xAC620000  SW	R2, 0(R3)
;Main.c, 112 :: 		speed_cntr_Move(STPS[xyz_].mmToTravel, 20000,xyz_);
0x9D0037F0	0x87A30000  LH	R3, 0(SP)
0x9D0037F4	0x34020044  ORI	R2, R0, 68
0x9D0037F8	0x00430019  MULTU	R2, R3
0x9D0037FC	0x00001812  MFLO	R3
0x9D003800	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003804	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D003808	0x00431021  ADDU	R2, R2, R3
0x9D00380C	0x24420040  ADDIU	R2, R2, 64
0x9D003810	0x8C420000  LW	R2, 0(R2)
0x9D003814	0x87BB0000  LH	R27, 0(SP)
0x9D003818	0x341A4E20  ORI	R26, R0, 20000
0x9D00381C	0x0F400B8C  JAL	_speed_cntr_Move+0
0x9D003820	0x0040C80A  MOVZ	R25, R2, R0
;Main.c, 113 :: 		SingleAxisStep(STPS[xyz_].mmToTravel,xyz_);
0x9D003824	0x87A30000  LH	R3, 0(SP)
0x9D003828	0x34020044  ORI	R2, R0, 68
0x9D00382C	0x00430019  MULTU	R2, R3
0x9D003830	0x00001812  MFLO	R3
0x9D003834	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003838	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D00383C	0x00431021  ADDU	R2, R2, R3
0x9D003840	0x24420040  ADDIU	R2, R2, 64
0x9D003844	0x8C420000  LW	R2, 0(R2)
0x9D003848	0x87BA0000  LH	R26, 0(SP)
0x9D00384C	0x0F4009B6  JAL	_SingleAxisStep+0
0x9D003850	0x0040C80A  MOVZ	R25, R2, R0
;Main.c, 114 :: 		xyz_++;
0x9D003854	0x87A20000  LH	R2, 0(SP)
0x9D003858	0x24420001  ADDIU	R2, R2, 1
0x9D00385C	0xA7A20000  SH	R2, 0(SP)
;Main.c, 115 :: 		if(xyz_ > 2)xyz_ = 0;
0x9D003860	0x7C021620  SEH	R2, R2
0x9D003864	0x28420003  SLTI	R2, R2, 3
0x9D003868	0x14400002  BNE	R2, R0, L_main10
0x9D00386C	0x70000000  NOP	
L__main50:
0x9D003870	0xA7A00000  SH	R0, 0(SP)
L_main10:
;Main.c, 108 :: 		if((!RC3_bit)&&(!Toggle)){
L__main34:
L__main33:
;Main.c, 118 :: 		}
0x9D003874	0x0B400DCE  J	L_main4
0x9D003878	0x70000000  NOP	
;Main.c, 119 :: 		}
L_end_main:
L__main_end_loop:
0x9D00387C	0x0B400E1F  J	L__main_end_loop
0x9D003880	0x70000000  NOP	
; end of _main
___CC2DW:
;__Lib_System_MZ_EF.c, 4 :: 		
0x9D002B1C	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System_MZ_EF.c, 6 :: 		
L_loopDW:
;__Lib_System_MZ_EF.c, 7 :: 		
0x9D002B20	0x831E0000  LB	R30, 0(R24)
;__Lib_System_MZ_EF.c, 8 :: 		
0x9D002B24	0xA2FE0000  SB	R30, 0(R23)
;__Lib_System_MZ_EF.c, 9 :: 		
0x9D002B28	0x26F70001  ADDIU	R23, R23, 1
;__Lib_System_MZ_EF.c, 10 :: 		
0x9D002B2C	0x16F6FFFC  BNE	R23, R22, L_loopDW
;__Lib_System_MZ_EF.c, 11 :: 		
0x9D002B30	0x27180001  ADDIU	R24, R24, 1
;__Lib_System_MZ_EF.c, 13 :: 		
L_end___CC2DW:
0x9D002B34	0x03E00008  JR	RA
0x9D002B38	0x27BD0004  ADDIU	SP, SP, 4
; end of ___CC2DW
___FillZeros:
;__Lib_System_MZ_EF.c, 267 :: 		
0x9D002AFC	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System_MZ_EF.c, 269 :: 		
L___FillZeros0:
;__Lib_System_MZ_EF.c, 270 :: 		
0x9D002B00	0x12F60004  BEQ	R23, R22, L___FillZeros1
;__Lib_System_MZ_EF.c, 271 :: 		
0x9D002B04	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 272 :: 		
L____FillZeros4:
;__Lib_System_MZ_EF.c, 273 :: 		
0x9D002B08	0xAEE00000  SW	R0, 0(R23)
;__Lib_System_MZ_EF.c, 274 :: 		
0x9D002B0C	0x0B400AC0  J	L___FillZeros0
;__Lib_System_MZ_EF.c, 275 :: 		
0x9D002B10	0x26F70004  ADDIU	R23, R23, 4
;__Lib_System_MZ_EF.c, 276 :: 		
L___FillZeros1:
;__Lib_System_MZ_EF.c, 278 :: 		
L_end___FillZeros:
0x9D002B14	0x03E00008  JR	RA
0x9D002B18	0x27BD0004  ADDIU	SP, SP, 4
; end of ___FillZeros
_PinMode:
;Config.c, 3 :: 		void PinMode(){
0x9D002B3C	0x27BDFFF0  ADDIU	SP, SP, -16
0x9D002B40	0xAFBF0000  SW	RA, 0(SP)
;Config.c, 5 :: 		SYSKEY = 0xAA996655;
0x9D002B44	0xAFB90004  SW	R25, 4(SP)
0x9D002B48	0xAFBA0008  SW	R26, 8(SP)
0x9D002B4C	0xAFBB000C  SW	R27, 12(SP)
0x9D002B50	0x3C02AA99  LUI	R2, 43673
0x9D002B54	0x34426655  ORI	R2, R2, 26197
0x9D002B58	0x3C1EBF80  LUI	R30, 49024
0x9D002B5C	0xAFC20030  SW	R2, 48(R30)
;Config.c, 6 :: 		SYSKEY = 0x556699AA;
0x9D002B60	0x3C025566  LUI	R2, 21862
0x9D002B64	0x344299AA  ORI	R2, R2, 39338
0x9D002B68	0x3C1EBF80  LUI	R30, 49024
0x9D002B6C	0xAFC20030  SW	R2, 48(R30)
;Config.c, 7 :: 		CFGCONbits.OCACLK = 1;
0x9D002B70	0x3C1EBF80  LUI	R30, 49024
0x9D002B74	0x93C20002  LBU	R2, 2(R30)
0x9D002B78	0x34420001  ORI	R2, R2, 1
0x9D002B7C	0x3C1EBF80  LUI	R30, 49024
0x9D002B80	0xA3C20002  SB	R2, 2(R30)
;Config.c, 8 :: 		SYSKEY = 0x33333333;
0x9D002B84	0x3C023333  LUI	R2, 13107
0x9D002B88	0x34423333  ORI	R2, R2, 13107
0x9D002B8C	0x3C1EBF80  LUI	R30, 49024
0x9D002B90	0xAFC20030  SW	R2, 48(R30)
;Config.c, 10 :: 		JTAGEN_bit = 0;
0x9D002B94	0x3C1EBF80  LUI	R30, 49024
0x9D002B98	0x83C20000  LB	R2, 0(R30)
0x9D002B9C	0x7C0218C4  INS	R2, R0, 3, 1
0x9D002BA0	0x3C1EBF80  LUI	R30, 49024
0x9D002BA4	0xA3C20000  SB	R2, 0(R30)
;Config.c, 11 :: 		Delay_ms(100);
0x9D002BA8	0x3C180065  LUI	R24, 101
0x9D002BAC	0x3718B9AA  ORI	R24, R24, 47530
L_PinMode0:
0x9D002BB0	0x2718FFFF  ADDIU	R24, R24, -1
0x9D002BB4	0x1700FFFE  BNE	R24, R0, L_PinMode0
0x9D002BB8	0x70000000  NOP	
;Config.c, 14 :: 		ANSELA = 0X0000;
0x9D002BBC	0x3C1EBF86  LUI	R30, 49030
0x9D002BC0	0xAFC00000  SW	R0, 0(R30)
;Config.c, 15 :: 		ANSELB = 0X0000;
0x9D002BC4	0x3C1EBF86  LUI	R30, 49030
0x9D002BC8	0xAFC00100  SW	R0, 256(R30)
;Config.c, 16 :: 		ANSELC = 0X0000;
0x9D002BCC	0x3C1EBF86  LUI	R30, 49030
0x9D002BD0	0xAFC00200  SW	R0, 512(R30)
;Config.c, 17 :: 		ANSELD = 0X0000;
0x9D002BD4	0x3C1EBF86  LUI	R30, 49030
0x9D002BD8	0xAFC00300  SW	R0, 768(R30)
;Config.c, 18 :: 		ANSELE = 0X0000;
0x9D002BDC	0x3C1EBF86  LUI	R30, 49030
0x9D002BE0	0xAFC00400  SW	R0, 1024(R30)
;Config.c, 19 :: 		ANSELG = 0X0000;
0x9D002BE4	0x3C1EBF86  LUI	R30, 49030
0x9D002BE8	0xAFC00600  SW	R0, 1536(R30)
;Config.c, 21 :: 		CNPUB = 0x0000;
0x9D002BEC	0x3C1EBF86  LUI	R30, 49030
0x9D002BF0	0xAFC00150  SW	R0, 336(R30)
;Config.c, 24 :: 		TRISA9_bit  = 0;
0x9D002BF4	0x34020002  ORI	R2, R0, 0x0002
0x9D002BF8	0x3C1EBF86  LUI	R30, 49030
0x9D002BFC	0xA3C20015  SB	R2, 21(R30)
;Config.c, 25 :: 		TRISD4_bit  = 0;
0x9D002C00	0x34020010  ORI	R2, R0, 0x0010
0x9D002C04	0x3C1EBF86  LUI	R30, 49030
0x9D002C08	0xA3C20314  SB	R2, 788(R30)
;Config.c, 26 :: 		TRISE7_bit  = 0;
0x9D002C0C	0x34020080  ORI	R2, R0, 0x0080
0x9D002C10	0x3C1EBF86  LUI	R30, 49030
0x9D002C14	0xA3C20414  SB	R2, 1044(R30)
;Config.c, 27 :: 		TRISF0_bit  = 0;
0x9D002C18	0x34020001  ORI	R2, R0, 0x0001
0x9D002C1C	0x3C1EBF86  LUI	R30, 49030
0x9D002C20	0xA3C20514  SB	R2, 1300(R30)
;Config.c, 28 :: 		TRISF1_bit  = 0;
0x9D002C24	0x34020002  ORI	R2, R0, 0x0002
0x9D002C28	0x3C1EBF86  LUI	R30, 49030
0x9D002C2C	0xA3C20514  SB	R2, 1300(R30)
;Config.c, 29 :: 		TRISG0_bit  = 0;
0x9D002C30	0x34020001  ORI	R2, R0, 0x0001
0x9D002C34	0x3C1EBF86  LUI	R30, 49030
0x9D002C38	0xA3C20614  SB	R2, 1556(R30)
;Config.c, 30 :: 		TRISG1_bit  = 0;
0x9D002C3C	0x34020002  ORI	R2, R0, 0x0002
0x9D002C40	0x3C1EBF86  LUI	R30, 49030
0x9D002C44	0xA3C20614  SB	R2, 1556(R30)
;Config.c, 31 :: 		TRISG14_bit = 0;
0x9D002C48	0x34020040  ORI	R2, R0, 0x0040
0x9D002C4C	0x3C1EBF86  LUI	R30, 49030
0x9D002C50	0xA3C20615  SB	R2, 1557(R30)
;Config.c, 32 :: 		TRISG15_bit = 0;
0x9D002C54	0x34020080  ORI	R2, R0, 0x0080
0x9D002C58	0x3C1EBF86  LUI	R30, 49030
0x9D002C5C	0xA3C20615  SB	R2, 1557(R30)
;Config.c, 35 :: 		TRISB0_bit = 1;
0x9D002C60	0x34020001  ORI	R2, R0, 0x0001
0x9D002C64	0x3C1EBF86  LUI	R30, 49030
0x9D002C68	0xA3C20118  SB	R2, 280(R30)
;Config.c, 36 :: 		TRISC3_bit = 1;
0x9D002C6C	0x34020008  ORI	R2, R0, 0x0008
0x9D002C70	0x3C1EBF86  LUI	R30, 49030
0x9D002C74	0xA3C20218  SB	R2, 536(R30)
;Config.c, 37 :: 		TRISG7_bit = 1;
0x9D002C78	0x34020080  ORI	R2, R0, 0x0080
0x9D002C7C	0x3C1EBF86  LUI	R30, 49030
0x9D002C80	0xA3C20618  SB	R2, 1560(R30)
;Config.c, 38 :: 		TRISG8_bit = 1;
0x9D002C84	0x34020001  ORI	R2, R0, 0x0001
0x9D002C88	0x3C1EBF86  LUI	R30, 49030
;Config.c, 42 :: 		Unlock_IOLOCK();
0x9D002C8C	0x0F4008B3  JAL	_Unlock_IOLOCK+0
0x9D002C90	0xA3C20619  SB	R2, 1561(R30)
;Config.c, 43 :: 		PPS_Mapping_NoLock(_RPE8, _OUTPUT, _U2TX);    // Sets pin PORTE.B8 to be Output and maps UART1 Transmit to it
0x9D002C94	0x341B0002  ORI	R27, R0, 2
0x9D002C98	0x0000D00A  MOVZ	R26, R0, R0
0x9D002C9C	0x0F4008AA  JAL	_PPS_Mapping_NoLock+0
0x9D002CA0	0x3419003D  ORI	R25, R0, 61
;Config.c, 44 :: 		PPS_Mapping_NoLock(_RPE9, _INPUT,  _U2RX);    // Sets pin PORTE.B9 to be Input and maps UART1 Receive to it
0x9D002CA4	0x341B0020  ORI	R27, R0, 32
0x9D002CA8	0x341A0001  ORI	R26, R0, 1
0x9D002CAC	0x0F4008AA  JAL	_PPS_Mapping_NoLock+0
0x9D002CB0	0x3419002D  ORI	R25, R0, 45
;Config.c, 45 :: 		PPS_Mapping_NoLock(_RPB9, _OUTPUT, _NULL);
0x9D002CB4	0x0000D80A  MOVZ	R27, R0, R0
0x9D002CB8	0x0000D00A  MOVZ	R26, R0, R0
0x9D002CBC	0x0F4008AA  JAL	_PPS_Mapping_NoLock+0
0x9D002CC0	0x34190005  ORI	R25, R0, 5
;Config.c, 46 :: 		PPS_Mapping_NoLock(_RPB10, _OUTPUT, _NULL);
0x9D002CC4	0x0000D80A  MOVZ	R27, R0, R0
0x9D002CC8	0x0000D00A  MOVZ	R26, R0, R0
0x9D002CCC	0x0F4008AA  JAL	_PPS_Mapping_NoLock+0
0x9D002CD0	0x34190006  ORI	R25, R0, 6
;Config.c, 47 :: 		PPS_Mapping_NoLock(_RPF1, _OUTPUT, _OC3);     // dual pulse mode OutPut
0x9D002CD4	0x341B000B  ORI	R27, R0, 11
0x9D002CD8	0x0000D00A  MOVZ	R26, R0, R0
0x9D002CDC	0x0F4008AA  JAL	_PPS_Mapping_NoLock+0
0x9D002CE0	0x34190004  ORI	R25, R0, 4
;Config.c, 48 :: 		PPS_Mapping_NoLock(_RPD4, _OUTPUT, _OC5);
0x9D002CE4	0x341B000B  ORI	R27, R0, 11
0x9D002CE8	0x0000D00A  MOVZ	R26, R0, R0
0x9D002CEC	0x0F4008AA  JAL	_PPS_Mapping_NoLock+0
0x9D002CF0	0x34190024  ORI	R25, R0, 36
;Config.c, 49 :: 		PPS_Mapping_NoLock(_RPE3, _OUTPUT, _OC8);     //tmr6
0x9D002CF4	0x341B000C  ORI	R27, R0, 12
0x9D002CF8	0x0000D00A  MOVZ	R26, R0, R0
0x9D002CFC	0x0F4008AA  JAL	_PPS_Mapping_NoLock+0
0x9D002D00	0x34190026  ORI	R25, R0, 38
;Config.c, 50 :: 		PPS_Mapping_NoLock(_RPG9, _OUTPUT, _OC9);     //tmr7
0x9D002D04	0x341B000D  ORI	R27, R0, 13
0x9D002D08	0x0000D00A  MOVZ	R26, R0, R0
0x9D002D0C	0x0F4008AA  JAL	_PPS_Mapping_NoLock+0
0x9D002D10	0x34190031  ORI	R25, R0, 49
;Config.c, 51 :: 		Lock_IOLOCK();
0x9D002D14	0x0F400000  JAL	_Lock_IOLOCK+0
0x9D002D18	0x70000000  NOP	
;Config.c, 55 :: 		UartConfig();
0x9D002D1C	0x0F4008D3  JAL	_UartConfig+0
0x9D002D20	0x70000000  NOP	
;Config.c, 59 :: 		set_performance_mode();
0x9D002D24	0x0F400911  JAL	_set_performance_mode+0
0x9D002D28	0x70000000  NOP	
;Config.c, 63 :: 		Uart2InterruptSetup();
0x9D002D2C	0x0F4008F7  JAL	_Uart2InterruptSetup+0
0x9D002D30	0x70000000  NOP	
;Config.c, 67 :: 		InitTimer8();
0x9D002D34	0x0F40088B  JAL	_InitTimer8+0
0x9D002D38	0x70000000  NOP	
;Config.c, 74 :: 		initDMA_global();
0x9D002D3C	0x0F400636  JAL	_initDMA_global+0
0x9D002D40	0x70000000  NOP	
;Config.c, 75 :: 		initDMA0();
0x9D002D44	0x0F40063E  JAL	_initDMA0+0
0x9D002D48	0x70000000  NOP	
;Config.c, 76 :: 		initDMA1();
0x9D002D4C	0x0F40084E  JAL	_initDMA1+0
0x9D002D50	0x70000000  NOP	
;Config.c, 80 :: 		OutPutPulseXYZ();
0x9D002D54	0x0F40078E  JAL	_OutPutPulseXYZ+0
0x9D002D58	0x70000000  NOP	
;Config.c, 82 :: 		}
L_end_PinMode:
0x9D002D5C	0x8FBB000C  LW	R27, 12(SP)
0x9D002D60	0x8FBA0008  LW	R26, 8(SP)
0x9D002D64	0x8FB90004  LW	R25, 4(SP)
0x9D002D68	0x8FBF0000  LW	RA, 0(SP)
0x9D002D6C	0x03E00008  JR	RA
0x9D002D70	0x27BD0010  ADDIU	SP, SP, 16
; end of _PinMode
_Unlock_IOLOCK:
;__Lib_PPS_P32MZ_100CAN.c, 170 :: 		
0x9D0022CC	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_PPS_P32MZ_100CAN.c, 174 :: 		
; tmpInt start address is: 12 (R3)
0x9D0022D0	0x3C1EBF81  LUI	R30, 49025
0x9D0022D4	0x8FC30000  LW	R3, 0(R30)
;__Lib_PPS_P32MZ_100CAN.c, 175 :: 		
; tmpDma start address is: 16 (R4)
0x9D0022D8	0x3C1EBF81  LUI	R30, 49025
0x9D0022DC	0x8FC41000  LW	R4, 4096(R30)
;__Lib_PPS_P32MZ_100CAN.c, 178 :: 		
0x9D0022E0	0x3C1EBF81  LUI	R30, 49025
0x9D0022E4	0xAFC00000  SW	R0, 0(R30)
;__Lib_PPS_P32MZ_100CAN.c, 179 :: 		
0x9D0022E8	0x3C1EBF81  LUI	R30, 49025
0x9D0022EC	0xAFC01000  SW	R0, 4096(R30)
;__Lib_PPS_P32MZ_100CAN.c, 182 :: 		
0x9D0022F0	0x3C1EBF80  LUI	R30, 49024
0x9D0022F4	0xAFC00030  SW	R0, 48(R30)
;__Lib_PPS_P32MZ_100CAN.c, 183 :: 		
0x9D0022F8	0x3C02AA99  LUI	R2, 43673
0x9D0022FC	0x34426655  ORI	R2, R2, 26197
0x9D002300	0x3C1EBF80  LUI	R30, 49024
0x9D002304	0xAFC20030  SW	R2, 48(R30)
;__Lib_PPS_P32MZ_100CAN.c, 184 :: 		
0x9D002308	0x3C025566  LUI	R2, 21862
0x9D00230C	0x344299AA  ORI	R2, R2, 39338
0x9D002310	0x3C1EBF80  LUI	R30, 49024
0x9D002314	0xAFC20030  SW	R2, 48(R30)
;__Lib_PPS_P32MZ_100CAN.c, 186 :: 		
0x9D002318	0x3C1EBF80  LUI	R30, 49024
0x9D00231C	0x83C20001  LB	R2, 1(R30)
0x9D002320	0x7C022944  INS	R2, R0, 5, 1
0x9D002324	0x3C1EBF80  LUI	R30, 49024
0x9D002328	0xA3C20001  SB	R2, 1(R30)
;__Lib_PPS_P32MZ_100CAN.c, 188 :: 		
0x9D00232C	0x3C1EBF80  LUI	R30, 49024
0x9D002330	0xAFC00030  SW	R0, 48(R30)
;__Lib_PPS_P32MZ_100CAN.c, 189 :: 		
0x9D002334	0x3C1EBF81  LUI	R30, 49025
0x9D002338	0xAFC30000  SW	R3, 0(R30)
; tmpInt end address is: 12 (R3)
;__Lib_PPS_P32MZ_100CAN.c, 190 :: 		
0x9D00233C	0x3C1EBF81  LUI	R30, 49025
0x9D002340	0xAFC41000  SW	R4, 4096(R30)
; tmpDma end address is: 16 (R4)
;__Lib_PPS_P32MZ_100CAN.c, 191 :: 		
L_end_Unlock_IOLOCK:
0x9D002344	0x03E00008  JR	RA
0x9D002348	0x27BD0004  ADDIU	SP, SP, 4
; end of _Unlock_IOLOCK
_PPS_Mapping_NoLock:
;__Lib_PPS_P32MZ_100CAN.c, 443 :: 		
0x9D0022A8	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D0022AC	0xAFBF0000  SW	RA, 0(SP)
;__Lib_PPS_P32MZ_100CAN.c, 444 :: 		
0x9D0022B0	0xAFBC0004  SW	R28, 4(SP)
0x9D0022B4	0x0F400044  JAL	__Lib_PPS_P32MZ_100CAN__PPS_MAPPING+0
0x9D0022B8	0x0000E00A  MOVZ	R28, R0, R0
;__Lib_PPS_P32MZ_100CAN.c, 445 :: 		
;__Lib_PPS_P32MZ_100CAN.c, 444 :: 		
;__Lib_PPS_P32MZ_100CAN.c, 445 :: 		
L_end_PPS_Mapping_NoLock:
0x9D0022BC	0x8FBC0004  LW	R28, 4(SP)
0x9D0022C0	0x8FBF0000  LW	RA, 0(SP)
0x9D0022C4	0x03E00008  JR	RA
0x9D0022C8	0x27BD0008  ADDIU	SP, SP, 8
; end of _PPS_Mapping_NoLock
__Lib_PPS_P32MZ_100CAN__PPS_MAPPING:
;__Lib_PPS_P32MZ_100CAN.c, 216 :: 		
0x9D000110	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000114	0xAFBF0000  SW	RA, 0(SP)
;__Lib_PPS_P32MZ_100CAN.c, 222 :: 		
0x9D000118	0x332200FF  ANDI	R2, R25, 255
0x9D00011C	0x2C42003E  SLTIU	R2, R2, 62
0x9D000120	0x14400003  BNE	R2, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING0
0x9D000124	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING186:
;__Lib_PPS_P32MZ_100CAN.c, 223 :: 		
0x9D000128	0x0B40055E  J	L_end__PPS_MAPPING
0x9D00012C	0x0000100A  MOVZ	R2, R0, R0
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING0:
;__Lib_PPS_P32MZ_100CAN.c, 225 :: 		
0x9D000130	0x334200FF  ANDI	R2, R26, 255
0x9D000134	0x1440017B  BNE	R2, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING1
0x9D000138	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING187:
;__Lib_PPS_P32MZ_100CAN.c, 226 :: 		
0x9D00013C	0x13800003  BEQ	R28, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING2
0x9D000140	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING189:
;__Lib_PPS_P32MZ_100CAN.c, 227 :: 		
0x9D000144	0x0F4008B3  JAL	_Unlock_IOLOCK+0
0x9D000148	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING2:
;__Lib_PPS_P32MZ_100CAN.c, 229 :: 		
0x9D00014C	0x332200FF  ANDI	R2, R25, 255
0x9D000150	0x2C42003E  SLTIU	R2, R2, 62
0x9D000154	0x1040016F  BEQ	R2, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING3
0x9D000158	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING190:
;__Lib_PPS_P32MZ_100CAN.c, 230 :: 		
0x9D00015C	0x336200FF  ANDI	R2, R27, 255
0x9D000160	0x2C420010  SLTIU	R2, R2, 16
0x9D000164	0x10400169  BEQ	R2, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING4
0x9D000168	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING191:
;__Lib_PPS_P32MZ_100CAN.c, 231 :: 		
0x9D00016C	0x0B4000F6  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING5
0x9D000170	0x70000000  NOP	
;__Lib_PPS_P32MZ_100CAN.c, 232 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING7:
0x9D000174	0x3C1EBF80  LUI	R30, 49024
0x9D000178	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D00017C	0xA3DB15C8  SB	R27, 5576(R30)
;__Lib_PPS_P32MZ_100CAN.c, 233 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING8:
0x9D000180	0x3C1EBF80  LUI	R30, 49024
0x9D000184	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000188	0xA3DB16A0  SB	R27, 5792(R30)
;__Lib_PPS_P32MZ_100CAN.c, 234 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING9:
0x9D00018C	0x3C1EBF80  LUI	R30, 49024
0x9D000190	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000194	0xA3DB1650  SB	R27, 5712(R30)
;__Lib_PPS_P32MZ_100CAN.c, 235 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING10:
0x9D000198	0x3C1EBF80  LUI	R30, 49024
0x9D00019C	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0001A0	0xA3DB15E8  SB	R27, 5608(R30)
;__Lib_PPS_P32MZ_100CAN.c, 236 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING11:
0x9D0001A4	0x3C1EBF80  LUI	R30, 49024
0x9D0001A8	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0001AC	0xA3DB1644  SB	R27, 5700(R30)
;__Lib_PPS_P32MZ_100CAN.c, 237 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING12:
0x9D0001B0	0x3C1EBF80  LUI	R30, 49024
0x9D0001B4	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0001B8	0xA3DB1564  SB	R27, 5476(R30)
;__Lib_PPS_P32MZ_100CAN.c, 238 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING13:
0x9D0001BC	0x3C1EBF80  LUI	R30, 49024
0x9D0001C0	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0001C4	0xA3DB1568  SB	R27, 5480(R30)
;__Lib_PPS_P32MZ_100CAN.c, 239 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING14:
0x9D0001C8	0x3C1EBF80  LUI	R30, 49024
0x9D0001CC	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0001D0	0xA3DB15B8  SB	R27, 5560(R30)
;__Lib_PPS_P32MZ_100CAN.c, 240 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING15:
0x9D0001D4	0x3C1EBF80  LUI	R30, 49024
0x9D0001D8	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0001DC	0xA3DB1554  SB	R27, 5460(R30)
;__Lib_PPS_P32MZ_100CAN.c, 241 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING16:
0x9D0001E0	0x3C1EBF80  LUI	R30, 49024
0x9D0001E4	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0001E8	0xA3DB1584  SB	R27, 5508(R30)
;__Lib_PPS_P32MZ_100CAN.c, 242 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING17:
0x9D0001EC	0x3C1EBF80  LUI	R30, 49024
0x9D0001F0	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0001F4	0xA3DB15F8  SB	R27, 5624(R30)
;__Lib_PPS_P32MZ_100CAN.c, 243 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING18:
0x9D0001F8	0x3C1EBF80  LUI	R30, 49024
0x9D0001FC	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000200	0xA3DB1684  SB	R27, 5764(R30)
;__Lib_PPS_P32MZ_100CAN.c, 244 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING19:
0x9D000204	0x3C1EBF80  LUI	R30, 49024
0x9D000208	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D00020C	0xA3DB1538  SB	R27, 5432(R30)
;__Lib_PPS_P32MZ_100CAN.c, 247 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING20:
0x9D000210	0x3C1EBF80  LUI	R30, 49024
0x9D000214	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000218	0xA3DB15CC  SB	R27, 5580(R30)
;__Lib_PPS_P32MZ_100CAN.c, 248 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING21:
0x9D00021C	0x3C1EBF80  LUI	R30, 49024
0x9D000220	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000224	0xA3DB169C  SB	R27, 5788(R30)
;__Lib_PPS_P32MZ_100CAN.c, 249 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING22:
0x9D000228	0x3C1EBF80  LUI	R30, 49024
0x9D00022C	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000230	0xA3DB1654  SB	R27, 5716(R30)
;__Lib_PPS_P32MZ_100CAN.c, 250 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING23:
0x9D000234	0x3C1EBF80  LUI	R30, 49024
0x9D000238	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D00023C	0xA3DB15EC  SB	R27, 5612(R30)
;__Lib_PPS_P32MZ_100CAN.c, 251 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING24:
0x9D000240	0x3C1EBF80  LUI	R30, 49024
0x9D000244	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000248	0xA3DB1640  SB	R27, 5696(R30)
;__Lib_PPS_P32MZ_100CAN.c, 252 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING25:
0x9D00024C	0x3C1EBF80  LUI	R30, 49024
0x9D000250	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000254	0xA3DB1544  SB	R27, 5444(R30)
;__Lib_PPS_P32MZ_100CAN.c, 253 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING26:
0x9D000258	0x3C1EBF80  LUI	R30, 49024
0x9D00025C	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000260	0xA3DB1614  SB	R27, 5652(R30)
;__Lib_PPS_P32MZ_100CAN.c, 254 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING27:
0x9D000264	0x3C1EBF80  LUI	R30, 49024
0x9D000268	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D00026C	0xA3DB15B4  SB	R27, 5556(R30)
;__Lib_PPS_P32MZ_100CAN.c, 255 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING28:
0x9D000270	0x3C1EBF80  LUI	R30, 49024
0x9D000274	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000278	0xA3DB154C  SB	R27, 5452(R30)
;__Lib_PPS_P32MZ_100CAN.c, 256 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING29:
0x9D00027C	0x3C1EBF80  LUI	R30, 49024
0x9D000280	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000284	0xA3DB1590  SB	R27, 5520(R30)
;__Lib_PPS_P32MZ_100CAN.c, 257 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING30:
0x9D000288	0x3C1EBF80  LUI	R30, 49024
0x9D00028C	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000290	0xA3DB15FC  SB	R27, 5628(R30)
;__Lib_PPS_P32MZ_100CAN.c, 258 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING31:
0x9D000294	0x3C1EBF80  LUI	R30, 49024
0x9D000298	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D00029C	0xA3DB1680  SB	R27, 5760(R30)
;__Lib_PPS_P32MZ_100CAN.c, 259 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING32:
0x9D0002A0	0x3C1EBF80  LUI	R30, 49024
0x9D0002A4	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0002A8	0xA3DB153C  SB	R27, 5436(R30)
;__Lib_PPS_P32MZ_100CAN.c, 262 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING33:
0x9D0002AC	0x3C1EBF80  LUI	R30, 49024
0x9D0002B0	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0002B4	0xA3DB15E4  SB	R27, 5604(R30)
;__Lib_PPS_P32MZ_100CAN.c, 263 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING34:
0x9D0002B8	0x3C1EBF80  LUI	R30, 49024
0x9D0002BC	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0002C0	0xA3DB1698  SB	R27, 5784(R30)
;__Lib_PPS_P32MZ_100CAN.c, 264 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING35:
0x9D0002C4	0x3C1EBF80  LUI	R30, 49024
0x9D0002C8	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0002CC	0xA3DB1560  SB	R27, 5472(R30)
;__Lib_PPS_P32MZ_100CAN.c, 265 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING36:
0x9D0002D0	0x3C1EBF80  LUI	R30, 49024
0x9D0002D4	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0002D8	0xA3DB157C  SB	R27, 5500(R30)
;__Lib_PPS_P32MZ_100CAN.c, 266 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING37:
0x9D0002DC	0x3C1EBF80  LUI	R30, 49024
0x9D0002E0	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0002E4	0xA3DB15D0  SB	R27, 5584(R30)
;__Lib_PPS_P32MZ_100CAN.c, 267 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING38:
0x9D0002E8	0x3C1EBF80  LUI	R30, 49024
0x9D0002EC	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0002F0	0xA3DB1540  SB	R27, 5440(R30)
;__Lib_PPS_P32MZ_100CAN.c, 268 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING39:
0x9D0002F4	0x3C1EBF80  LUI	R30, 49024
0x9D0002F8	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0002FC	0xA3DB160C  SB	R27, 5644(R30)
;__Lib_PPS_P32MZ_100CAN.c, 269 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING40:
0x9D000300	0x3C1EBF80  LUI	R30, 49024
0x9D000304	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000308	0xA3DB155C  SB	R27, 5468(R30)
;__Lib_PPS_P32MZ_100CAN.c, 270 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING41:
0x9D00030C	0x3C1EBF80  LUI	R30, 49024
0x9D000310	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000314	0xA3DB1670  SB	R27, 5744(R30)
;__Lib_PPS_P32MZ_100CAN.c, 271 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING42:
0x9D000318	0x3C1EBF80  LUI	R30, 49024
0x9D00031C	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000320	0xA3DB15F0  SB	R27, 5616(R30)
;__Lib_PPS_P32MZ_100CAN.c, 272 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING43:
0x9D000324	0x3C1EBF80  LUI	R30, 49024
0x9D000328	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D00032C	0xA3DB1660  SB	R27, 5728(R30)
;__Lib_PPS_P32MZ_100CAN.c, 273 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING44:
0x9D000330	0x3C1EBF80  LUI	R30, 49024
0x9D000334	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000338	0xA3DB158C  SB	R27, 5516(R30)
;__Lib_PPS_P32MZ_100CAN.c, 274 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING45:
0x9D00033C	0x3C1EBF80  LUI	R30, 49024
0x9D000340	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000344	0xA3DB1624  SB	R27, 5668(R30)
;__Lib_PPS_P32MZ_100CAN.c, 276 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING46:
0x9D000348	0x3C1EBF80  LUI	R30, 49024
0x9D00034C	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000350	0xA3DB15C4  SB	R27, 5572(R30)
;__Lib_PPS_P32MZ_100CAN.c, 277 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING47:
0x9D000354	0x3C1EBF80  LUI	R30, 49024
0x9D000358	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D00035C	0xA3DB16A4  SB	R27, 5796(R30)
;__Lib_PPS_P32MZ_100CAN.c, 278 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING48:
0x9D000360	0x3C1EBF80  LUI	R30, 49024
0x9D000364	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000368	0xA3DB1578  SB	R27, 5496(R30)
;__Lib_PPS_P32MZ_100CAN.c, 279 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING49:
0x9D00036C	0x3C1EBF80  LUI	R30, 49024
0x9D000370	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000374	0xA3DB15C0  SB	R27, 5568(R30)
;__Lib_PPS_P32MZ_100CAN.c, 280 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING50:
0x9D000378	0x3C1EBF80  LUI	R30, 49024
0x9D00037C	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000380	0xA3DB1558  SB	R27, 5464(R30)
;__Lib_PPS_P32MZ_100CAN.c, 281 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING51:
0x9D000384	0x3C1EBF80  LUI	R30, 49024
0x9D000388	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D00038C	0xA3DB15D4  SB	R27, 5588(R30)
;__Lib_PPS_P32MZ_100CAN.c, 282 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING52:
0x9D000390	0x3C1EBF80  LUI	R30, 49024
0x9D000394	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D000398	0xA3DB1548  SB	R27, 5448(R30)
;__Lib_PPS_P32MZ_100CAN.c, 283 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING53:
0x9D00039C	0x3C1EBF80  LUI	R30, 49024
0x9D0003A0	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0003A4	0xA3DB164C  SB	R27, 5708(R30)
;__Lib_PPS_P32MZ_100CAN.c, 284 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING54:
0x9D0003A8	0x3C1EBF80  LUI	R30, 49024
0x9D0003AC	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0003B0	0xA3DB1674  SB	R27, 5748(R30)
;__Lib_PPS_P32MZ_100CAN.c, 285 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING55:
0x9D0003B4	0x3C1EBF80  LUI	R30, 49024
0x9D0003B8	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0003BC	0xA3DB1648  SB	R27, 5704(R30)
;__Lib_PPS_P32MZ_100CAN.c, 286 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING56:
0x9D0003C0	0x3C1EBF80  LUI	R30, 49024
0x9D0003C4	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0003C8	0xA3DB1588  SB	R27, 5512(R30)
;__Lib_PPS_P32MZ_100CAN.c, 287 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING57:
0x9D0003CC	0x3C1EBF80  LUI	R30, 49024
0x9D0003D0	0x0B4001C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6
0x9D0003D4	0xA3DB1620  SB	R27, 5664(R30)
;__Lib_PPS_P32MZ_100CAN.c, 288 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING5:
0x9D0003D8	0x332200FF  ANDI	R2, R25, 255
0x9D0003DC	0x1040FF65  BEQ	R2, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING7
0x9D0003E0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING193:
0x9D0003E4	0x332300FF  ANDI	R3, R25, 255
0x9D0003E8	0x34020001  ORI	R2, R0, 1
0x9D0003EC	0x1062FF64  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING8
0x9D0003F0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING195:
0x9D0003F4	0x332300FF  ANDI	R3, R25, 255
0x9D0003F8	0x34020002  ORI	R2, R0, 2
0x9D0003FC	0x1062FF63  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING9
0x9D000400	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING197:
0x9D000404	0x332300FF  ANDI	R3, R25, 255
0x9D000408	0x34020003  ORI	R2, R0, 3
0x9D00040C	0x1062FF62  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING10
0x9D000410	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING199:
0x9D000414	0x332300FF  ANDI	R3, R25, 255
0x9D000418	0x34020004  ORI	R2, R0, 4
0x9D00041C	0x1062FF61  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING11
0x9D000420	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING201:
0x9D000424	0x332300FF  ANDI	R3, R25, 255
0x9D000428	0x34020005  ORI	R2, R0, 5
0x9D00042C	0x1062FF60  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING12
0x9D000430	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING203:
0x9D000434	0x332300FF  ANDI	R3, R25, 255
0x9D000438	0x34020006  ORI	R2, R0, 6
0x9D00043C	0x1062FF5F  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING13
0x9D000440	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING205:
0x9D000444	0x332300FF  ANDI	R3, R25, 255
0x9D000448	0x34020007  ORI	R2, R0, 7
0x9D00044C	0x1062FF5E  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING14
0x9D000450	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING207:
0x9D000454	0x332300FF  ANDI	R3, R25, 255
0x9D000458	0x34020008  ORI	R2, R0, 8
0x9D00045C	0x1062FF5D  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING15
0x9D000460	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING209:
0x9D000464	0x332300FF  ANDI	R3, R25, 255
0x9D000468	0x3402000A  ORI	R2, R0, 10
0x9D00046C	0x1062FF5C  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING16
0x9D000470	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING211:
0x9D000474	0x332300FF  ANDI	R3, R25, 255
0x9D000478	0x3402000B  ORI	R2, R0, 11
0x9D00047C	0x1062FF5B  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING17
0x9D000480	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING213:
0x9D000484	0x332300FF  ANDI	R3, R25, 255
0x9D000488	0x3402000C  ORI	R2, R0, 12
0x9D00048C	0x1062FF5A  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING18
0x9D000490	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING215:
0x9D000494	0x332300FF  ANDI	R3, R25, 255
0x9D000498	0x3402000D  ORI	R2, R0, 13
0x9D00049C	0x1062FF59  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING19
0x9D0004A0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING217:
0x9D0004A4	0x332300FF  ANDI	R3, R25, 255
0x9D0004A8	0x34020010  ORI	R2, R0, 16
0x9D0004AC	0x1062FF58  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING20
0x9D0004B0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING219:
0x9D0004B4	0x332300FF  ANDI	R3, R25, 255
0x9D0004B8	0x34020011  ORI	R2, R0, 17
0x9D0004BC	0x1062FF57  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING21
0x9D0004C0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING221:
0x9D0004C4	0x332300FF  ANDI	R3, R25, 255
0x9D0004C8	0x34020012  ORI	R2, R0, 18
0x9D0004CC	0x1062FF56  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING22
0x9D0004D0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING223:
0x9D0004D4	0x332300FF  ANDI	R3, R25, 255
0x9D0004D8	0x34020013  ORI	R2, R0, 19
0x9D0004DC	0x1062FF55  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING23
0x9D0004E0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING225:
0x9D0004E4	0x332300FF  ANDI	R3, R25, 255
0x9D0004E8	0x34020014  ORI	R2, R0, 20
0x9D0004EC	0x1062FF54  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING24
0x9D0004F0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING227:
0x9D0004F4	0x332300FF  ANDI	R3, R25, 255
0x9D0004F8	0x34020015  ORI	R2, R0, 21
0x9D0004FC	0x1062FF53  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING25
0x9D000500	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING229:
0x9D000504	0x332300FF  ANDI	R3, R25, 255
0x9D000508	0x34020016  ORI	R2, R0, 22
0x9D00050C	0x1062FF52  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING26
0x9D000510	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING231:
0x9D000514	0x332300FF  ANDI	R3, R25, 255
0x9D000518	0x34020017  ORI	R2, R0, 23
0x9D00051C	0x1062FF51  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING27
0x9D000520	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING233:
0x9D000524	0x332300FF  ANDI	R3, R25, 255
0x9D000528	0x34020018  ORI	R2, R0, 24
0x9D00052C	0x1062FF50  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING28
0x9D000530	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING235:
0x9D000534	0x332300FF  ANDI	R3, R25, 255
0x9D000538	0x3402001A  ORI	R2, R0, 26
0x9D00053C	0x1062FF4F  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING29
0x9D000540	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING237:
0x9D000544	0x332300FF  ANDI	R3, R25, 255
0x9D000548	0x3402001B  ORI	R2, R0, 27
0x9D00054C	0x1062FF4E  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING30
0x9D000550	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING239:
0x9D000554	0x332300FF  ANDI	R3, R25, 255
0x9D000558	0x3402001C  ORI	R2, R0, 28
0x9D00055C	0x1062FF4D  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING31
0x9D000560	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING241:
0x9D000564	0x332300FF  ANDI	R3, R25, 255
0x9D000568	0x3402001D  ORI	R2, R0, 29
0x9D00056C	0x1062FF4C  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING32
0x9D000570	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING243:
0x9D000574	0x332300FF  ANDI	R3, R25, 255
0x9D000578	0x34020020  ORI	R2, R0, 32
0x9D00057C	0x1062FF4B  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING33
0x9D000580	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING245:
0x9D000584	0x332300FF  ANDI	R3, R25, 255
0x9D000588	0x34020021  ORI	R2, R0, 33
0x9D00058C	0x1062FF4A  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING34
0x9D000590	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING247:
0x9D000594	0x332300FF  ANDI	R3, R25, 255
0x9D000598	0x34020022  ORI	R2, R0, 34
0x9D00059C	0x1062FF49  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING35
0x9D0005A0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING249:
0x9D0005A4	0x332300FF  ANDI	R3, R25, 255
0x9D0005A8	0x34020023  ORI	R2, R0, 35
0x9D0005AC	0x1062FF48  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING36
0x9D0005B0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING251:
0x9D0005B4	0x332300FF  ANDI	R3, R25, 255
0x9D0005B8	0x34020024  ORI	R2, R0, 36
0x9D0005BC	0x1062FF47  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING37
0x9D0005C0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING253:
0x9D0005C4	0x332300FF  ANDI	R3, R25, 255
0x9D0005C8	0x34020025  ORI	R2, R0, 37
0x9D0005CC	0x1062FF46  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING38
0x9D0005D0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING255:
0x9D0005D4	0x332300FF  ANDI	R3, R25, 255
0x9D0005D8	0x34020026  ORI	R2, R0, 38
0x9D0005DC	0x1062FF45  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING39
0x9D0005E0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING257:
0x9D0005E4	0x332300FF  ANDI	R3, R25, 255
0x9D0005E8	0x34020027  ORI	R2, R0, 39
0x9D0005EC	0x1062FF44  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING40
0x9D0005F0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING259:
0x9D0005F4	0x332300FF  ANDI	R3, R25, 255
0x9D0005F8	0x34020029  ORI	R2, R0, 41
0x9D0005FC	0x1062FF43  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING41
0x9D000600	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING261:
0x9D000604	0x332300FF  ANDI	R3, R25, 255
0x9D000608	0x3402002A  ORI	R2, R0, 42
0x9D00060C	0x1062FF42  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING42
0x9D000610	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING263:
0x9D000614	0x332300FF  ANDI	R3, R25, 255
0x9D000618	0x3402002B  ORI	R2, R0, 43
0x9D00061C	0x1062FF41  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING43
0x9D000620	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING265:
0x9D000624	0x332300FF  ANDI	R3, R25, 255
0x9D000628	0x3402002C  ORI	R2, R0, 44
0x9D00062C	0x1062FF40  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING44
0x9D000630	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING267:
0x9D000634	0x332300FF  ANDI	R3, R25, 255
0x9D000638	0x3402002D  ORI	R2, R0, 45
0x9D00063C	0x1062FF3F  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING45
0x9D000640	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING269:
0x9D000644	0x332300FF  ANDI	R3, R25, 255
0x9D000648	0x34020030  ORI	R2, R0, 48
0x9D00064C	0x1062FF3E  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING46
0x9D000650	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING271:
0x9D000654	0x332300FF  ANDI	R3, R25, 255
0x9D000658	0x34020031  ORI	R2, R0, 49
0x9D00065C	0x1062FF3D  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING47
0x9D000660	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING273:
0x9D000664	0x332300FF  ANDI	R3, R25, 255
0x9D000668	0x34020032  ORI	R2, R0, 50
0x9D00066C	0x1062FF3C  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING48
0x9D000670	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING275:
0x9D000674	0x332300FF  ANDI	R3, R25, 255
0x9D000678	0x34020033  ORI	R2, R0, 51
0x9D00067C	0x1062FF3B  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING49
0x9D000680	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING277:
0x9D000684	0x332300FF  ANDI	R3, R25, 255
0x9D000688	0x34020035  ORI	R2, R0, 53
0x9D00068C	0x1062FF3A  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING50
0x9D000690	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING279:
0x9D000694	0x332300FF  ANDI	R3, R25, 255
0x9D000698	0x34020036  ORI	R2, R0, 54
0x9D00069C	0x1062FF39  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING51
0x9D0006A0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING281:
0x9D0006A4	0x332300FF  ANDI	R3, R25, 255
0x9D0006A8	0x34020037  ORI	R2, R0, 55
0x9D0006AC	0x1062FF38  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING52
0x9D0006B0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING283:
0x9D0006B4	0x332300FF  ANDI	R3, R25, 255
0x9D0006B8	0x34020038  ORI	R2, R0, 56
0x9D0006BC	0x1062FF37  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING53
0x9D0006C0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING285:
0x9D0006C4	0x332300FF  ANDI	R3, R25, 255
0x9D0006C8	0x34020039  ORI	R2, R0, 57
0x9D0006CC	0x1062FF36  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING54
0x9D0006D0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING287:
0x9D0006D4	0x332300FF  ANDI	R3, R25, 255
0x9D0006D8	0x3402003B  ORI	R2, R0, 59
0x9D0006DC	0x1062FF35  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING55
0x9D0006E0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING289:
0x9D0006E4	0x332300FF  ANDI	R3, R25, 255
0x9D0006E8	0x3402003C  ORI	R2, R0, 60
0x9D0006EC	0x1062FF34  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING56
0x9D0006F0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING291:
0x9D0006F4	0x332300FF  ANDI	R3, R25, 255
0x9D0006F8	0x3402003D  ORI	R2, R0, 61
0x9D0006FC	0x1062FF33  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING57
0x9D000700	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING293:
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING6:
;__Lib_PPS_P32MZ_100CAN.c, 289 :: 		
0x9D000704	0x0B4001C5  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING58
0x9D000708	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING4:
;__Lib_PPS_P32MZ_100CAN.c, 290 :: 		
0x9D00070C	0x0B40055E  J	L_end__PPS_MAPPING
0x9D000710	0x0000100A  MOVZ	R2, R0, R0
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING58:
;__Lib_PPS_P32MZ_100CAN.c, 291 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING3:
;__Lib_PPS_P32MZ_100CAN.c, 293 :: 		
0x9D000714	0x13800003  BEQ	R28, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING59
0x9D000718	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING295:
;__Lib_PPS_P32MZ_100CAN.c, 294 :: 		
0x9D00071C	0x0F400000  JAL	_Lock_IOLOCK+0
0x9D000720	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING59:
;__Lib_PPS_P32MZ_100CAN.c, 295 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING1:
;__Lib_PPS_P32MZ_100CAN.c, 297 :: 		
0x9D000724	0x334300FF  ANDI	R3, R26, 255
0x9D000728	0x34020001  ORI	R2, R0, 1
0x9D00072C	0x14620391  BNE	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING60
0x9D000730	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING296:
;__Lib_PPS_P32MZ_100CAN.c, 298 :: 		
0x9D000734	0x13800003  BEQ	R28, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING61
0x9D000738	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING298:
;__Lib_PPS_P32MZ_100CAN.c, 299 :: 		
0x9D00073C	0x0F4008B3  JAL	_Unlock_IOLOCK+0
0x9D000740	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING61:
;__Lib_PPS_P32MZ_100CAN.c, 301 :: 		
0x9D000744	0x336200FF  ANDI	R2, R27, 255
0x9D000748	0x2C42000E  SLTIU	R2, R2, 14
0x9D00074C	0x10400066  BEQ	R2, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING62
0x9D000750	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING299:
;__Lib_PPS_P32MZ_100CAN.c, 302 :: 		
0x9D000754	0x0B400201  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING63
0x9D000758	0x70000000  NOP	
;__Lib_PPS_P32MZ_100CAN.c, 303 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING65:
0x9D00075C	0x3C1EBF80  LUI	R30, 49024
0x9D000760	0x0B400238  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64
0x9D000764	0xA3D9140C  SB	R25, 5132(R30)
;__Lib_PPS_P32MZ_100CAN.c, 304 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING66:
0x9D000768	0x3C1EBF80  LUI	R30, 49024
0x9D00076C	0x0B400238  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64
0x9D000770	0xA3D91418  SB	R25, 5144(R30)
;__Lib_PPS_P32MZ_100CAN.c, 305 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING67:
0x9D000774	0x3C1EBF80  LUI	R30, 49024
0x9D000778	0x0B400238  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64
0x9D00077C	0xA3D91428  SB	R25, 5160(R30)
;__Lib_PPS_P32MZ_100CAN.c, 306 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING68:
0x9D000780	0x3C1EBF80  LUI	R30, 49024
0x9D000784	0x0B400238  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64
0x9D000788	0xA3D91440  SB	R25, 5184(R30)
;__Lib_PPS_P32MZ_100CAN.c, 307 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING69:
0x9D00078C	0x3C1EBF80  LUI	R30, 49024
0x9D000790	0x0B400238  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64
0x9D000794	0xA3D91450  SB	R25, 5200(R30)
;__Lib_PPS_P32MZ_100CAN.c, 308 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING70:
0x9D000798	0x3C1EBF80  LUI	R30, 49024
0x9D00079C	0x0B400238  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64
0x9D0007A0	0xA3D91468  SB	R25, 5224(R30)
;__Lib_PPS_P32MZ_100CAN.c, 309 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING71:
0x9D0007A4	0x3C1EBF80  LUI	R30, 49024
0x9D0007A8	0x0B400238  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64
0x9D0007AC	0xA3D91474  SB	R25, 5236(R30)
;__Lib_PPS_P32MZ_100CAN.c, 310 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING72:
0x9D0007B0	0x3C1EBF80  LUI	R30, 49024
0x9D0007B4	0x0B400238  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64
0x9D0007B8	0xA3D91488  SB	R25, 5256(R30)
;__Lib_PPS_P32MZ_100CAN.c, 311 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING73:
0x9D0007BC	0x3C1EBF80  LUI	R30, 49024
0x9D0007C0	0x0B400238  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64
0x9D0007C4	0xA3D91494  SB	R25, 5268(R30)
;__Lib_PPS_P32MZ_100CAN.c, 312 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING74:
0x9D0007C8	0x3C1EBF80  LUI	R30, 49024
0x9D0007CC	0x0B400238  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64
0x9D0007D0	0xA3D9149C  SB	R25, 5276(R30)
;__Lib_PPS_P32MZ_100CAN.c, 313 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING75:
0x9D0007D4	0x3C1EBF80  LUI	R30, 49024
0x9D0007D8	0x0B400238  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64
0x9D0007DC	0xA3D914B4  SB	R25, 5300(R30)
;__Lib_PPS_P32MZ_100CAN.c, 314 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING76:
0x9D0007E0	0x3C1EBF80  LUI	R30, 49024
0x9D0007E4	0x0B400238  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64
0x9D0007E8	0xA3D914CC  SB	R25, 5324(R30)
;__Lib_PPS_P32MZ_100CAN.c, 315 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING77:
0x9D0007EC	0x3C1EBF80  LUI	R30, 49024
0x9D0007F0	0x0B400238  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64
0x9D0007F4	0xA3D914DC  SB	R25, 5340(R30)
;__Lib_PPS_P32MZ_100CAN.c, 316 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING78:
0x9D0007F8	0x3C1EBF80  LUI	R30, 49024
0x9D0007FC	0x0B400238  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64
0x9D000800	0xA3D914E8  SB	R25, 5352(R30)
;__Lib_PPS_P32MZ_100CAN.c, 317 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING63:
0x9D000804	0x336200FF  ANDI	R2, R27, 255
0x9D000808	0x1040FFD4  BEQ	R2, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING65
0x9D00080C	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING301:
0x9D000810	0x336300FF  ANDI	R3, R27, 255
0x9D000814	0x34020001  ORI	R2, R0, 1
0x9D000818	0x1062FFD3  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING66
0x9D00081C	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING303:
0x9D000820	0x336300FF  ANDI	R3, R27, 255
0x9D000824	0x34020002  ORI	R2, R0, 2
0x9D000828	0x1062FFD2  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING67
0x9D00082C	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING305:
0x9D000830	0x336300FF  ANDI	R3, R27, 255
0x9D000834	0x34020003  ORI	R2, R0, 3
0x9D000838	0x1062FFD1  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING68
0x9D00083C	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING307:
0x9D000840	0x336300FF  ANDI	R3, R27, 255
0x9D000844	0x34020004  ORI	R2, R0, 4
0x9D000848	0x1062FFD0  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING69
0x9D00084C	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING309:
0x9D000850	0x336300FF  ANDI	R3, R27, 255
0x9D000854	0x34020005  ORI	R2, R0, 5
0x9D000858	0x1062FFCF  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING70
0x9D00085C	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING311:
0x9D000860	0x336300FF  ANDI	R3, R27, 255
0x9D000864	0x34020006  ORI	R2, R0, 6
0x9D000868	0x1062FFCE  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING71
0x9D00086C	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING313:
0x9D000870	0x336300FF  ANDI	R3, R27, 255
0x9D000874	0x34020007  ORI	R2, R0, 7
0x9D000878	0x1062FFCD  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING72
0x9D00087C	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING315:
0x9D000880	0x336300FF  ANDI	R3, R27, 255
0x9D000884	0x34020008  ORI	R2, R0, 8
0x9D000888	0x1062FFCC  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING73
0x9D00088C	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING317:
0x9D000890	0x336300FF  ANDI	R3, R27, 255
0x9D000894	0x34020009  ORI	R2, R0, 9
0x9D000898	0x1062FFCB  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING74
0x9D00089C	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING319:
0x9D0008A0	0x336300FF  ANDI	R3, R27, 255
0x9D0008A4	0x3402000A  ORI	R2, R0, 10
0x9D0008A8	0x1062FFCA  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING75
0x9D0008AC	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING321:
0x9D0008B0	0x336300FF  ANDI	R3, R27, 255
0x9D0008B4	0x3402000B  ORI	R2, R0, 11
0x9D0008B8	0x1062FFC9  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING76
0x9D0008BC	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING323:
0x9D0008C0	0x336300FF  ANDI	R3, R27, 255
0x9D0008C4	0x3402000C  ORI	R2, R0, 12
0x9D0008C8	0x1062FFC8  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING77
0x9D0008CC	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING325:
0x9D0008D0	0x336300FF  ANDI	R3, R27, 255
0x9D0008D4	0x3402000D  ORI	R2, R0, 13
0x9D0008D8	0x1062FFC7  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING78
0x9D0008DC	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING327:
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING64:
;__Lib_PPS_P32MZ_100CAN.c, 318 :: 		
0x9D0008E0	0x0B40035A  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING79
0x9D0008E4	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING62:
0x9D0008E8	0x336200FF  ANDI	R2, R27, 255
0x9D0008EC	0x2C420019  SLTIU	R2, R2, 25
0x9D0008F0	0x10400053  BEQ	R2, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING80
0x9D0008F4	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING328:
;__Lib_PPS_P32MZ_100CAN.c, 319 :: 		
0x9D0008F8	0x2722FFF0  ADDIU	R2, R25, -16
; rp_value start address is: 16 (R4)
;__Lib_PPS_P32MZ_100CAN.c, 320 :: 		
0x9D0008FC	0x0B400262  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING81
0x9D000900	0x304400FF  ANDI	R4, R2, 255
;__Lib_PPS_P32MZ_100CAN.c, 321 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING83:
0x9D000904	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000908	0x0B40028E  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING82
0x9D00090C	0xA3C41410  SB	R4, 5136(R30)
;__Lib_PPS_P32MZ_100CAN.c, 322 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING84:
; rp_value start address is: 16 (R4)
0x9D000910	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000914	0x0B40028E  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING82
0x9D000918	0xA3C41424  SB	R4, 5156(R30)
;__Lib_PPS_P32MZ_100CAN.c, 323 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING85:
; rp_value start address is: 16 (R4)
0x9D00091C	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000920	0x0B40028E  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING82
0x9D000924	0xA3C4142C  SB	R4, 5164(R30)
;__Lib_PPS_P32MZ_100CAN.c, 324 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING86:
; rp_value start address is: 16 (R4)
0x9D000928	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D00092C	0x0B40028E  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING82
0x9D000930	0xA3C41444  SB	R4, 5188(R30)
;__Lib_PPS_P32MZ_100CAN.c, 325 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING87:
; rp_value start address is: 16 (R4)
0x9D000934	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000938	0x0B40028E  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING82
0x9D00093C	0xA3C41454  SB	R4, 5204(R30)
;__Lib_PPS_P32MZ_100CAN.c, 326 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING88:
; rp_value start address is: 16 (R4)
0x9D000940	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000944	0x0B40028E  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING82
0x9D000948	0xA3C41478  SB	R4, 5240(R30)
;__Lib_PPS_P32MZ_100CAN.c, 327 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING89:
; rp_value start address is: 16 (R4)
0x9D00094C	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000950	0x0B40028E  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING82
0x9D000954	0xA3C41484  SB	R4, 5252(R30)
;__Lib_PPS_P32MZ_100CAN.c, 328 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING90:
; rp_value start address is: 16 (R4)
0x9D000958	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D00095C	0x0B40028E  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING82
0x9D000960	0xA3C414A8  SB	R4, 5288(R30)
;__Lib_PPS_P32MZ_100CAN.c, 329 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING91:
; rp_value start address is: 16 (R4)
0x9D000964	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000968	0x0B40028E  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING82
0x9D00096C	0xA3C414C0  SB	R4, 5312(R30)
;__Lib_PPS_P32MZ_100CAN.c, 330 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING92:
; rp_value start address is: 16 (R4)
0x9D000970	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000974	0x0B40028E  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING82
0x9D000978	0xA3C414E0  SB	R4, 5344(R30)
;__Lib_PPS_P32MZ_100CAN.c, 331 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING93:
; rp_value start address is: 16 (R4)
0x9D00097C	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000980	0x0B40028E  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING82
0x9D000984	0xA3C414F4  SB	R4, 5364(R30)
;__Lib_PPS_P32MZ_100CAN.c, 332 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING81:
; rp_value start address is: 16 (R4)
0x9D000988	0x336300FF  ANDI	R3, R27, 255
0x9D00098C	0x3402000E  ORI	R2, R0, 14
0x9D000990	0x1062FFDC  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING83
0x9D000994	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING330:
0x9D000998	0x336300FF  ANDI	R3, R27, 255
0x9D00099C	0x3402000F  ORI	R2, R0, 15
0x9D0009A0	0x1062FFDB  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING84
0x9D0009A4	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING332:
0x9D0009A8	0x336300FF  ANDI	R3, R27, 255
0x9D0009AC	0x34020010  ORI	R2, R0, 16
0x9D0009B0	0x1062FFDA  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING85
0x9D0009B4	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING334:
0x9D0009B8	0x336300FF  ANDI	R3, R27, 255
0x9D0009BC	0x34020011  ORI	R2, R0, 17
0x9D0009C0	0x1062FFD9  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING86
0x9D0009C4	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING336:
0x9D0009C8	0x336300FF  ANDI	R3, R27, 255
0x9D0009CC	0x34020012  ORI	R2, R0, 18
0x9D0009D0	0x1062FFD8  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING87
0x9D0009D4	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING338:
0x9D0009D8	0x336300FF  ANDI	R3, R27, 255
0x9D0009DC	0x34020013  ORI	R2, R0, 19
0x9D0009E0	0x1062FFD7  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING88
0x9D0009E4	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING340:
0x9D0009E8	0x336300FF  ANDI	R3, R27, 255
0x9D0009EC	0x34020014  ORI	R2, R0, 20
0x9D0009F0	0x1062FFD6  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING89
0x9D0009F4	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING342:
0x9D0009F8	0x336300FF  ANDI	R3, R27, 255
0x9D0009FC	0x34020015  ORI	R2, R0, 21
0x9D000A00	0x1062FFD5  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING90
0x9D000A04	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING344:
0x9D000A08	0x336300FF  ANDI	R3, R27, 255
0x9D000A0C	0x34020016  ORI	R2, R0, 22
0x9D000A10	0x1062FFD4  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING91
0x9D000A14	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING346:
0x9D000A18	0x336300FF  ANDI	R3, R27, 255
0x9D000A1C	0x34020017  ORI	R2, R0, 23
0x9D000A20	0x1062FFD3  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING92
0x9D000A24	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING348:
0x9D000A28	0x336300FF  ANDI	R3, R27, 255
0x9D000A2C	0x34020018  ORI	R2, R0, 24
0x9D000A30	0x1062FFD2  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING93
0x9D000A34	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING350:
; rp_value end address is: 16 (R4)
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING82:
;__Lib_PPS_P32MZ_100CAN.c, 333 :: 		
0x9D000A38	0x0B40035A  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING94
0x9D000A3C	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING80:
0x9D000A40	0x336200FF  ANDI	R2, R27, 255
0x9D000A44	0x2C420027  SLTIU	R2, R2, 39
0x9D000A48	0x10400068  BEQ	R2, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING95
0x9D000A4C	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING351:
;__Lib_PPS_P32MZ_100CAN.c, 334 :: 		
0x9D000A50	0x2722FFE0  ADDIU	R2, R25, -32
; rp_value start address is: 16 (R4)
;__Lib_PPS_P32MZ_100CAN.c, 335 :: 		
0x9D000A54	0x0B4002C1  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING96
0x9D000A58	0x304400FF  ANDI	R4, R2, 255
;__Lib_PPS_P32MZ_100CAN.c, 336 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING98:
0x9D000A5C	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000A60	0x0B4002F9  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97
0x9D000A64	0xA3C41408  SB	R4, 5128(R30)
;__Lib_PPS_P32MZ_100CAN.c, 337 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING99:
; rp_value start address is: 16 (R4)
0x9D000A68	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000A6C	0x0B4002F9  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97
0x9D000A70	0xA3C4141C  SB	R4, 5148(R30)
;__Lib_PPS_P32MZ_100CAN.c, 338 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING100:
; rp_value start address is: 16 (R4)
0x9D000A74	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000A78	0x0B4002F9  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97
0x9D000A7C	0xA3C41430  SB	R4, 5168(R30)
;__Lib_PPS_P32MZ_100CAN.c, 339 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING101:
; rp_value start address is: 16 (R4)
0x9D000A80	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000A84	0x0B4002F9  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97
0x9D000A88	0xA3C4143C  SB	R4, 5180(R30)
;__Lib_PPS_P32MZ_100CAN.c, 340 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING102:
; rp_value start address is: 16 (R4)
0x9D000A8C	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000A90	0x0B4002F9  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97
0x9D000A94	0xA3C41448  SB	R4, 5192(R30)
;__Lib_PPS_P32MZ_100CAN.c, 341 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING103:
; rp_value start address is: 16 (R4)
0x9D000A98	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000A9C	0x0B4002F9  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97
0x9D000AA0	0xA3C41458  SB	R4, 5208(R30)
;__Lib_PPS_P32MZ_100CAN.c, 342 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING104:
; rp_value start address is: 16 (R4)
0x9D000AA4	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000AA8	0x0B4002F9  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97
0x9D000AAC	0xA3C4146C  SB	R4, 5228(R30)
;__Lib_PPS_P32MZ_100CAN.c, 343 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING105:
; rp_value start address is: 16 (R4)
0x9D000AB0	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000AB4	0x0B4002F9  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97
0x9D000AB8	0xA3C41470  SB	R4, 5232(R30)
;__Lib_PPS_P32MZ_100CAN.c, 344 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING106:
; rp_value start address is: 16 (R4)
0x9D000ABC	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000AC0	0x0B4002F9  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97
0x9D000AC4	0xA3C4148C  SB	R4, 5260(R30)
;__Lib_PPS_P32MZ_100CAN.c, 345 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING107:
; rp_value start address is: 16 (R4)
0x9D000AC8	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000ACC	0x0B4002F9  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97
0x9D000AD0	0xA3C414A0  SB	R4, 5280(R30)
;__Lib_PPS_P32MZ_100CAN.c, 346 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING108:
; rp_value start address is: 16 (R4)
0x9D000AD4	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000AD8	0x0B4002F9  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97
0x9D000ADC	0xA3C414B8  SB	R4, 5304(R30)
;__Lib_PPS_P32MZ_100CAN.c, 347 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING109:
; rp_value start address is: 16 (R4)
0x9D000AE0	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000AE4	0x0B4002F9  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97
0x9D000AE8	0xA3C414C4  SB	R4, 5316(R30)
;__Lib_PPS_P32MZ_100CAN.c, 348 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING110:
; rp_value start address is: 16 (R4)
0x9D000AEC	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000AF0	0x0B4002F9  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97
0x9D000AF4	0xA3C414D0  SB	R4, 5328(R30)
;__Lib_PPS_P32MZ_100CAN.c, 349 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING111:
; rp_value start address is: 16 (R4)
0x9D000AF8	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000AFC	0x0B4002F9  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97
0x9D000B00	0xA3C414E4  SB	R4, 5348(R30)
;__Lib_PPS_P32MZ_100CAN.c, 350 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING96:
; rp_value start address is: 16 (R4)
0x9D000B04	0x336300FF  ANDI	R3, R27, 255
0x9D000B08	0x34020019  ORI	R2, R0, 25
0x9D000B0C	0x1062FFD3  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING98
0x9D000B10	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING353:
0x9D000B14	0x336300FF  ANDI	R3, R27, 255
0x9D000B18	0x3402001A  ORI	R2, R0, 26
0x9D000B1C	0x1062FFD2  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING99
0x9D000B20	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING355:
0x9D000B24	0x336300FF  ANDI	R3, R27, 255
0x9D000B28	0x3402001B  ORI	R2, R0, 27
0x9D000B2C	0x1062FFD1  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING100
0x9D000B30	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING357:
0x9D000B34	0x336300FF  ANDI	R3, R27, 255
0x9D000B38	0x3402001C  ORI	R2, R0, 28
0x9D000B3C	0x1062FFD0  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING101
0x9D000B40	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING359:
0x9D000B44	0x336300FF  ANDI	R3, R27, 255
0x9D000B48	0x3402001D  ORI	R2, R0, 29
0x9D000B4C	0x1062FFCF  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING102
0x9D000B50	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING361:
0x9D000B54	0x336300FF  ANDI	R3, R27, 255
0x9D000B58	0x3402001E  ORI	R2, R0, 30
0x9D000B5C	0x1062FFCE  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING103
0x9D000B60	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING363:
0x9D000B64	0x336300FF  ANDI	R3, R27, 255
0x9D000B68	0x3402001F  ORI	R2, R0, 31
0x9D000B6C	0x1062FFCD  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING104
0x9D000B70	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING365:
0x9D000B74	0x336300FF  ANDI	R3, R27, 255
0x9D000B78	0x34020020  ORI	R2, R0, 32
0x9D000B7C	0x1062FFCC  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING105
0x9D000B80	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING367:
0x9D000B84	0x336300FF  ANDI	R3, R27, 255
0x9D000B88	0x34020021  ORI	R2, R0, 33
0x9D000B8C	0x1062FFCB  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING106
0x9D000B90	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING369:
0x9D000B94	0x336300FF  ANDI	R3, R27, 255
0x9D000B98	0x34020022  ORI	R2, R0, 34
0x9D000B9C	0x1062FFCA  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING107
0x9D000BA0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING371:
0x9D000BA4	0x336300FF  ANDI	R3, R27, 255
0x9D000BA8	0x34020023  ORI	R2, R0, 35
0x9D000BAC	0x1062FFC9  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING108
0x9D000BB0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING373:
0x9D000BB4	0x336300FF  ANDI	R3, R27, 255
0x9D000BB8	0x34020024  ORI	R2, R0, 36
0x9D000BBC	0x1062FFC8  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING109
0x9D000BC0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING375:
0x9D000BC4	0x336300FF  ANDI	R3, R27, 255
0x9D000BC8	0x34020025  ORI	R2, R0, 37
0x9D000BCC	0x1062FFC7  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING110
0x9D000BD0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING377:
0x9D000BD4	0x336300FF  ANDI	R3, R27, 255
0x9D000BD8	0x34020026  ORI	R2, R0, 38
0x9D000BDC	0x1062FFC6  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING111
0x9D000BE0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING379:
; rp_value end address is: 16 (R4)
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING97:
;__Lib_PPS_P32MZ_100CAN.c, 351 :: 		
0x9D000BE4	0x0B40035A  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING112
0x9D000BE8	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING95:
0x9D000BEC	0x336200FF  ANDI	R2, R27, 255
0x9D000BF0	0x2C420033  SLTIU	R2, R2, 51
0x9D000BF4	0x1040005A  BEQ	R2, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING113
0x9D000BF8	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING380:
;__Lib_PPS_P32MZ_100CAN.c, 352 :: 		
0x9D000BFC	0x2722FFD0  ADDIU	R2, R25, -48
; rp_value start address is: 16 (R4)
;__Lib_PPS_P32MZ_100CAN.c, 353 :: 		
0x9D000C00	0x0B400326  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING114
0x9D000C04	0x304400FF  ANDI	R4, R2, 255
;__Lib_PPS_P32MZ_100CAN.c, 354 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING116:
0x9D000C08	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000C0C	0x0B400356  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING115
0x9D000C10	0xA3C41404  SB	R4, 5124(R30)
;__Lib_PPS_P32MZ_100CAN.c, 355 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING117:
; rp_value start address is: 16 (R4)
0x9D000C14	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000C18	0x0B400356  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING115
0x9D000C1C	0xA3C41420  SB	R4, 5152(R30)
;__Lib_PPS_P32MZ_100CAN.c, 356 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING118:
; rp_value start address is: 16 (R4)
0x9D000C20	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000C24	0x0B400356  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING115
0x9D000C28	0xA3C41434  SB	R4, 5172(R30)
;__Lib_PPS_P32MZ_100CAN.c, 357 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING119:
; rp_value start address is: 16 (R4)
0x9D000C2C	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000C30	0x0B400356  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING115
0x9D000C34	0xA3C41438  SB	R4, 5176(R30)
;__Lib_PPS_P32MZ_100CAN.c, 358 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING120:
; rp_value start address is: 16 (R4)
0x9D000C38	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000C3C	0x0B400356  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING115
0x9D000C40	0xA3C4144C  SB	R4, 5196(R30)
;__Lib_PPS_P32MZ_100CAN.c, 359 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING121:
; rp_value start address is: 16 (R4)
0x9D000C44	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000C48	0x0B400356  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING115
0x9D000C4C	0xA3C4147C  SB	R4, 5244(R30)
;__Lib_PPS_P32MZ_100CAN.c, 360 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING122:
; rp_value start address is: 16 (R4)
0x9D000C50	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000C54	0x0B400356  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING115
0x9D000C58	0xA3C41480  SB	R4, 5248(R30)
;__Lib_PPS_P32MZ_100CAN.c, 361 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING123:
; rp_value start address is: 16 (R4)
0x9D000C5C	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000C60	0x0B400356  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING115
0x9D000C64	0xA3C41490  SB	R4, 5264(R30)
;__Lib_PPS_P32MZ_100CAN.c, 362 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING124:
; rp_value start address is: 16 (R4)
0x9D000C68	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000C6C	0x0B400356  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING115
0x9D000C70	0xA3C414AC  SB	R4, 5292(R30)
;__Lib_PPS_P32MZ_100CAN.c, 363 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING125:
; rp_value start address is: 16 (R4)
0x9D000C74	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000C78	0x0B400356  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING115
0x9D000C7C	0xA3C414D8  SB	R4, 5336(R30)
;__Lib_PPS_P32MZ_100CAN.c, 364 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING126:
; rp_value start address is: 16 (R4)
0x9D000C80	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000C84	0x0B400356  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING115
0x9D000C88	0xA3C41460  SB	R4, 5216(R30)
;__Lib_PPS_P32MZ_100CAN.c, 365 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING127:
; rp_value start address is: 16 (R4)
0x9D000C8C	0x3C1EBF80  LUI	R30, 49024
; rp_value end address is: 16 (R4)
0x9D000C90	0x0B400356  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING115
0x9D000C94	0xA3C414F0  SB	R4, 5360(R30)
;__Lib_PPS_P32MZ_100CAN.c, 366 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING114:
; rp_value start address is: 16 (R4)
0x9D000C98	0x336300FF  ANDI	R3, R27, 255
0x9D000C9C	0x34020027  ORI	R2, R0, 39
0x9D000CA0	0x1062FFD9  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING116
0x9D000CA4	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING382:
0x9D000CA8	0x336300FF  ANDI	R3, R27, 255
0x9D000CAC	0x34020028  ORI	R2, R0, 40
0x9D000CB0	0x1062FFD8  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING117
0x9D000CB4	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING384:
0x9D000CB8	0x336300FF  ANDI	R3, R27, 255
0x9D000CBC	0x34020029  ORI	R2, R0, 41
0x9D000CC0	0x1062FFD7  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING118
0x9D000CC4	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING386:
0x9D000CC8	0x336300FF  ANDI	R3, R27, 255
0x9D000CCC	0x3402002A  ORI	R2, R0, 42
0x9D000CD0	0x1062FFD6  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING119
0x9D000CD4	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING388:
0x9D000CD8	0x336300FF  ANDI	R3, R27, 255
0x9D000CDC	0x3402002B  ORI	R2, R0, 43
0x9D000CE0	0x1062FFD5  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING120
0x9D000CE4	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING390:
0x9D000CE8	0x336300FF  ANDI	R3, R27, 255
0x9D000CEC	0x3402002C  ORI	R2, R0, 44
0x9D000CF0	0x1062FFD4  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING121
0x9D000CF4	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING392:
0x9D000CF8	0x336300FF  ANDI	R3, R27, 255
0x9D000CFC	0x3402002D  ORI	R2, R0, 45
0x9D000D00	0x1062FFD3  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING122
0x9D000D04	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING394:
0x9D000D08	0x336300FF  ANDI	R3, R27, 255
0x9D000D0C	0x3402002E  ORI	R2, R0, 46
0x9D000D10	0x1062FFD2  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING123
0x9D000D14	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING396:
0x9D000D18	0x336300FF  ANDI	R3, R27, 255
0x9D000D1C	0x3402002F  ORI	R2, R0, 47
0x9D000D20	0x1062FFD1  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING124
0x9D000D24	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING398:
0x9D000D28	0x336300FF  ANDI	R3, R27, 255
0x9D000D2C	0x34020030  ORI	R2, R0, 48
0x9D000D30	0x1062FFD0  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING125
0x9D000D34	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING400:
0x9D000D38	0x336300FF  ANDI	R3, R27, 255
0x9D000D3C	0x34020031  ORI	R2, R0, 49
0x9D000D40	0x1062FFCF  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING126
0x9D000D44	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING402:
0x9D000D48	0x336300FF  ANDI	R3, R27, 255
0x9D000D4C	0x34020032  ORI	R2, R0, 50
0x9D000D50	0x1062FFCE  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING127
0x9D000D54	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING404:
; rp_value end address is: 16 (R4)
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING115:
;__Lib_PPS_P32MZ_100CAN.c, 367 :: 		
0x9D000D58	0x0B40035A  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING128
0x9D000D5C	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING113:
;__Lib_PPS_P32MZ_100CAN.c, 368 :: 		
0x9D000D60	0x0B40055E  J	L_end__PPS_MAPPING
0x9D000D64	0x0000100A  MOVZ	R2, R0, R0
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING128:
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING112:
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING94:
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING79:
;__Lib_PPS_P32MZ_100CAN.c, 370 :: 		
0x9D000D68	0x13800003  BEQ	R28, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING129
0x9D000D6C	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING406:
;__Lib_PPS_P32MZ_100CAN.c, 371 :: 		
0x9D000D70	0x0F400000  JAL	_Lock_IOLOCK+0
0x9D000D74	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING129:
;__Lib_PPS_P32MZ_100CAN.c, 373 :: 		
0x9D000D78	0x0B400492  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING130
0x9D000D7C	0x70000000  NOP	
;__Lib_PPS_P32MZ_100CAN.c, 374 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING132:
0x9D000D80	0x3C1EBF86  LUI	R30, 49030
0x9D000D84	0x83C20310  LB	R2, 784(R30)
0x9D000D88	0x7F421084  INS	R2, R26, 2, 1
0x9D000D8C	0x3C1EBF86  LUI	R30, 49030
0x9D000D90	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000D94	0xA3C20310  SB	R2, 784(R30)
;__Lib_PPS_P32MZ_100CAN.c, 375 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING133:
0x9D000D98	0x3C1EBF86  LUI	R30, 49030
0x9D000D9C	0x83C20611  LB	R2, 1553(R30)
0x9D000DA0	0x7F420004  INS	R2, R26, 0, 1
0x9D000DA4	0x3C1EBF86  LUI	R30, 49030
0x9D000DA8	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000DAC	0xA3C20611  SB	R2, 1553(R30)
;__Lib_PPS_P32MZ_100CAN.c, 376 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING134:
0x9D000DB0	0x3C1EBF86  LUI	R30, 49030
0x9D000DB4	0x83C20510  LB	R2, 1296(R30)
0x9D000DB8	0x7F422104  INS	R2, R26, 4, 1
0x9D000DBC	0x3C1EBF86  LUI	R30, 49030
0x9D000DC0	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000DC4	0xA3C20510  SB	R2, 1296(R30)
;__Lib_PPS_P32MZ_100CAN.c, 377 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING135:
0x9D000DC8	0x3C1EBF86  LUI	R30, 49030
0x9D000DCC	0x83C20311  LB	R2, 785(R30)
0x9D000DD0	0x7F421084  INS	R2, R26, 2, 1
0x9D000DD4	0x3C1EBF86  LUI	R30, 49030
0x9D000DD8	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000DDC	0xA3C20311  SB	R2, 785(R30)
;__Lib_PPS_P32MZ_100CAN.c, 378 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING136:
0x9D000DE0	0x3C1EBF86  LUI	R30, 49030
0x9D000DE4	0x83C20510  LB	R2, 1296(R30)
0x9D000DE8	0x7F420844  INS	R2, R26, 1, 1
0x9D000DEC	0x3C1EBF86  LUI	R30, 49030
0x9D000DF0	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000DF4	0xA3C20510  SB	R2, 1296(R30)
;__Lib_PPS_P32MZ_100CAN.c, 379 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING137:
0x9D000DF8	0x3C1EBF86  LUI	R30, 49030
0x9D000DFC	0x83C20111  LB	R2, 273(R30)
0x9D000E00	0x7F420844  INS	R2, R26, 1, 1
0x9D000E04	0x3C1EBF86  LUI	R30, 49030
0x9D000E08	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000E0C	0xA3C20111  SB	R2, 273(R30)
;__Lib_PPS_P32MZ_100CAN.c, 380 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING138:
0x9D000E10	0x3C1EBF86  LUI	R30, 49030
0x9D000E14	0x83C20111  LB	R2, 273(R30)
0x9D000E18	0x7F421084  INS	R2, R26, 2, 1
0x9D000E1C	0x3C1EBF86  LUI	R30, 49030
0x9D000E20	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000E24	0xA3C20111  SB	R2, 273(R30)
;__Lib_PPS_P32MZ_100CAN.c, 381 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING139:
0x9D000E28	0x3C1EBF86  LUI	R30, 49030
0x9D000E2C	0x83C20211  LB	R2, 529(R30)
0x9D000E30	0x7F423184  INS	R2, R26, 6, 1
0x9D000E34	0x3C1EBF86  LUI	R30, 49030
0x9D000E38	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000E3C	0xA3C20211  SB	R2, 529(R30)
;__Lib_PPS_P32MZ_100CAN.c, 382 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING140:
0x9D000E40	0x3C1EBF86  LUI	R30, 49030
0x9D000E44	0x83C20110  LB	R2, 272(R30)
0x9D000E48	0x7F422944  INS	R2, R26, 5, 1
0x9D000E4C	0x3C1EBF86  LUI	R30, 49030
0x9D000E50	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000E54	0xA3C20110  SB	R2, 272(R30)
;__Lib_PPS_P32MZ_100CAN.c, 383 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING141:
0x9D000E58	0x3C1EBF86  LUI	R30, 49030
0x9D000E5C	0x83C20210  LB	R2, 528(R30)
0x9D000E60	0x7F420844  INS	R2, R26, 1, 1
0x9D000E64	0x3C1EBF86  LUI	R30, 49030
0x9D000E68	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000E6C	0xA3C20210  SB	R2, 528(R30)
;__Lib_PPS_P32MZ_100CAN.c, 384 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING142:
0x9D000E70	0x3C1EBF86  LUI	R30, 49030
0x9D000E74	0x83C20311  LB	R2, 785(R30)
0x9D000E78	0x7F423184  INS	R2, R26, 6, 1
0x9D000E7C	0x3C1EBF86  LUI	R30, 49030
0x9D000E80	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000E84	0xA3C20311  SB	R2, 785(R30)
;__Lib_PPS_P32MZ_100CAN.c, 385 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING143:
0x9D000E88	0x3C1EBF86  LUI	R30, 49030
0x9D000E8C	0x83C20610  LB	R2, 1552(R30)
0x9D000E90	0x7F420844  INS	R2, R26, 1, 1
0x9D000E94	0x3C1EBF86  LUI	R30, 49030
0x9D000E98	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000E9C	0xA3C20610  SB	R2, 1552(R30)
;__Lib_PPS_P32MZ_100CAN.c, 386 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING144:
0x9D000EA0	0x3C1EBF86  LUI	R30, 49030
0x9D000EA4	0x83C20011  LB	R2, 17(R30)
0x9D000EA8	0x7F423184  INS	R2, R26, 6, 1
0x9D000EAC	0x3C1EBF86  LUI	R30, 49030
0x9D000EB0	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000EB4	0xA3C20011  SB	R2, 17(R30)
;__Lib_PPS_P32MZ_100CAN.c, 389 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING145:
0x9D000EB8	0x3C1EBF86  LUI	R30, 49030
0x9D000EBC	0x83C20310  LB	R2, 784(R30)
0x9D000EC0	0x7F4218C4  INS	R2, R26, 3, 1
0x9D000EC4	0x3C1EBF86  LUI	R30, 49030
0x9D000EC8	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000ECC	0xA3C20310  SB	R2, 784(R30)
;__Lib_PPS_P32MZ_100CAN.c, 390 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING146:
0x9D000ED0	0x3C1EBF86  LUI	R30, 49030
0x9D000ED4	0x83C20610  LB	R2, 1552(R30)
0x9D000ED8	0x7F4239C4  INS	R2, R26, 7, 1
0x9D000EDC	0x3C1EBF86  LUI	R30, 49030
0x9D000EE0	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000EE4	0xA3C20610  SB	R2, 1552(R30)
;__Lib_PPS_P32MZ_100CAN.c, 391 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING147:
0x9D000EE8	0x3C1EBF86  LUI	R30, 49030
0x9D000EEC	0x83C20510  LB	R2, 1296(R30)
0x9D000EF0	0x7F422944  INS	R2, R26, 5, 1
0x9D000EF4	0x3C1EBF86  LUI	R30, 49030
0x9D000EF8	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000EFC	0xA3C20510  SB	R2, 1296(R30)
;__Lib_PPS_P32MZ_100CAN.c, 392 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING148:
0x9D000F00	0x3C1EBF86  LUI	R30, 49030
0x9D000F04	0x83C20311  LB	R2, 785(R30)
0x9D000F08	0x7F4218C4  INS	R2, R26, 3, 1
0x9D000F0C	0x3C1EBF86  LUI	R30, 49030
0x9D000F10	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000F14	0xA3C20311  SB	R2, 785(R30)
;__Lib_PPS_P32MZ_100CAN.c, 393 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING149:
0x9D000F18	0x3C1EBF86  LUI	R30, 49030
0x9D000F1C	0x83C20510  LB	R2, 1296(R30)
0x9D000F20	0x7F420004  INS	R2, R26, 0, 1
0x9D000F24	0x3C1EBF86  LUI	R30, 49030
0x9D000F28	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000F2C	0xA3C20510  SB	R2, 1296(R30)
;__Lib_PPS_P32MZ_100CAN.c, 394 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING150:
0x9D000F30	0x3C1EBF86  LUI	R30, 49030
0x9D000F34	0x83C20110  LB	R2, 272(R30)
0x9D000F38	0x7F420844  INS	R2, R26, 1, 1
0x9D000F3C	0x3C1EBF86  LUI	R30, 49030
0x9D000F40	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000F44	0xA3C20110  SB	R2, 272(R30)
;__Lib_PPS_P32MZ_100CAN.c, 395 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING151:
0x9D000F48	0x3C1EBF86  LUI	R30, 49030
0x9D000F4C	0x83C20410  LB	R2, 1040(R30)
0x9D000F50	0x7F422944  INS	R2, R26, 5, 1
0x9D000F54	0x3C1EBF86  LUI	R30, 49030
0x9D000F58	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000F5C	0xA3C20410  SB	R2, 1040(R30)
;__Lib_PPS_P32MZ_100CAN.c, 396 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING152:
0x9D000F60	0x3C1EBF86  LUI	R30, 49030
0x9D000F64	0x83C20211  LB	R2, 529(R30)
0x9D000F68	0x7F422944  INS	R2, R26, 5, 1
0x9D000F6C	0x3C1EBF86  LUI	R30, 49030
0x9D000F70	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000F74	0xA3C20211  SB	R2, 529(R30)
;__Lib_PPS_P32MZ_100CAN.c, 397 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING153:
0x9D000F78	0x3C1EBF86  LUI	R30, 49030
0x9D000F7C	0x83C20110  LB	R2, 272(R30)
0x9D000F80	0x7F4218C4  INS	R2, R26, 3, 1
0x9D000F84	0x3C1EBF86  LUI	R30, 49030
0x9D000F88	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000F8C	0xA3C20110  SB	R2, 272(R30)
;__Lib_PPS_P32MZ_100CAN.c, 398 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING154:
0x9D000F90	0x3C1EBF86  LUI	R30, 49030
0x9D000F94	0x83C20210  LB	R2, 528(R30)
0x9D000F98	0x7F422104  INS	R2, R26, 4, 1
0x9D000F9C	0x3C1EBF86  LUI	R30, 49030
0x9D000FA0	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000FA4	0xA3C20210  SB	R2, 528(R30)
;__Lib_PPS_P32MZ_100CAN.c, 399 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING155:
0x9D000FA8	0x3C1EBF86  LUI	R30, 49030
0x9D000FAC	0x83C20311  LB	R2, 785(R30)
0x9D000FB0	0x7F4239C4  INS	R2, R26, 7, 1
0x9D000FB4	0x3C1EBF86  LUI	R30, 49030
0x9D000FB8	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000FBC	0xA3C20311  SB	R2, 785(R30)
;__Lib_PPS_P32MZ_100CAN.c, 400 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING156:
0x9D000FC0	0x3C1EBF86  LUI	R30, 49030
0x9D000FC4	0x83C20610  LB	R2, 1552(R30)
0x9D000FC8	0x7F420004  INS	R2, R26, 0, 1
0x9D000FCC	0x3C1EBF86  LUI	R30, 49030
0x9D000FD0	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000FD4	0xA3C20610  SB	R2, 1552(R30)
;__Lib_PPS_P32MZ_100CAN.c, 401 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING157:
0x9D000FD8	0x3C1EBF86  LUI	R30, 49030
0x9D000FDC	0x83C20011  LB	R2, 17(R30)
0x9D000FE0	0x7F4239C4  INS	R2, R26, 7, 1
0x9D000FE4	0x3C1EBF86  LUI	R30, 49030
0x9D000FE8	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D000FEC	0xA3C20011  SB	R2, 17(R30)
;__Lib_PPS_P32MZ_100CAN.c, 404 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING158:
0x9D000FF0	0x3C1EBF86  LUI	R30, 49030
0x9D000FF4	0x83C20311  LB	R2, 785(R30)
0x9D000FF8	0x7F420844  INS	R2, R26, 1, 1
0x9D000FFC	0x3C1EBF86  LUI	R30, 49030
0x9D001000	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D001004	0xA3C20311  SB	R2, 785(R30)
;__Lib_PPS_P32MZ_100CAN.c, 405 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING159:
0x9D001008	0x3C1EBF86  LUI	R30, 49030
0x9D00100C	0x83C20610  LB	R2, 1552(R30)
0x9D001010	0x7F423184  INS	R2, R26, 6, 1
0x9D001014	0x3C1EBF86  LUI	R30, 49030
0x9D001018	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D00101C	0xA3C20610  SB	R2, 1552(R30)
;__Lib_PPS_P32MZ_100CAN.c, 406 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING160:
0x9D001020	0x3C1EBF86  LUI	R30, 49030
0x9D001024	0x83C20111  LB	R2, 273(R30)
0x9D001028	0x7F420004  INS	R2, R26, 0, 1
0x9D00102C	0x3C1EBF86  LUI	R30, 49030
0x9D001030	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D001034	0xA3C20111  SB	R2, 273(R30)
;__Lib_PPS_P32MZ_100CAN.c, 407 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING161:
0x9D001038	0x3C1EBF86  LUI	R30, 49030
0x9D00103C	0x83C20111  LB	R2, 273(R30)
0x9D001040	0x7F4239C4  INS	R2, R26, 7, 1
0x9D001044	0x3C1EBF86  LUI	R30, 49030
0x9D001048	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D00104C	0xA3C20111  SB	R2, 273(R30)
;__Lib_PPS_P32MZ_100CAN.c, 408 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING162:
0x9D001050	0x3C1EBF86  LUI	R30, 49030
0x9D001054	0x83C20310  LB	R2, 784(R30)
0x9D001058	0x7F422104  INS	R2, R26, 4, 1
0x9D00105C	0x3C1EBF86  LUI	R30, 49030
0x9D001060	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D001064	0xA3C20310  SB	R2, 784(R30)
;__Lib_PPS_P32MZ_100CAN.c, 409 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING163:
0x9D001068	0x3C1EBF86  LUI	R30, 49030
0x9D00106C	0x83C20110  LB	R2, 272(R30)
0x9D001070	0x7F420004  INS	R2, R26, 0, 1
0x9D001074	0x3C1EBF86  LUI	R30, 49030
0x9D001078	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D00107C	0xA3C20110  SB	R2, 272(R30)
;__Lib_PPS_P32MZ_100CAN.c, 410 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING164:
0x9D001080	0x3C1EBF86  LUI	R30, 49030
0x9D001084	0x83C20410  LB	R2, 1040(R30)
0x9D001088	0x7F4218C4  INS	R2, R26, 3, 1
0x9D00108C	0x3C1EBF86  LUI	R30, 49030
0x9D001090	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D001094	0xA3C20410  SB	R2, 1040(R30)
;__Lib_PPS_P32MZ_100CAN.c, 411 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING165:
0x9D001098	0x3C1EBF86  LUI	R30, 49030
0x9D00109C	0x83C20110  LB	R2, 272(R30)
0x9D0010A0	0x7F4239C4  INS	R2, R26, 7, 1
0x9D0010A4	0x3C1EBF86  LUI	R30, 49030
0x9D0010A8	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D0010AC	0xA3C20110  SB	R2, 272(R30)
;__Lib_PPS_P32MZ_100CAN.c, 412 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING166:
0x9D0010B0	0x3C1EBF86  LUI	R30, 49030
0x9D0010B4	0x83C20511  LB	R2, 1297(R30)
0x9D0010B8	0x7F422104  INS	R2, R26, 4, 1
0x9D0010BC	0x3C1EBF86  LUI	R30, 49030
0x9D0010C0	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D0010C4	0xA3C20511  SB	R2, 1297(R30)
;__Lib_PPS_P32MZ_100CAN.c, 413 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING167:
0x9D0010C8	0x3C1EBF86  LUI	R30, 49030
0x9D0010CC	0x83C20311  LB	R2, 785(R30)
0x9D0010D0	0x7F422104  INS	R2, R26, 4, 1
0x9D0010D4	0x3C1EBF86  LUI	R30, 49030
0x9D0010D8	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D0010DC	0xA3C20311  SB	R2, 785(R30)
;__Lib_PPS_P32MZ_100CAN.c, 414 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING168:
0x9D0010E0	0x3C1EBF86  LUI	R30, 49030
0x9D0010E4	0x83C20511  LB	R2, 1297(R30)
0x9D0010E8	0x7F420004  INS	R2, R26, 0, 1
0x9D0010EC	0x3C1EBF86  LUI	R30, 49030
0x9D0010F0	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D0010F4	0xA3C20511  SB	R2, 1297(R30)
;__Lib_PPS_P32MZ_100CAN.c, 415 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING169:
0x9D0010F8	0x3C1EBF86  LUI	R30, 49030
0x9D0010FC	0x83C20210  LB	R2, 528(R30)
0x9D001100	0x7F4218C4  INS	R2, R26, 3, 1
0x9D001104	0x3C1EBF86  LUI	R30, 49030
0x9D001108	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D00110C	0xA3C20210  SB	R2, 528(R30)
;__Lib_PPS_P32MZ_100CAN.c, 416 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING170:
0x9D001110	0x3C1EBF86  LUI	R30, 49030
0x9D001114	0x83C20411  LB	R2, 1041(R30)
0x9D001118	0x7F420844  INS	R2, R26, 1, 1
0x9D00111C	0x3C1EBF86  LUI	R30, 49030
0x9D001120	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D001124	0xA3C20411  SB	R2, 1041(R30)
;__Lib_PPS_P32MZ_100CAN.c, 418 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING171:
0x9D001128	0x3C1EBF86  LUI	R30, 49030
0x9D00112C	0x83C20310  LB	R2, 784(R30)
0x9D001130	0x7F420844  INS	R2, R26, 1, 1
0x9D001134	0x3C1EBF86  LUI	R30, 49030
0x9D001138	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D00113C	0xA3C20310  SB	R2, 784(R30)
;__Lib_PPS_P32MZ_100CAN.c, 419 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING172:
0x9D001140	0x3C1EBF86  LUI	R30, 49030
0x9D001144	0x83C20611  LB	R2, 1553(R30)
0x9D001148	0x7F420844  INS	R2, R26, 1, 1
0x9D00114C	0x3C1EBF86  LUI	R30, 49030
0x9D001150	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D001154	0xA3C20611  SB	R2, 1553(R30)
;__Lib_PPS_P32MZ_100CAN.c, 420 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING173:
0x9D001158	0x3C1EBF86  LUI	R30, 49030
0x9D00115C	0x83C20111  LB	R2, 273(R30)
0x9D001160	0x7F423184  INS	R2, R26, 6, 1
0x9D001164	0x3C1EBF86  LUI	R30, 49030
0x9D001168	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D00116C	0xA3C20111  SB	R2, 273(R30)
;__Lib_PPS_P32MZ_100CAN.c, 421 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING174:
0x9D001170	0x3C1EBF86  LUI	R30, 49030
0x9D001174	0x83C20310  LB	R2, 784(R30)
0x9D001178	0x7F420004  INS	R2, R26, 0, 1
0x9D00117C	0x3C1EBF86  LUI	R30, 49030
0x9D001180	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D001184	0xA3C20310  SB	R2, 784(R30)
;__Lib_PPS_P32MZ_100CAN.c, 422 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING175:
0x9D001188	0x3C1EBF86  LUI	R30, 49030
0x9D00118C	0x83C20110  LB	R2, 272(R30)
0x9D001190	0x7F423184  INS	R2, R26, 6, 1
0x9D001194	0x3C1EBF86  LUI	R30, 49030
0x9D001198	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D00119C	0xA3C20110  SB	R2, 272(R30)
;__Lib_PPS_P32MZ_100CAN.c, 423 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING176:
0x9D0011A0	0x3C1EBF86  LUI	R30, 49030
0x9D0011A4	0x83C20310  LB	R2, 784(R30)
0x9D0011A8	0x7F422944  INS	R2, R26, 5, 1
0x9D0011AC	0x3C1EBF86  LUI	R30, 49030
0x9D0011B0	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D0011B4	0xA3C20310  SB	R2, 784(R30)
;__Lib_PPS_P32MZ_100CAN.c, 424 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING177:
0x9D0011B8	0x3C1EBF86  LUI	R30, 49030
0x9D0011BC	0x83C20110  LB	R2, 272(R30)
0x9D0011C0	0x7F421084  INS	R2, R26, 2, 1
0x9D0011C4	0x3C1EBF86  LUI	R30, 49030
0x9D0011C8	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D0011CC	0xA3C20110  SB	R2, 272(R30)
;__Lib_PPS_P32MZ_100CAN.c, 425 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING178:
0x9D0011D0	0x3C1EBF86  LUI	R30, 49030
0x9D0011D4	0x83C20510  LB	R2, 1296(R30)
0x9D0011D8	0x7F4218C4  INS	R2, R26, 3, 1
0x9D0011DC	0x3C1EBF86  LUI	R30, 49030
0x9D0011E0	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D0011E4	0xA3C20510  SB	R2, 1296(R30)
;__Lib_PPS_P32MZ_100CAN.c, 426 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING179:
0x9D0011E8	0x3C1EBF86  LUI	R30, 49030
0x9D0011EC	0x83C20511  LB	R2, 1297(R30)
0x9D0011F0	0x7F422944  INS	R2, R26, 5, 1
0x9D0011F4	0x3C1EBF86  LUI	R30, 49030
0x9D0011F8	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D0011FC	0xA3C20511  SB	R2, 1297(R30)
;__Lib_PPS_P32MZ_100CAN.c, 427 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING180:
0x9D001200	0x3C1EBF86  LUI	R30, 49030
0x9D001204	0x83C20510  LB	R2, 1296(R30)
0x9D001208	0x7F421084  INS	R2, R26, 2, 1
0x9D00120C	0x3C1EBF86  LUI	R30, 49030
0x9D001210	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D001214	0xA3C20510  SB	R2, 1296(R30)
;__Lib_PPS_P32MZ_100CAN.c, 428 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING181:
0x9D001218	0x3C1EBF86  LUI	R30, 49030
0x9D00121C	0x83C20210  LB	R2, 528(R30)
0x9D001220	0x7F421084  INS	R2, R26, 2, 1
0x9D001224	0x3C1EBF86  LUI	R30, 49030
0x9D001228	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D00122C	0xA3C20210  SB	R2, 528(R30)
;__Lib_PPS_P32MZ_100CAN.c, 429 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING182:
0x9D001230	0x3C1EBF86  LUI	R30, 49030
0x9D001234	0x83C20411  LB	R2, 1041(R30)
0x9D001238	0x7F420004  INS	R2, R26, 0, 1
0x9D00123C	0x3C1EBF86  LUI	R30, 49030
0x9D001240	0x0B40055D  J	L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131
0x9D001244	0xA3C20411  SB	R2, 1041(R30)
;__Lib_PPS_P32MZ_100CAN.c, 430 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING130:
0x9D001248	0x332200FF  ANDI	R2, R25, 255
0x9D00124C	0x1040FECC  BEQ	R2, R0, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING132
0x9D001250	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING408:
0x9D001254	0x332300FF  ANDI	R3, R25, 255
0x9D001258	0x34020001  ORI	R2, R0, 1
0x9D00125C	0x1062FECE  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING133
0x9D001260	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING410:
0x9D001264	0x332300FF  ANDI	R3, R25, 255
0x9D001268	0x34020002  ORI	R2, R0, 2
0x9D00126C	0x1062FED0  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING134
0x9D001270	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING412:
0x9D001274	0x332300FF  ANDI	R3, R25, 255
0x9D001278	0x34020003  ORI	R2, R0, 3
0x9D00127C	0x1062FED2  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING135
0x9D001280	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING414:
0x9D001284	0x332300FF  ANDI	R3, R25, 255
0x9D001288	0x34020004  ORI	R2, R0, 4
0x9D00128C	0x1062FED4  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING136
0x9D001290	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING416:
0x9D001294	0x332300FF  ANDI	R3, R25, 255
0x9D001298	0x34020005  ORI	R2, R0, 5
0x9D00129C	0x1062FED6  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING137
0x9D0012A0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING418:
0x9D0012A4	0x332300FF  ANDI	R3, R25, 255
0x9D0012A8	0x34020006  ORI	R2, R0, 6
0x9D0012AC	0x1062FED8  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING138
0x9D0012B0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING420:
0x9D0012B4	0x332300FF  ANDI	R3, R25, 255
0x9D0012B8	0x34020007  ORI	R2, R0, 7
0x9D0012BC	0x1062FEDA  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING139
0x9D0012C0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING422:
0x9D0012C4	0x332300FF  ANDI	R3, R25, 255
0x9D0012C8	0x34020008  ORI	R2, R0, 8
0x9D0012CC	0x1062FEDC  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING140
0x9D0012D0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING424:
0x9D0012D4	0x332300FF  ANDI	R3, R25, 255
0x9D0012D8	0x3402000A  ORI	R2, R0, 10
0x9D0012DC	0x1062FEDE  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING141
0x9D0012E0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING426:
0x9D0012E4	0x332300FF  ANDI	R3, R25, 255
0x9D0012E8	0x3402000B  ORI	R2, R0, 11
0x9D0012EC	0x1062FEE0  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING142
0x9D0012F0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING428:
0x9D0012F4	0x332300FF  ANDI	R3, R25, 255
0x9D0012F8	0x3402000C  ORI	R2, R0, 12
0x9D0012FC	0x1062FEE2  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING143
0x9D001300	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING430:
0x9D001304	0x332300FF  ANDI	R3, R25, 255
0x9D001308	0x3402000D  ORI	R2, R0, 13
0x9D00130C	0x1062FEE4  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING144
0x9D001310	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING432:
0x9D001314	0x332300FF  ANDI	R3, R25, 255
0x9D001318	0x34020010  ORI	R2, R0, 16
0x9D00131C	0x1062FEE6  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING145
0x9D001320	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING434:
0x9D001324	0x332300FF  ANDI	R3, R25, 255
0x9D001328	0x34020011  ORI	R2, R0, 17
0x9D00132C	0x1062FEE8  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING146
0x9D001330	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING436:
0x9D001334	0x332300FF  ANDI	R3, R25, 255
0x9D001338	0x34020012  ORI	R2, R0, 18
0x9D00133C	0x1062FEEA  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING147
0x9D001340	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING438:
0x9D001344	0x332300FF  ANDI	R3, R25, 255
0x9D001348	0x34020013  ORI	R2, R0, 19
0x9D00134C	0x1062FEEC  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING148
0x9D001350	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING440:
0x9D001354	0x332300FF  ANDI	R3, R25, 255
0x9D001358	0x34020014  ORI	R2, R0, 20
0x9D00135C	0x1062FEEE  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING149
0x9D001360	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING442:
0x9D001364	0x332300FF  ANDI	R3, R25, 255
0x9D001368	0x34020015  ORI	R2, R0, 21
0x9D00136C	0x1062FEF0  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING150
0x9D001370	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING444:
0x9D001374	0x332300FF  ANDI	R3, R25, 255
0x9D001378	0x34020016  ORI	R2, R0, 22
0x9D00137C	0x1062FEF2  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING151
0x9D001380	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING446:
0x9D001384	0x332300FF  ANDI	R3, R25, 255
0x9D001388	0x34020017  ORI	R2, R0, 23
0x9D00138C	0x1062FEF4  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING152
0x9D001390	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING448:
0x9D001394	0x332300FF  ANDI	R3, R25, 255
0x9D001398	0x34020018  ORI	R2, R0, 24
0x9D00139C	0x1062FEF6  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING153
0x9D0013A0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING450:
0x9D0013A4	0x332300FF  ANDI	R3, R25, 255
0x9D0013A8	0x3402001A  ORI	R2, R0, 26
0x9D0013AC	0x1062FEF8  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING154
0x9D0013B0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING452:
0x9D0013B4	0x332300FF  ANDI	R3, R25, 255
0x9D0013B8	0x3402001B  ORI	R2, R0, 27
0x9D0013BC	0x1062FEFA  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING155
0x9D0013C0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING454:
0x9D0013C4	0x332300FF  ANDI	R3, R25, 255
0x9D0013C8	0x3402001C  ORI	R2, R0, 28
0x9D0013CC	0x1062FEFC  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING156
0x9D0013D0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING456:
0x9D0013D4	0x332300FF  ANDI	R3, R25, 255
0x9D0013D8	0x3402001D  ORI	R2, R0, 29
0x9D0013DC	0x1062FEFE  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING157
0x9D0013E0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING458:
0x9D0013E4	0x332300FF  ANDI	R3, R25, 255
0x9D0013E8	0x34020020  ORI	R2, R0, 32
0x9D0013EC	0x1062FF00  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING158
0x9D0013F0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING460:
0x9D0013F4	0x332300FF  ANDI	R3, R25, 255
0x9D0013F8	0x34020021  ORI	R2, R0, 33
0x9D0013FC	0x1062FF02  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING159
0x9D001400	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING462:
0x9D001404	0x332300FF  ANDI	R3, R25, 255
0x9D001408	0x34020022  ORI	R2, R0, 34
0x9D00140C	0x1062FF04  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING160
0x9D001410	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING464:
0x9D001414	0x332300FF  ANDI	R3, R25, 255
0x9D001418	0x34020023  ORI	R2, R0, 35
0x9D00141C	0x1062FF06  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING161
0x9D001420	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING466:
0x9D001424	0x332300FF  ANDI	R3, R25, 255
0x9D001428	0x34020024  ORI	R2, R0, 36
0x9D00142C	0x1062FF08  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING162
0x9D001430	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING468:
0x9D001434	0x332300FF  ANDI	R3, R25, 255
0x9D001438	0x34020025  ORI	R2, R0, 37
0x9D00143C	0x1062FF0A  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING163
0x9D001440	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING470:
0x9D001444	0x332300FF  ANDI	R3, R25, 255
0x9D001448	0x34020026  ORI	R2, R0, 38
0x9D00144C	0x1062FF0C  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING164
0x9D001450	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING472:
0x9D001454	0x332300FF  ANDI	R3, R25, 255
0x9D001458	0x34020027  ORI	R2, R0, 39
0x9D00145C	0x1062FF0E  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING165
0x9D001460	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING474:
0x9D001464	0x332300FF  ANDI	R3, R25, 255
0x9D001468	0x34020029  ORI	R2, R0, 41
0x9D00146C	0x1062FF10  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING166
0x9D001470	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING476:
0x9D001474	0x332300FF  ANDI	R3, R25, 255
0x9D001478	0x3402002A  ORI	R2, R0, 42
0x9D00147C	0x1062FF12  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING167
0x9D001480	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING478:
0x9D001484	0x332300FF  ANDI	R3, R25, 255
0x9D001488	0x3402002B  ORI	R2, R0, 43
0x9D00148C	0x1062FF14  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING168
0x9D001490	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING480:
0x9D001494	0x332300FF  ANDI	R3, R25, 255
0x9D001498	0x3402002C  ORI	R2, R0, 44
0x9D00149C	0x1062FF16  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING169
0x9D0014A0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING482:
0x9D0014A4	0x332300FF  ANDI	R3, R25, 255
0x9D0014A8	0x3402002D  ORI	R2, R0, 45
0x9D0014AC	0x1062FF18  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING170
0x9D0014B0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING484:
0x9D0014B4	0x332300FF  ANDI	R3, R25, 255
0x9D0014B8	0x34020030  ORI	R2, R0, 48
0x9D0014BC	0x1062FF1A  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING171
0x9D0014C0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING486:
0x9D0014C4	0x332300FF  ANDI	R3, R25, 255
0x9D0014C8	0x34020031  ORI	R2, R0, 49
0x9D0014CC	0x1062FF1C  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING172
0x9D0014D0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING488:
0x9D0014D4	0x332300FF  ANDI	R3, R25, 255
0x9D0014D8	0x34020032  ORI	R2, R0, 50
0x9D0014DC	0x1062FF1E  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING173
0x9D0014E0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING490:
0x9D0014E4	0x332300FF  ANDI	R3, R25, 255
0x9D0014E8	0x34020033  ORI	R2, R0, 51
0x9D0014EC	0x1062FF20  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING174
0x9D0014F0	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING492:
0x9D0014F4	0x332300FF  ANDI	R3, R25, 255
0x9D0014F8	0x34020035  ORI	R2, R0, 53
0x9D0014FC	0x1062FF22  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING175
0x9D001500	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING494:
0x9D001504	0x332300FF  ANDI	R3, R25, 255
0x9D001508	0x34020036  ORI	R2, R0, 54
0x9D00150C	0x1062FF24  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING176
0x9D001510	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING496:
0x9D001514	0x332300FF  ANDI	R3, R25, 255
0x9D001518	0x34020037  ORI	R2, R0, 55
0x9D00151C	0x1062FF26  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING177
0x9D001520	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING498:
0x9D001524	0x332300FF  ANDI	R3, R25, 255
0x9D001528	0x34020038  ORI	R2, R0, 56
0x9D00152C	0x1062FF28  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING178
0x9D001530	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING500:
0x9D001534	0x332300FF  ANDI	R3, R25, 255
0x9D001538	0x34020039  ORI	R2, R0, 57
0x9D00153C	0x1062FF2A  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING179
0x9D001540	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING502:
0x9D001544	0x332300FF  ANDI	R3, R25, 255
0x9D001548	0x3402003B  ORI	R2, R0, 59
0x9D00154C	0x1062FF2C  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING180
0x9D001550	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING504:
0x9D001554	0x332300FF  ANDI	R3, R25, 255
0x9D001558	0x3402003C  ORI	R2, R0, 60
0x9D00155C	0x1062FF2E  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING181
0x9D001560	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING506:
0x9D001564	0x332300FF  ANDI	R3, R25, 255
0x9D001568	0x3402003D  ORI	R2, R0, 61
0x9D00156C	0x1062FF30  BEQ	R3, R2, L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING182
0x9D001570	0x70000000  NOP	
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING508:
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING131:
;__Lib_PPS_P32MZ_100CAN.c, 431 :: 		
L___Lib_PPS_P32MZ_100CAN__PPS_MAPPING60:
;__Lib_PPS_P32MZ_100CAN.c, 432 :: 		
0x9D001574	0x340200FF  ORI	R2, R0, 255
;__Lib_PPS_P32MZ_100CAN.c, 433 :: 		
L_end__PPS_MAPPING:
0x9D001578	0x8FBF0000  LW	RA, 0(SP)
0x9D00157C	0x03E00008  JR	RA
0x9D001580	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_PPS_P32MZ_100CAN__PPS_MAPPING
_Lock_IOLOCK:
;__Lib_PPS_P32MZ_100CAN.c, 193 :: 		
0x9D000000	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_PPS_P32MZ_100CAN.c, 197 :: 		
; tmpInt start address is: 12 (R3)
0x9D000004	0x3C1EBF81  LUI	R30, 49025
0x9D000008	0x8FC30000  LW	R3, 0(R30)
;__Lib_PPS_P32MZ_100CAN.c, 198 :: 		
; tmpDma start address is: 16 (R4)
0x9D00000C	0x3C1EBF81  LUI	R30, 49025
0x9D000010	0x8FC41000  LW	R4, 4096(R30)
;__Lib_PPS_P32MZ_100CAN.c, 201 :: 		
0x9D000014	0x3C1EBF81  LUI	R30, 49025
0x9D000018	0xAFC00000  SW	R0, 0(R30)
;__Lib_PPS_P32MZ_100CAN.c, 202 :: 		
0x9D00001C	0x3C1EBF81  LUI	R30, 49025
0x9D000020	0xAFC01000  SW	R0, 4096(R30)
;__Lib_PPS_P32MZ_100CAN.c, 205 :: 		
0x9D000024	0x3C1EBF80  LUI	R30, 49024
0x9D000028	0xAFC00030  SW	R0, 48(R30)
;__Lib_PPS_P32MZ_100CAN.c, 206 :: 		
0x9D00002C	0x3C02AA99  LUI	R2, 43673
0x9D000030	0x34426655  ORI	R2, R2, 26197
0x9D000034	0x3C1EBF80  LUI	R30, 49024
0x9D000038	0xAFC20030  SW	R2, 48(R30)
;__Lib_PPS_P32MZ_100CAN.c, 207 :: 		
0x9D00003C	0x3C025566  LUI	R2, 21862
0x9D000040	0x344299AA  ORI	R2, R2, 39338
0x9D000044	0x3C1EBF80  LUI	R30, 49024
0x9D000048	0xAFC20030  SW	R2, 48(R30)
;__Lib_PPS_P32MZ_100CAN.c, 209 :: 		
0x9D00004C	0x3C1EBF80  LUI	R30, 49024
0x9D000050	0x83C20001  LB	R2, 1(R30)
0x9D000054	0x34420020  ORI	R2, R2, 0x0020
0x9D000058	0x3C1EBF80  LUI	R30, 49024
0x9D00005C	0xA3C20001  SB	R2, 1(R30)
;__Lib_PPS_P32MZ_100CAN.c, 211 :: 		
0x9D000060	0x3C1EBF80  LUI	R30, 49024
0x9D000064	0xAFC00030  SW	R0, 48(R30)
;__Lib_PPS_P32MZ_100CAN.c, 212 :: 		
0x9D000068	0x3C1EBF81  LUI	R30, 49025
0x9D00006C	0xAFC30000  SW	R3, 0(R30)
; tmpInt end address is: 12 (R3)
;__Lib_PPS_P32MZ_100CAN.c, 213 :: 		
0x9D000070	0x3C1EBF81  LUI	R30, 49025
0x9D000074	0xAFC41000  SW	R4, 4096(R30)
; tmpDma end address is: 16 (R4)
;__Lib_PPS_P32MZ_100CAN.c, 214 :: 		
L_end_Lock_IOLOCK:
0x9D000078	0x03E00008  JR	RA
0x9D00007C	0x27BD0004  ADDIU	SP, SP, 4
; end of _Lock_IOLOCK
_UartConfig:
;Config.c, 84 :: 		void UartConfig(){
0x9D00234C	0x27BDFFEC  ADDIU	SP, SP, -20
0x9D002350	0xAFBF0000  SW	RA, 0(SP)
;Config.c, 87 :: 		UART2_Init_Advanced(256000, 50000/*PBClk x 2*/, _UART_LOW_SPEED, _UART_8BIT_NOPARITY, _UART_ONE_STOPBIT);
0x9D002354	0xAFB90004  SW	R25, 4(SP)
0x9D002358	0xAFBA0008  SW	R26, 8(SP)
0x9D00235C	0xAFBB000C  SW	R27, 12(SP)
0x9D002360	0xAFBC0010  SW	R28, 16(SP)
0x9D002364	0x0000E00A  MOVZ	R28, R0, R0
0x9D002368	0x341B0001  ORI	R27, R0, 1
0x9D00236C	0x341AC350  ORI	R26, R0, 50000
0x9D002370	0x3C190003  LUI	R25, 3
0x9D002374	0x3739E800  ORI	R25, R25, 59392
0x9D002378	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D00237C	0x0F400568  JAL	_UART2_Init_Advanced+0
0x9D002380	0xA3A00000  SB	R0, 0(SP)
0x9D002384	0x27BD0004  ADDIU	SP, SP, 4
;Config.c, 88 :: 		UART_Set_Active(&UART2_Read, &UART2_Write, &UART2_Data_Ready, &UART2_Tx_Idle); // set UART2 active
0x9D002388	0x3C1CFFFF  LUI	R28, hi_addr(_UART2_Tx_Idle+0)
0x9D00238C	0x379CFFFF  ORI	R28, R28, lo_addr(_UART2_Tx_Idle+0)
0x9D002390	0x3C1BFFFF  LUI	R27, hi_addr(_UART2_Data_Ready+0)
0x9D002394	0x377BFFFF  ORI	R27, R27, lo_addr(_UART2_Data_Ready+0)
0x9D002398	0x3C1A9D00  LUI	R26, hi_addr(_UART2_Write+0)
0x9D00239C	0x375A295C  ORI	R26, R26, lo_addr(_UART2_Write+0)
0x9D0023A0	0x3C199D00  LUI	R25, hi_addr(_UART2_Read+0)
0x9D0023A4	0x0F400561  JAL	_UART_Set_Active+0
0x9D0023A8	0x37392990  ORI	R25, R25, lo_addr(_UART2_Read+0)
;Config.c, 89 :: 		Delay_ms(100);                  // Wait for UART module to stabilize
0x9D0023AC	0x3C180065  LUI	R24, 101
0x9D0023B0	0x3718B9AA  ORI	R24, R24, 47530
L_UartConfig2:
0x9D0023B4	0x2718FFFF  ADDIU	R24, R24, -1
0x9D0023B8	0x1700FFFE  BNE	R24, R0, L_UartConfig2
0x9D0023BC	0x70000000  NOP	
;Config.c, 90 :: 		}
L_end_UartConfig:
0x9D0023C0	0x8FBC0010  LW	R28, 16(SP)
0x9D0023C4	0x8FBB000C  LW	R27, 12(SP)
0x9D0023C8	0x8FBA0008  LW	R26, 8(SP)
0x9D0023CC	0x8FB90004  LW	R25, 4(SP)
0x9D0023D0	0x8FBF0000  LW	RA, 0(SP)
0x9D0023D4	0x03E00008  JR	RA
0x9D0023D8	0x27BD0014  ADDIU	SP, SP, 20
; end of _UartConfig
_UART2_Init_Advanced:
;__Lib_UART_123456_MZ.c, 239 :: 		
0x9D0015A0	0x27BDFFE4  ADDIU	SP, SP, -28
0x9D0015A4	0xAFBF0000  SW	RA, 0(SP)
0x9D0015A8	0xAFB90004  SW	R25, 4(SP)
0x9D0015AC	0xAFBA0008  SW	R26, 8(SP)
0x9D0015B0	0xAFBB000C  SW	R27, 12(SP)
; stop_bits start address is: 24 (R6)
0x9D0015B4	0x93A6001C  LBU	R6, 28(SP)
;__Lib_UART_123456_MZ.c, 242 :: 		
0x9D0015B8	0x3C029D00  LUI	R2, hi_addr(_UART2_Write+0)
0x9D0015BC	0x3442295C  ORI	R2, R2, lo_addr(_UART2_Write+0)
0x9D0015C0	0xAC228134  SW	R2, Offset(_UART_Wr_Ptr+0)(GP)
;__Lib_UART_123456_MZ.c, 243 :: 		
0x9D0015C4	0x3C029D00  LUI	R2, hi_addr(_UART2_Read+0)
0x9D0015C8	0x34422990  ORI	R2, R2, lo_addr(_UART2_Read+0)
0x9D0015CC	0xAC228138  SW	R2, Offset(_UART_Rd_Ptr+0)(GP)
;__Lib_UART_123456_MZ.c, 244 :: 		
0x9D0015D0	0x3C02FFFF  LUI	R2, hi_addr(_UART2_Data_Ready+0)
0x9D0015D4	0x3442FFFF  ORI	R2, R2, lo_addr(_UART2_Data_Ready+0)
0x9D0015D8	0xAC228020  SW	R2, Offset(_UART_Rdy_Ptr+0)(GP)
;__Lib_UART_123456_MZ.c, 245 :: 		
0x9D0015DC	0x3C02FFFF  LUI	R2, hi_addr(_UART2_Tx_Idle+0)
0x9D0015E0	0x3442FFFF  ORI	R2, R2, lo_addr(_UART2_Tx_Idle+0)
0x9D0015E4	0xAC228000  SW	R2, Offset(_UART_Tx_Idle_Ptr+0)(GP)
;__Lib_UART_123456_MZ.c, 247 :: 		
0x9D0015E8	0x336300FF  ANDI	R3, R27, 255
0x9D0015EC	0x34020001  ORI	R2, R0, 1
0x9D0015F0	0x1462000B  BNE	R3, R2, L_UART2_Init_Advanced36
0x9D0015F4	0x70000000  NOP	
L__UART2_Init_Advanced194:
;__Lib_UART_123456_MZ.c, 248 :: 		
0x9D0015F8	0xAFBA0010  SW	R26, 16(SP)
0x9D0015FC	0x0000D80A  MOVZ	R27, R0, R0
0x9D001600	0x0320D00A  MOVZ	R26, R25, R0
0x9D001604	0x0F400020  JAL	__Lib_UART_123456_MZ_UART_Calc_BRG+0
0x9D001608	0x8FB90010  LW	R25, 16(SP)
; brg_tmp start address is: 12 (R3)
0x9D00160C	0x0040180A  MOVZ	R3, R2, R0
;__Lib_UART_123456_MZ.c, 249 :: 		
0x9D001610	0x34020008  ORI	R2, R0, 8
0x9D001614	0x3C1EBF82  LUI	R30, 49026
;__Lib_UART_123456_MZ.c, 250 :: 		
; brg_tmp end address is: 12 (R3)
0x9D001618	0x0B4005B1  J	L_UART2_Init_Advanced37
0x9D00161C	0xAFC22204  SW	R2, 8708(R30)
L_UART2_Init_Advanced36:
0x9D001620	0x336300FF  ANDI	R3, R27, 255
0x9D001624	0x34020002  ORI	R2, R0, 2
0x9D001628	0x1462000B  BNE	R3, R2, L_UART2_Init_Advanced38
0x9D00162C	0x70000000  NOP	
L__UART2_Init_Advanced195:
;__Lib_UART_123456_MZ.c, 251 :: 		
0x9D001630	0xAFBA0010  SW	R26, 16(SP)
0x9D001634	0x341B0001  ORI	R27, R0, 1
0x9D001638	0x0320D00A  MOVZ	R26, R25, R0
0x9D00163C	0x0F400020  JAL	__Lib_UART_123456_MZ_UART_Calc_BRG+0
0x9D001640	0x8FB90010  LW	R25, 16(SP)
; brg_tmp start address is: 12 (R3)
0x9D001644	0x0040180A  MOVZ	R3, R2, R0
;__Lib_UART_123456_MZ.c, 252 :: 		
0x9D001648	0x34020008  ORI	R2, R0, 8
0x9D00164C	0x3C1EBF82  LUI	R30, 49026
;__Lib_UART_123456_MZ.c, 253 :: 		
; brg_tmp end address is: 12 (R3)
0x9D001650	0x0B4005B1  J	L_UART2_Init_Advanced39
0x9D001654	0xAFC22208  SW	R2, 8712(R30)
L_UART2_Init_Advanced38:
;__Lib_UART_123456_MZ.c, 254 :: 		
0x9D001658	0xAFBA0010  SW	R26, 16(SP)
0x9D00165C	0xAFB90014  SW	R25, 20(SP)
0x9D001660	0xAFBA0018  SW	R26, 24(SP)
0x9D001664	0x0000D80A  MOVZ	R27, R0, R0
0x9D001668	0x0320D00A  MOVZ	R26, R25, R0
0x9D00166C	0x0F400020  JAL	__Lib_UART_123456_MZ_UART_Calc_BRG+0
0x9D001670	0x8FB90018  LW	R25, 24(SP)
0x9D001674	0x8FB90014  LW	R25, 20(SP)
0x9D001678	0x8FBA0010  LW	R26, 16(SP)
; brg_tmp start address is: 16 (R4)
0x9D00167C	0x0040200A  MOVZ	R4, R2, R0
;__Lib_UART_123456_MZ.c, 255 :: 		
0x9D001680	0x34030008  ORI	R3, R0, 8
0x9D001684	0x3C1EBF82  LUI	R30, 49026
;__Lib_UART_123456_MZ.c, 256 :: 		
0x9D001688	0x1440000C  BNE	R2, R0, L__UART2_Init_Advanced134
0x9D00168C	0xAFC32204  SW	R3, 8708(R30)
L__UART2_Init_Advanced196:
; brg_tmp end address is: 16 (R4)
;__Lib_UART_123456_MZ.c, 257 :: 		
0x9D001690	0xAFBA0010  SW	R26, 16(SP)
0x9D001694	0x341B0001  ORI	R27, R0, 1
0x9D001698	0x0320D00A  MOVZ	R26, R25, R0
0x9D00169C	0x0F400020  JAL	__Lib_UART_123456_MZ_UART_Calc_BRG+0
0x9D0016A0	0x8FB90010  LW	R25, 16(SP)
; brg_tmp start address is: 12 (R3)
0x9D0016A4	0x0040180A  MOVZ	R3, R2, R0
;__Lib_UART_123456_MZ.c, 258 :: 		
0x9D0016A8	0x34020008  ORI	R2, R0, 8
0x9D0016AC	0x3C1EBF82  LUI	R30, 49026
0x9D0016B0	0xAFC22208  SW	R2, 8712(R30)
; brg_tmp end address is: 12 (R3)
;__Lib_UART_123456_MZ.c, 259 :: 		
0x9D0016B4	0x0B4005B0  J	L_UART2_Init_Advanced40
0x9D0016B8	0x0060100A  MOVZ	R2, R3, R0
L__UART2_Init_Advanced134:
;__Lib_UART_123456_MZ.c, 256 :: 		
0x9D0016BC	0x0080100A  MOVZ	R2, R4, R0
;__Lib_UART_123456_MZ.c, 259 :: 		
L_UART2_Init_Advanced40:
;__Lib_UART_123456_MZ.c, 260 :: 		
; brg_tmp start address is: 8 (R2)
0x9D0016C0	0x0040180A  MOVZ	R3, R2, R0
; brg_tmp end address is: 8 (R2)
L_UART2_Init_Advanced39:
; brg_tmp start address is: 12 (R3)
; brg_tmp end address is: 12 (R3)
L_UART2_Init_Advanced37:
;__Lib_UART_123456_MZ.c, 261 :: 		
; brg_tmp start address is: 12 (R3)
0x9D0016C4	0x2462FFFF  ADDIU	R2, R3, -1
; brg_tmp end address is: 12 (R3)
0x9D0016C8	0x3C1EBF82  LUI	R30, 49026
0x9D0016CC	0xAFC22240  SW	R2, 8768(R30)
;__Lib_UART_123456_MZ.c, 262 :: 		
0x9D0016D0	0x3C1EBF82  LUI	R30, 49026
0x9D0016D4	0x8FC22200  LW	R2, 8704(R30)
0x9D0016D8	0x34428000  ORI	R2, R2, 32768
0x9D0016DC	0x3C1EBF82  LUI	R30, 49026
0x9D0016E0	0xAFC22200  SW	R2, 8704(R30)
;__Lib_UART_123456_MZ.c, 263 :: 		
0x9D0016E4	0x03861025  OR	R2, R28, R6
; stop_bits end address is: 24 (R6)
0x9D0016E8	0x304300FF  ANDI	R3, R2, 255
0x9D0016EC	0x3C1EBF82  LUI	R30, 49026
0x9D0016F0	0x8FC22200  LW	R2, 8704(R30)
0x9D0016F4	0x00431025  OR	R2, R2, R3
0x9D0016F8	0x3C1EBF82  LUI	R30, 49026
0x9D0016FC	0xAFC22200  SW	R2, 8704(R30)
;__Lib_UART_123456_MZ.c, 264 :: 		
0x9D001700	0x34021400  ORI	R2, R0, 5120
0x9D001704	0x3C1EBF82  LUI	R30, 49026
0x9D001708	0xAFC22210  SW	R2, 8720(R30)
;__Lib_UART_123456_MZ.c, 265 :: 		
L_end_UART2_Init_Advanced:
0x9D00170C	0x8FBB000C  LW	R27, 12(SP)
0x9D001710	0x8FBA0008  LW	R26, 8(SP)
0x9D001714	0x8FB90004  LW	R25, 4(SP)
0x9D001718	0x8FBF0000  LW	RA, 0(SP)
0x9D00171C	0x03E00008  JR	RA
0x9D001720	0x27BD001C  ADDIU	SP, SP, 28
; end of _UART2_Init_Advanced
__Lib_UART_123456_MZ_UART_Calc_BRG:
;__Lib_UART_123456_MZ.c, 19 :: 		
0x9D000080	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456_MZ.c, 23 :: 		
0x9D000084	0x3C1EBF80  LUI	R30, 49024
0x9D000088	0x8FC21310  LW	R2, 4880(R30)
0x9D00008C	0x3042007F  ANDI	R2, R2, 127
0x9D000090	0x24430001  ADDIU	R3, R2, 1
;__Lib_UART_123456_MZ.c, 25 :: 		
0x9D000094	0x340203E8  ORI	R2, R0, 1000
0x9D000098	0x03220019  MULTU	R25, R2
0x9D00009C	0x00001012  MFLO	R2
0x9D0000A0	0x0043001B  DIVU	R2, R3
0x9D0000A4	0x00001012  MFLO	R2
; tmp start address is: 12 (R3)
0x9D0000A8	0x0040180A  MOVZ	R3, R2, R0
;__Lib_UART_123456_MZ.c, 28 :: 		
0x9D0000AC	0x336200FF  ANDI	R2, R27, 255
0x9D0000B0	0x14400004  BNE	R2, R0, L___Lib_UART_123456_MZ_UART_Calc_BRG0
0x9D0000B4	0x70000000  NOP	
L___Lib_UART_123456_MZ_UART_Calc_BRG149:
;__Lib_UART_123456_MZ.c, 29 :: 		
0x9D0000B8	0x001A1100  SLL	R2, R26, 4
; tmp1 start address is: 16 (R4)
; tmp1 end address is: 16 (R4)
0x9D0000BC	0x0B400033  J	L___Lib_UART_123456_MZ_UART_Calc_BRG1
0x9D0000C0	0x0040200A  MOVZ	R4, R2, R0
L___Lib_UART_123456_MZ_UART_Calc_BRG0:
;__Lib_UART_123456_MZ.c, 31 :: 		
0x9D0000C4	0x001A1080  SLL	R2, R26, 2
; tmp1 start address is: 16 (R4)
0x9D0000C8	0x0040200A  MOVZ	R4, R2, R0
; tmp1 end address is: 16 (R4)
L___Lib_UART_123456_MZ_UART_Calc_BRG1:
;__Lib_UART_123456_MZ.c, 33 :: 		
; tmp1 start address is: 16 (R4)
0x9D0000CC	0x0064001B  DIVU	R3, R4
0x9D0000D0	0x00001010  MFHI	R2
; tmp2 start address is: 20 (R5)
0x9D0000D4	0x0040280A  MOVZ	R5, R2, R0
;__Lib_UART_123456_MZ.c, 34 :: 		
0x9D0000D8	0x0064001B  DIVU	R3, R4
0x9D0000DC	0x00001012  MFLO	R2
0x9D0000E0	0x0040180A  MOVZ	R3, R2, R0
;__Lib_UART_123456_MZ.c, 36 :: 		
0x9D0000E4	0x00041042  SRL	R2, R4, 1
; tmp1 end address is: 16 (R4)
0x9D0000E8	0x0045102B  SLTU	R2, R2, R5
0x9D0000EC	0x10400005  BEQ	R2, R0, L___Lib_UART_123456_MZ_UART_Calc_BRG128
0x9D0000F0	0x70000000  NOP	
L___Lib_UART_123456_MZ_UART_Calc_BRG150:
; tmp2 end address is: 20 (R5)
;__Lib_UART_123456_MZ.c, 37 :: 		
0x9D0000F4	0x24620001  ADDIU	R2, R3, 1
0x9D0000F8	0x0040180A  MOVZ	R3, R2, R0
; tmp end address is: 12 (R3)
0x9D0000FC	0x0B400042  J	L___Lib_UART_123456_MZ_UART_Calc_BRG2
0x9D000100	0x0060100A  MOVZ	R2, R3, R0
L___Lib_UART_123456_MZ_UART_Calc_BRG128:
;__Lib_UART_123456_MZ.c, 36 :: 		
0x9D000104	0x0060100A  MOVZ	R2, R3, R0
;__Lib_UART_123456_MZ.c, 37 :: 		
L___Lib_UART_123456_MZ_UART_Calc_BRG2:
;__Lib_UART_123456_MZ.c, 39 :: 		
; tmp start address is: 8 (R2)
; tmp end address is: 8 (R2)
;__Lib_UART_123456_MZ.c, 40 :: 		
L_end_UART_Calc_BRG:
0x9D000108	0x03E00008  JR	RA
0x9D00010C	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_UART_123456_MZ_UART_Calc_BRG
_UART_Set_Active:
;__Lib_UART_123456_MZ.c, 722 :: 		
0x9D001584	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456_MZ.c, 723 :: 		
0x9D001588	0xAC398138  SW	R25, Offset(_UART_Rd_Ptr+0)(GP)
;__Lib_UART_123456_MZ.c, 724 :: 		
0x9D00158C	0xAC3A8134  SW	R26, Offset(_UART_Wr_Ptr+0)(GP)
;__Lib_UART_123456_MZ.c, 725 :: 		
0x9D001590	0xAC3B8020  SW	R27, Offset(_UART_Rdy_Ptr+0)(GP)
;__Lib_UART_123456_MZ.c, 726 :: 		
0x9D001594	0xAC3C8000  SW	R28, Offset(_UART_Tx_Idle_Ptr+0)(GP)
;__Lib_UART_123456_MZ.c, 727 :: 		
L_end_UART_Set_Active:
0x9D001598	0x03E00008  JR	RA
0x9D00159C	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART_Set_Active
_set_performance_mode:
;Config.c, 107 :: 		void set_performance_mode(){
;Config.c, 111 :: 		DI(); // Disable all interrupts
0x9D002444	0x417E6000  DI	R30
;Config.c, 114 :: 		SYSKEY = 0xAA996655;
0x9D002448	0x3C02AA99  LUI	R2, 43673
0x9D00244C	0x34426655  ORI	R2, R2, 26197
0x9D002450	0x3C1EBF80  LUI	R30, 49024
0x9D002454	0xAFC20030  SW	R2, 48(R30)
;Config.c, 115 :: 		SYSKEY = 0x556699AA;
0x9D002458	0x3C025566  LUI	R2, 21862
0x9D00245C	0x344299AA  ORI	R2, R2, 39338
0x9D002460	0x3C1EBF80  LUI	R30, 49024
0x9D002464	0xAFC20030  SW	R2, 48(R30)
;Config.c, 118 :: 		PB1DIVbits.PBDIV = 1; // Peripheral Bus 1 Clock Divisor Control (PBCLK1 is SYSCLK divided by 2)
0x9D002468	0x34030001  ORI	R3, R0, 1
0x9D00246C	0x3C1EBF80  LUI	R30, 49024
0x9D002470	0x93C21300  LBU	R2, 4864(R30)
0x9D002474	0x7C623004  INS	R2, R3, 0, 7
0x9D002478	0x3C1EBF80  LUI	R30, 49024
0x9D00247C	0xA3C21300  SB	R2, 4864(R30)
;Config.c, 121 :: 		UEN0_bit = 1;
0x9D002480	0x34020001  ORI	R2, R0, 0x0001
0x9D002484	0x3C1EBF82  LUI	R30, 49026
0x9D002488	0xA3C22009  SB	R2, 8201(R30)
;Config.c, 122 :: 		UEN1_bit = 1;
0x9D00248C	0x34020002  ORI	R2, R0, 0x0002
0x9D002490	0x3C1EBF82  LUI	R30, 49026
0x9D002494	0xA3C22009  SB	R2, 8201(R30)
;Config.c, 123 :: 		PB2DIVbits.ON = 1; // Peripheral Bus 2 Output Clock Enable (Output clock is enabled)
0x9D002498	0x34028000  ORI	R2, R0, 32768
0x9D00249C	0x3C1EBF80  LUI	R30, 49024
0x9D0024A0	0xBBC21318  SWR	R2, 4888(R30)
0x9D0024A4	0x3C1EBF80  LUI	R30, 49024
0x9D0024A8	0xABC2131B  SWL	R2, 4891(R30)
;Config.c, 124 :: 		while(!PB2DIVbits.PBDIVRDY);
L_set_performance_mode4:
0x9D0024AC	0x3C1EBF80  LUI	R30, 49024
0x9D0024B0	0x93C21311  LBU	R2, 4881(R30)
0x9D0024B4	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D0024B8	0x14400003  BNE	R2, R0, L_set_performance_mode5
0x9D0024BC	0x70000000  NOP	
L__set_performance_mode24:
0x9D0024C0	0x0B40092B  J	L_set_performance_mode4
0x9D0024C4	0x70000000  NOP	
L_set_performance_mode5:
;Config.c, 125 :: 		PB2DIVbits.PBDIV = 0x07; // Peripheral Bus 2 Clock Divisor Control (PBCLK2 is SYSCLK "200MHZ" / 8)
0x9D0024C8	0x34030007  ORI	R3, R0, 7
0x9D0024CC	0x3C1EBF80  LUI	R30, 49024
0x9D0024D0	0x93C21310  LBU	R2, 4880(R30)
0x9D0024D4	0x7C623004  INS	R2, R3, 0, 7
0x9D0024D8	0x3C1EBF80  LUI	R30, 49024
0x9D0024DC	0xA3C21310  SB	R2, 4880(R30)
;Config.c, 128 :: 		PB3DIVbits.ON = 1; // Peripheral Bus 2 Output Clock Enable (Output clock is enabled)
0x9D0024E0	0x34028000  ORI	R2, R0, 32768
0x9D0024E4	0x3C1EBF80  LUI	R30, 49024
0x9D0024E8	0xBBC21328  SWR	R2, 4904(R30)
0x9D0024EC	0x3C1EBF80  LUI	R30, 49024
0x9D0024F0	0xABC2132B  SWL	R2, 4907(R30)
;Config.c, 129 :: 		while(!PB3DIVbits.PBDIVRDY);
L_set_performance_mode6:
0x9D0024F4	0x3C1EBF80  LUI	R30, 49024
0x9D0024F8	0x93C21321  LBU	R2, 4897(R30)
0x9D0024FC	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D002500	0x14400003  BNE	R2, R0, L_set_performance_mode7
0x9D002504	0x70000000  NOP	
L__set_performance_mode25:
0x9D002508	0x0B40093D  J	L_set_performance_mode6
0x9D00250C	0x70000000  NOP	
L_set_performance_mode7:
;Config.c, 130 :: 		PB3DIVbits.PBDIV = 3; // Peripheral Bus 3 Clock Divisor Control (PBCLK3 is SYSCLK divided by 4)
0x9D002510	0x34030003  ORI	R3, R0, 3
0x9D002514	0x3C1EBF80  LUI	R30, 49024
0x9D002518	0x93C21320  LBU	R2, 4896(R30)
0x9D00251C	0x7C623004  INS	R2, R3, 0, 7
0x9D002520	0x3C1EBF80  LUI	R30, 49024
0x9D002524	0xA3C21320  SB	R2, 4896(R30)
;Config.c, 133 :: 		PB4DIVbits.ON = 1; // Peripheral Bus 4 Output Clock Enable (Output clock is enabled)
0x9D002528	0x34028000  ORI	R2, R0, 32768
0x9D00252C	0x3C1EBF80  LUI	R30, 49024
0x9D002530	0xBBC21338  SWR	R2, 4920(R30)
0x9D002534	0x3C1EBF80  LUI	R30, 49024
0x9D002538	0xABC2133B  SWL	R2, 4923(R30)
;Config.c, 134 :: 		while (!PB4DIVbits.PBDIVRDY); // Wait until it is ready to write to
L_set_performance_mode8:
0x9D00253C	0x3C1EBF80  LUI	R30, 49024
0x9D002540	0x93C21331  LBU	R2, 4913(R30)
0x9D002544	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D002548	0x14400003  BNE	R2, R0, L_set_performance_mode9
0x9D00254C	0x70000000  NOP	
L__set_performance_mode26:
0x9D002550	0x0B40094F  J	L_set_performance_mode8
0x9D002554	0x70000000  NOP	
L_set_performance_mode9:
;Config.c, 135 :: 		PB4DIVbits.PBDIV = 0; // Peripheral Bus 4 Clock Divisor Control (PBCLK4 is SYSCLK divided by 1)
0x9D002558	0x3402007F  ORI	R2, R0, 127
0x9D00255C	0x3C1EBF80  LUI	R30, 49024
0x9D002560	0xA3C21334  SB	R2, 4916(R30)
;Config.c, 138 :: 		PB5DIVbits.ON = 1; // Peripheral Bus 5 Output Clock Enable (Output clock is enabled)
0x9D002564	0x34028000  ORI	R2, R0, 32768
0x9D002568	0x3C1EBF80  LUI	R30, 49024
0x9D00256C	0xBBC21348  SWR	R2, 4936(R30)
0x9D002570	0x3C1EBF80  LUI	R30, 49024
0x9D002574	0xABC2134B  SWL	R2, 4939(R30)
;Config.c, 139 :: 		while(!PB5DIVbits.PBDIVRDY);
L_set_performance_mode10:
0x9D002578	0x3C1EBF80  LUI	R30, 49024
0x9D00257C	0x93C21341  LBU	R2, 4929(R30)
0x9D002580	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D002584	0x14400003  BNE	R2, R0, L_set_performance_mode11
0x9D002588	0x70000000  NOP	
L__set_performance_mode27:
0x9D00258C	0x0B40095E  J	L_set_performance_mode10
0x9D002590	0x70000000  NOP	
L_set_performance_mode11:
;Config.c, 140 :: 		PB5DIVbits.PBDIV = 1; // Peripheral Bus 5 Clock Divisor Control (PBCLK5 is SYSCLK divided by 2)
0x9D002594	0x34030001  ORI	R3, R0, 1
0x9D002598	0x3C1EBF80  LUI	R30, 49024
0x9D00259C	0x93C21340  LBU	R2, 4928(R30)
0x9D0025A0	0x7C623004  INS	R2, R3, 0, 7
0x9D0025A4	0x3C1EBF80  LUI	R30, 49024
0x9D0025A8	0xA3C21340  SB	R2, 4928(R30)
;Config.c, 143 :: 		PB7DIVbits.ON = 1; // Peripheral Bus 7 Output Clock Enable (Output clock is enabled)
0x9D0025AC	0x34028000  ORI	R2, R0, 32768
0x9D0025B0	0x3C1EBF80  LUI	R30, 49024
0x9D0025B4	0xBBC21368  SWR	R2, 4968(R30)
0x9D0025B8	0x3C1EBF80  LUI	R30, 49024
0x9D0025BC	0xABC2136B  SWL	R2, 4971(R30)
;Config.c, 144 :: 		while(!PB7DIVbits.PBDIVRDY);
L_set_performance_mode12:
0x9D0025C0	0x3C1EBF80  LUI	R30, 49024
0x9D0025C4	0x93C21361  LBU	R2, 4961(R30)
0x9D0025C8	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D0025CC	0x14400003  BNE	R2, R0, L_set_performance_mode13
0x9D0025D0	0x70000000  NOP	
L__set_performance_mode28:
0x9D0025D4	0x0B400970  J	L_set_performance_mode12
0x9D0025D8	0x70000000  NOP	
L_set_performance_mode13:
;Config.c, 145 :: 		PB7DIVbits.PBDIV = 0; // Peripheral Bus 7 Clock Divisor Control (PBCLK7 is SYSCLK divided by 1)
0x9D0025DC	0x3402007F  ORI	R2, R0, 127
0x9D0025E0	0x3C1EBF80  LUI	R30, 49024
0x9D0025E4	0xA3C21364  SB	R2, 4964(R30)
;Config.c, 148 :: 		PB8DIVbits.ON = 1; // Peripheral Bus 8 Output Clock Enable (Output clock is enabled)
0x9D0025E8	0x34028000  ORI	R2, R0, 32768
0x9D0025EC	0x3C1EBF80  LUI	R30, 49024
0x9D0025F0	0xBBC21378  SWR	R2, 4984(R30)
0x9D0025F4	0x3C1EBF80  LUI	R30, 49024
0x9D0025F8	0xABC2137B  SWL	R2, 4987(R30)
;Config.c, 149 :: 		while(!PB8DIVbits.PBDIVRDY);
L_set_performance_mode14:
0x9D0025FC	0x3C1EBF80  LUI	R30, 49024
0x9D002600	0x93C21371  LBU	R2, 4977(R30)
0x9D002604	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D002608	0x14400003  BNE	R2, R0, L_set_performance_mode15
0x9D00260C	0x70000000  NOP	
L__set_performance_mode29:
0x9D002610	0x0B40097F  J	L_set_performance_mode14
0x9D002614	0x70000000  NOP	
L_set_performance_mode15:
;Config.c, 150 :: 		PB8DIVbits.PBDIV = 1; // Peripheral Bus 8 Clock Divisor Control (PBCLK8 is SYSCLK divided by 2)
0x9D002618	0x34030001  ORI	R3, R0, 1
0x9D00261C	0x3C1EBF80  LUI	R30, 49024
0x9D002620	0x93C21370  LBU	R2, 4976(R30)
0x9D002624	0x7C623004  INS	R2, R3, 0, 7
0x9D002628	0x3C1EBF80  LUI	R30, 49024
0x9D00262C	0xA3C21370  SB	R2, 4976(R30)
;Config.c, 153 :: 		PRECONbits.PFMSECEN = 0; // Flash SEC Interrupt Enable (Do not generate an interrupt when the PFMSEC bit is set)
0x9D002630	0x3C020400  LUI	R2, 1024
0x9D002634	0x3C1EBF8E  LUI	R30, 49038
0x9D002638	0xAFC20004  SW	R2, 4(R30)
;Config.c, 154 :: 		PRECONbits.PREFEN = 0b11; // Predictive Prefetch Enable (Enable predictive prefetch for any address)
0x9D00263C	0x34020030  ORI	R2, R0, 48
0x9D002640	0x3C1EBF8E  LUI	R30, 49038
0x9D002644	0xA3C20008  SB	R2, 8(R30)
;Config.c, 155 :: 		PRECONbits.PFMWS = 0b100; // PFM Access Time Defined in Terms of SYSCLK Wait States (Two wait states)
0x9D002648	0x34030004  ORI	R3, R0, 4
0x9D00264C	0x3C1EBF8E  LUI	R30, 49038
0x9D002650	0x93C20000  LBU	R2, 0(R30)
0x9D002654	0x7C621004  INS	R2, R3, 0, 3
0x9D002658	0x3C1EBF8E  LUI	R30, 49038
0x9D00265C	0xA3C20000  SB	R2, 0(R30)
;Config.c, 159 :: 		cp0 = CP0_GET(CP0_CONFIG);
0x9D002660	0x401E8000  MFC0	R30, 16, 0
0x9D002664	0x03C0100A  MOVZ	R2, R30, R0
; cp0 start address is: 12 (R3)
0x9D002668	0x0040180A  MOVZ	R3, R2, R0
;Config.c, 160 :: 		cp0 &= ~0x07;
0x9D00266C	0x3C02FFFF  LUI	R2, 65535
0x9D002670	0x3442FFF8  ORI	R2, R2, 65528
0x9D002674	0x00621024  AND	R2, R3, R2
; cp0 end address is: 12 (R3)
;Config.c, 161 :: 		cp0 |= 0b011; // K0 = Cacheable, non-coherent, write-back, write allocate
0x9D002678	0x34420003  ORI	R2, R2, 3
;Config.c, 162 :: 		CP0_SET(CP0_CONFIG,cp0);
0x9D00267C	0x0040F00A  MOVZ	R30, R2, R0
0x9D002680	0x409E8000  MTC0	R30, 16, 0
;Config.c, 165 :: 		SYSKEY = 0x33333333;
0x9D002684	0x3C023333  LUI	R2, 13107
0x9D002688	0x34423333  ORI	R2, R2, 13107
0x9D00268C	0x3C1EBF80  LUI	R30, 49024
0x9D002690	0xAFC20030  SW	R2, 48(R30)
;Config.c, 168 :: 		PREFEN0_bit = 1;
0x9D002694	0x34020010  ORI	R2, R0, 0x0010
0x9D002698	0x3C1EBF8E  LUI	R30, 49038
0x9D00269C	0xA3C20008  SB	R2, 8(R30)
;Config.c, 169 :: 		PREFEN1_bit = 1;
0x9D0026A0	0x34020020  ORI	R2, R0, 0x0020
0x9D0026A4	0x3C1EBF8E  LUI	R30, 49038
0x9D0026A8	0xA3C20008  SB	R2, 8(R30)
;Config.c, 170 :: 		PFMWS0_bit = 0;
0x9D0026AC	0x34020001  ORI	R2, R0, 0x0001
0x9D0026B0	0x3C1EBF8E  LUI	R30, 49038
0x9D0026B4	0xA3C20004  SB	R2, 4(R30)
;Config.c, 171 :: 		PFMWS1_bit = 1;
0x9D0026B8	0x34020002  ORI	R2, R0, 0x0002
0x9D0026BC	0x3C1EBF8E  LUI	R30, 49038
0x9D0026C0	0xA3C20008  SB	R2, 8(R30)
;Config.c, 172 :: 		PFMWS2_bit = 0;
0x9D0026C4	0x34020004  ORI	R2, R0, 0x0004
0x9D0026C8	0x3C1EBF8E  LUI	R30, 49038
0x9D0026CC	0xA3C20004  SB	R2, 4(R30)
;Config.c, 173 :: 		}
L_end_set_performance_mode:
0x9D0026D0	0x03E00008  JR	RA
0x9D0026D4	0x70000000  NOP	
; end of _set_performance_mode
_Uart2InterruptSetup:
;Config.c, 94 :: 		void Uart2InterruptSetup(){
;Config.c, 95 :: 		URXISEL0_bit = 0;
0x9D0023DC	0x34020040  ORI	R2, R0, 0x0040
0x9D0023E0	0x3C1EBF82  LUI	R30, 49026
0x9D0023E4	0xA3C22014  SB	R2, 8212(R30)
;Config.c, 96 :: 		URXISEL1_bit = 1;
0x9D0023E8	0x34020080  ORI	R2, R0, 0x0080
0x9D0023EC	0x3C1EBF82  LUI	R30, 49026
0x9D0023F0	0xA3C22018  SB	R2, 8216(R30)
;Config.c, 97 :: 		IEC4.B18 = 1;              // Enable UART2 RX interrupt
0x9D0023F4	0x3C020004  LUI	R2, 4
0x9D0023F8	0x3C1EBF81  LUI	R30, 49025
0x9D0023FC	0xAFC20108  SW	R2, 264(R30)
;Config.c, 99 :: 		U2RXIP0_bit = 1;           //
0x9D002400	0x34020004  ORI	R2, R0, 0x0004
0x9D002404	0x3C1EBF81  LUI	R30, 49025
0x9D002408	0xA3C2038A  SB	R2, 906(R30)
;Config.c, 100 :: 		U2RXIP1_bit = 1;           //
0x9D00240C	0x34020008  ORI	R2, R0, 0x0008
0x9D002410	0x3C1EBF81  LUI	R30, 49025
0x9D002414	0xA3C2038A  SB	R2, 906(R30)
;Config.c, 101 :: 		U2RXIP2_bit = 1;           // Set priority
0x9D002418	0x34020010  ORI	R2, R0, 0x0010
0x9D00241C	0x3C1EBF81  LUI	R30, 49025
0x9D002420	0xA3C2038A  SB	R2, 906(R30)
;Config.c, 103 :: 		URXISEL1_U2STA_bit = 0;
0x9D002424	0x34020080  ORI	R2, R0, 0x0080
0x9D002428	0x3C1EBF82  LUI	R30, 49026
0x9D00242C	0xA3C22214  SB	R2, 8724(R30)
;Config.c, 104 :: 		U2RXIF_bit = 0;            // Ensure interrupt is not pending
0x9D002430	0x34020004  ORI	R2, R0, 0x0004
0x9D002434	0x3C1EBF81  LUI	R30, 49025
0x9D002438	0xA3C20086  SB	R2, 134(R30)
;Config.c, 105 :: 		}
L_end_Uart2InterruptSetup:
0x9D00243C	0x03E00008  JR	RA
0x9D002440	0x70000000  NOP	
; end of _Uart2InterruptSetup
_InitTimer8:
;Config.c, 299 :: 		void InitTimer8(){
;Config.c, 300 :: 		T8CON            = 0x8000;
0x9D00222C	0x34028000  ORI	R2, R0, 32768
0x9D002230	0x3C1EBF84  LUI	R30, 49028
0x9D002234	0xAFC20E00  SW	R2, 3584(R30)
;Config.c, 301 :: 		T8IP0_bit        = 0;
0x9D002238	0x34020004  ORI	R2, R0, 0x0004
0x9D00223C	0x3C1EBF81  LUI	R30, 49025
0x9D002240	0xA3C201D4  SB	R2, 468(R30)
;Config.c, 302 :: 		T8IP1_bit        = 0;
0x9D002244	0x34020008  ORI	R2, R0, 0x0008
0x9D002248	0x3C1EBF81  LUI	R30, 49025
0x9D00224C	0xA3C201D4  SB	R2, 468(R30)
;Config.c, 303 :: 		T8IP2_bit        = 1;
0x9D002250	0x34020010  ORI	R2, R0, 0x0010
0x9D002254	0x3C1EBF81  LUI	R30, 49025
0x9D002258	0xA3C201D8  SB	R2, 472(R30)
;Config.c, 304 :: 		T8IS0_bit        = 0;
0x9D00225C	0x34020001  ORI	R2, R0, 0x0001
0x9D002260	0x3C1EBF81  LUI	R30, 49025
0x9D002264	0xA3C201D4  SB	R2, 468(R30)
;Config.c, 305 :: 		T8IS1_bit        = 1;
0x9D002268	0x34020002  ORI	R2, R0, 0x0002
0x9D00226C	0x3C1EBF81  LUI	R30, 49025
0x9D002270	0xA3C201D8  SB	R2, 472(R30)
;Config.c, 306 :: 		T8IF_bit         = 0;
0x9D002274	0x34020010  ORI	R2, R0, 0x0010
0x9D002278	0x3C1EBF81  LUI	R30, 49025
0x9D00227C	0xA3C20054  SB	R2, 84(R30)
;Config.c, 307 :: 		T8IE_bit         = 0;
0x9D002280	0x34020010  ORI	R2, R0, 0x0010
0x9D002284	0x3C1EBF81  LUI	R30, 49025
0x9D002288	0xA3C200D4  SB	R2, 212(R30)
;Config.c, 308 :: 		PR8              = 50;
0x9D00228C	0x34020032  ORI	R2, R0, 50
0x9D002290	0x3C1EBF84  LUI	R30, 49028
0x9D002294	0xAFC20E20  SW	R2, 3616(R30)
;Config.c, 309 :: 		TMR8             = 0;
0x9D002298	0x3C1EBF84  LUI	R30, 49028
0x9D00229C	0xAFC00E10  SW	R0, 3600(R30)
;Config.c, 310 :: 		}
L_end_InitTimer8:
0x9D0022A0	0x03E00008  JR	RA
0x9D0022A4	0x70000000  NOP	
; end of _InitTimer8
_initDMA_global:
;Config.c, 327 :: 		void initDMA_global(){
;Config.c, 328 :: 		DMACON = 1<<16;       //enable the DMA controller
0x9D0018D8	0x3C020001  LUI	R2, 1
0x9D0018DC	0x3C1EBF81  LUI	R30, 49025
0x9D0018E0	0xAFC21000  SW	R2, 4096(R30)
;Config.c, 329 :: 		DCH0CON = 0x03;   //channel off on block trf complete ,no event detect, priority 3, no chaining
0x9D0018E4	0x34020003  ORI	R2, R0, 3
0x9D0018E8	0x3C1EBF81  LUI	R30, 49025
0x9D0018EC	0xAFC21060  SW	R2, 4192(R30)
;Config.c, 330 :: 		}
L_end_initDMA_global:
0x9D0018F0	0x03E00008  JR	RA
0x9D0018F4	0x70000000  NOP	
; end of _initDMA_global
_initDMA0:
;Config.c, 333 :: 		void  initDMA0(){
;Config.c, 334 :: 		DMACONbits.ON = 1;
0x9D0018F8	0x34028000  ORI	R2, R0, 32768
0x9D0018FC	0x3C1EBF81  LUI	R30, 49025
0x9D001900	0xBBC21008  SWR	R2, 4104(R30)
0x9D001904	0x3C1EBF81  LUI	R30, 49025
0x9D001908	0xABC2100B  SWL	R2, 4107(R30)
;Config.c, 335 :: 		DCH0CONbits.CHAEN = 1;
0x9D00190C	0x34020010  ORI	R2, R0, 16
0x9D001910	0x3C1EBF81  LUI	R30, 49025
0x9D001914	0xAFC21068  SW	R2, 4200(R30)
;Config.c, 336 :: 		DCH0CONbits.CHPATLEN = 0;
0x9D001918	0x34020800  ORI	R2, R0, 2048
0x9D00191C	0x3C1EBF81  LUI	R30, 49025
0x9D001920	0xAFC21064  SW	R2, 4196(R30)
;Config.c, 337 :: 		DMA0IE_bit = 0;
0x9D001924	0x34020040  ORI	R2, R0, 0x0040
0x9D001928	0x3C1EBF81  LUI	R30, 49025
0x9D00192C	0xA3C20104  SB	R2, 260(R30)
;Config.c, 338 :: 		DMA0IF_bit = 0;
0x9D001930	0x34020040  ORI	R2, R0, 0x0040
0x9D001934	0x3C1EBF81  LUI	R30, 49025
0x9D001938	0xA3C20084  SB	R2, 132(R30)
;Config.c, 340 :: 		DCH0ECON      =(146 << 8 ) | 0x30;         // DCH0ECON Specific INTERRUPT IRQ NUMBER (146) for UART 2 RX
0x9D00193C	0x34029230  ORI	R2, R0, 37424
0x9D001940	0x3C1EBF81  LUI	R30, 49025
0x9D001944	0xAFC21070  SW	R2, 4208(R30)
;Config.c, 341 :: 		DCH0DAT       =  0x0D;
0x9D001948	0x3402000D  ORI	R2, R0, 13
0x9D00194C	0x3C1EBF81  LUI	R30, 49025
0x9D001950	0xAFC21110  SW	R2, 4368(R30)
;Config.c, 343 :: 		DCH0SSA       = KVA_TO_PA(0xBF822230);    // RxBuf virtual address     [0xBF822230 = U1RXREG]
0x9D001954	0x3C021F82  LUI	R2, 8066
0x9D001958	0x34422230  ORI	R2, R2, 8752
0x9D00195C	0x3C1EBF81  LUI	R30, 49025
0x9D001960	0xAFC21090  SW	R2, 4240(R30)
;Config.c, 344 :: 		DCH0DSA       = KVA_TO_PA(0xA0002000);    //   virtual address:= IN RAM FOR RECIEVED DATA
0x9D001964	0x34022000  ORI	R2, R0, 8192
0x9D001968	0x3C1EBF81  LUI	R30, 49025
0x9D00196C	0xAFC210A0  SW	R2, 4256(R30)
;Config.c, 346 :: 		DCH0SSIZ      = 200  ;  // source size = size of buffer set up rcBuf, x bytes at a time
0x9D001970	0x340200C8  ORI	R2, R0, 200
0x9D001974	0x3C1EBF81  LUI	R30, 49025
0x9D001978	0xAFC210B0  SW	R2, 4272(R30)
;Config.c, 347 :: 		DCH0DSIZ      = 200  ;  // destination size = Size for the 'rxBuf' to fill up with received characters. It is = 5 in this example...
0x9D00197C	0x340200C8  ORI	R2, R0, 200
0x9D001980	0x3C1EBF81  LUI	R30, 49025
0x9D001984	0xAFC210C0  SW	R2, 4288(R30)
;Config.c, 348 :: 		DCH0CSIZ      = 200  ;  // bytes transferred per event = Size of how many bytes to transfer per each interrupt on #27 IRQ event
0x9D001988	0x340200C8  ORI	R2, R0, 200
0x9D00198C	0x3C1EBF81  LUI	R30, 49025
0x9D001990	0xAFC210F0  SW	R2, 4336(R30)
;Config.c, 350 :: 		DCH0INTCLR    = 0x00FF00FF ; // Clear existing events, disable all interrupts ''Clear flags in DMA controller channel 0
0x9D001994	0x3C0200FF  LUI	R2, 255
0x9D001998	0x344200FF  ORI	R2, R2, 255
0x9D00199C	0x3C1EBF81  LUI	R30, 49025
0x9D0019A0	0xAFC21084  SW	R2, 4228(R30)
;Config.c, 351 :: 		CHBCIE_bit    = 1  ;         // Enable Interrupt on block transfer complete
0x9D0019A4	0x34020008  ORI	R2, R0, 0x0008
0x9D0019A8	0x3C1EBF81  LUI	R30, 49025
0x9D0019AC	0xA3C2108A  SB	R2, 4234(R30)
;Config.c, 352 :: 		CHERIE_bit    = 1  ;         // Enable Interrupt on errors
0x9D0019B0	0x34020001  ORI	R2, R0, 0x0001
0x9D0019B4	0x3C1EBF81  LUI	R30, 49025
0x9D0019B8	0xA3C2108A  SB	R2, 4234(R30)
;Config.c, 356 :: 		IPC33CLR       = 0x0000001F ;//' clear DMA channel priority and sub-priority
0x9D0019BC	0x3402001F  ORI	R2, R0, 31
0x9D0019C0	0x3C1EBF81  LUI	R30, 49025
0x9D0019C4	0xAFC20354  SW	R2, 852(R30)
;Config.c, 357 :: 		DMA0IP2_bit   = 1 ;          //' IPC9 DMA0IP  priority = 5
0x9D0019C8	0x34020010  ORI	R2, R0, 0x0010
0x9D0019CC	0x3C1EBF81  LUI	R30, 49025
0x9D0019D0	0xA3C2035A  SB	R2, 858(R30)
;Config.c, 358 :: 		DMA0IP1_bit   = 0 ;
0x9D0019D4	0x34020008  ORI	R2, R0, 0x0008
0x9D0019D8	0x3C1EBF81  LUI	R30, 49025
0x9D0019DC	0xA3C20356  SB	R2, 854(R30)
;Config.c, 359 :: 		DMA0IP0_bit   = 1 ;
0x9D0019E0	0x34020004  ORI	R2, R0, 0x0004
0x9D0019E4	0x3C1EBF81  LUI	R30, 49025
0x9D0019E8	0xA3C2035A  SB	R2, 858(R30)
;Config.c, 360 :: 		DMA0IS1_bit   = 1 ;         //' sub-priority 3
0x9D0019EC	0x34020002  ORI	R2, R0, 0x0002
0x9D0019F0	0x3C1EBF81  LUI	R30, 49025
0x9D0019F4	0xA3C2035A  SB	R2, 858(R30)
;Config.c, 361 :: 		DMA0IS0_bit   = 1 ;
0x9D0019F8	0x34020001  ORI	R2, R0, 0x0001
0x9D0019FC	0x3C1EBF81  LUI	R30, 49025
0x9D001A00	0xA3C2035A  SB	R2, 858(R30)
;Config.c, 363 :: 		DMA0IE_bit    = 1 ;         //' enable DMA0 interrupt
0x9D001A04	0x34020040  ORI	R2, R0, 0x0040
0x9D001A08	0x3C1EBF81  LUI	R30, 49025
0x9D001A0C	0xA3C20108  SB	R2, 264(R30)
;Config.c, 364 :: 		CHEN_bit      = 1 ;         //' Enable channel - may want to do this when you are ready to receive...
0x9D001A10	0x34020080  ORI	R2, R0, 0x0080
0x9D001A14	0x3C1EBF81  LUI	R30, 49025
0x9D001A18	0xA3C21068  SB	R2, 4200(R30)
;Config.c, 366 :: 		}
L_end_initDMA0:
0x9D001A1C	0x03E00008  JR	RA
0x9D001A20	0x70000000  NOP	
; end of _initDMA0
_initDMA1:
;Config.c, 369 :: 		void initDMA1(){
;Config.c, 371 :: 		DMA1IE_bit = 0 ;                   //' disable DMA1 interrupt
0x9D002138	0x34020080  ORI	R2, R0, 0x0080
0x9D00213C	0x3C1EBF81  LUI	R30, 49025
0x9D002140	0xA3C20104  SB	R2, 260(R30)
;Config.c, 372 :: 		DMA1IF_bit = 0 ;                   //' clear DMA1 interrupt flag
0x9D002144	0x34020080  ORI	R2, R0, 0x0080
0x9D002148	0x3C1EBF81  LUI	R30, 49025
0x9D00214C	0xA3C20084  SB	R2, 132(R30)
;Config.c, 373 :: 		DCH1CONbits.CHPATLEN = 0;
0x9D002150	0x34020800  ORI	R2, R0, 2048
0x9D002154	0x3C1EBF81  LUI	R30, 49025
0x9D002158	0xAFC21124  SW	R2, 4388(R30)
;Config.c, 374 :: 		DCH1ECON=(147 << 8)| 0x30;         //' Specific INTERRUPT IRQ NUMBER for UART 2 TX (147)
0x9D00215C	0x34029330  ORI	R2, R0, 37680
0x9D002160	0x3C1EBF81  LUI	R30, 49025
0x9D002164	0xAFC21130  SW	R2, 4400(R30)
;Config.c, 375 :: 		DCH1SSA = KVA_TO_PA(0xA0002200) ;  //0xA0002200 virtual address of txBuf
0x9D002168	0x34022200  ORI	R2, R0, 8704
0x9D00216C	0x3C1EBF81  LUI	R30, 49025
0x9D002170	0xAFC21150  SW	R2, 4432(R30)
;Config.c, 376 :: 		DCH1DSA = KVA_TO_PA(0xBF822220) ;  //U1TX2REG for reply  [0xBF822220 = U1TXREG]
0x9D002174	0x3C021F82  LUI	R2, 8066
0x9D002178	0x34422220  ORI	R2, R2, 8736
0x9D00217C	0x3C1EBF81  LUI	R30, 49025
0x9D002180	0xAFC21160  SW	R2, 4448(R30)
;Config.c, 377 :: 		DCH1DAT       = 0x0D;
0x9D002184	0x3402000D  ORI	R2, R0, 13
0x9D002188	0x3C1EBF81  LUI	R30, 49025
0x9D00218C	0xAFC211D0  SW	R2, 4560(R30)
;Config.c, 379 :: 		DCH1SSIZ = 200  ;  //' This is how many bytes you want to send out in a block transfer for UART transmitter
0x9D002190	0x340200C8  ORI	R2, R0, 200
0x9D002194	0x3C1EBF81  LUI	R30, 49025
0x9D002198	0xAFC21170  SW	R2, 4464(R30)
;Config.c, 381 :: 		DCH1DSIZ = 1  ;    //' This is how many bytes come from the destination - i.e. rxBuf recieved can change dynamicall as its send buffer
0x9D00219C	0x34020001  ORI	R2, R0, 1
0x9D0021A0	0x3C1EBF81  LUI	R30, 49025
0x9D0021A4	0xAFC21180  SW	R2, 4480(R30)
;Config.c, 383 :: 		DCH1CSIZ = 200  ;  //' x bytes from txBuf in a cell waiting to send out 1 byte at a time to U1TXREG / DCH1DSIZ
0x9D0021A8	0x340200C8  ORI	R2, R0, 200
0x9D0021AC	0x3C1EBF81  LUI	R30, 49025
0x9D0021B0	0xAFC211B0  SW	R2, 4528(R30)
;Config.c, 385 :: 		DCH1INTCLR  =  0x00FF00FF ; //'clear all interrupts and clear all interrupt flags
0x9D0021B4	0x3C0200FF  LUI	R2, 255
0x9D0021B8	0x344200FF  ORI	R2, R2, 255
0x9D0021BC	0x3C1EBF81  LUI	R30, 49025
0x9D0021C0	0xAFC21144  SW	R2, 4420(R30)
;Config.c, 386 :: 		CHBCIE_DCH1INT_bit = 1    ; //'Enable Channel Block transfer interrupt
0x9D0021C4	0x34020008  ORI	R2, R0, 0x0008
0x9D0021C8	0x3C1EBF81  LUI	R30, 49025
0x9D0021CC	0xA3C2114A  SB	R2, 4426(R30)
;Config.c, 387 :: 		CHERIE_DCH1INT_bit = 1    ; //'Enable Channel Address Error interrupt
0x9D0021D0	0x34020001  ORI	R2, R0, 0x0001
0x9D0021D4	0x3C1EBF81  LUI	R30, 49025
0x9D0021D8	0xA3C2114A  SB	R2, 4426(R30)
;Config.c, 389 :: 		DMA1IP2_bit = 1 ;           //' DMA1 interrupt priority 5
0x9D0021DC	0x34020010  ORI	R2, R0, 0x0010
0x9D0021E0	0x3C1EBF81  LUI	R30, 49025
0x9D0021E4	0xA3C2035B  SB	R2, 859(R30)
;Config.c, 390 :: 		DMA1IP1_bit = 0 ;
0x9D0021E8	0x34020008  ORI	R2, R0, 0x0008
0x9D0021EC	0x3C1EBF81  LUI	R30, 49025
0x9D0021F0	0xA3C20357  SB	R2, 855(R30)
;Config.c, 391 :: 		DMA1IP0_bit = 1 ;
0x9D0021F4	0x34020004  ORI	R2, R0, 0x0004
0x9D0021F8	0x3C1EBF81  LUI	R30, 49025
0x9D0021FC	0xA3C2035B  SB	R2, 859(R30)
;Config.c, 392 :: 		DMA1IS1_bit = 0 ;           //' sub-priority 1
0x9D002200	0x34020002  ORI	R2, R0, 0x0002
0x9D002204	0x3C1EBF81  LUI	R30, 49025
0x9D002208	0xA3C20357  SB	R2, 855(R30)
;Config.c, 393 :: 		DMA1IS0_bit = 1 ;
0x9D00220C	0x34020001  ORI	R2, R0, 0x0001
0x9D002210	0x3C1EBF81  LUI	R30, 49025
0x9D002214	0xA3C2035B  SB	R2, 859(R30)
;Config.c, 394 :: 		DMA1IE_bit  = 1 ;           //' enable DMA1 interrupt
0x9D002218	0x34020080  ORI	R2, R0, 0x0080
0x9D00221C	0x3C1EBF81  LUI	R30, 49025
0x9D002220	0xA3C20108  SB	R2, 264(R30)
;Config.c, 395 :: 		}
L_end_initDMA1:
0x9D002224	0x03E00008  JR	RA
0x9D002228	0x70000000  NOP	
; end of _initDMA1
_OutPutPulseXYZ:
;Config.c, 176 :: 		void OutPutPulseXYZ(){
;Config.c, 182 :: 		OC3CON = 0x0000; // disable OC3 module |_using TMR2_3 in 32bit mode
0x9D001E38	0x3C1EBF84  LUI	R30, 49028
0x9D001E3C	0xAFC04400  SW	R0, 17408(R30)
;Config.c, 183 :: 		OC5CON = 0x0000; // disable OC5 module |
0x9D001E40	0x3C1EBF84  LUI	R30, 49028
0x9D001E44	0xAFC04800  SW	R0, 18432(R30)
;Config.c, 184 :: 		OC8CON = 0X0000; // disable OC8 module |_using tmr6
0x9D001E48	0x3C1EBF84  LUI	R30, 49028
0x9D001E4C	0xAFC04E00  SW	R0, 19968(R30)
;Config.c, 186 :: 		T2CON  = 0x0000;  // disable Timer2  OC5
0x9D001E50	0x3C1EBF84  LUI	R30, 49028
0x9D001E54	0xAFC00200  SW	R0, 512(R30)
;Config.c, 187 :: 		T4CON  = 0x0000;  // disable Timer4  OC3
0x9D001E58	0x3C1EBF84  LUI	R30, 49028
0x9D001E5C	0xAFC00600  SW	R0, 1536(R30)
;Config.c, 188 :: 		T6CON  = 0x0000;  // disable Timer6  OC8
0x9D001E60	0x3C1EBF84  LUI	R30, 49028
0x9D001E64	0xAFC00A00  SW	R0, 2560(R30)
;Config.c, 190 :: 		T2CON  = 0x0060;  //   a prescaler of 1:64 to get 1.28usec tick resolution
0x9D001E68	0x34020060  ORI	R2, R0, 96
0x9D001E6C	0x3C1EBF84  LUI	R30, 49028
0x9D001E70	0xAFC20200  SW	R2, 512(R30)
;Config.c, 191 :: 		T4CON  = 0x0060;  //   a prescaler of 1:64 to get 1.28usec tick resolution
0x9D001E74	0x34020060  ORI	R2, R0, 96
0x9D001E78	0x3C1EBF84  LUI	R30, 49028
0x9D001E7C	0xAFC20600  SW	R2, 1536(R30)
;Config.c, 192 :: 		T6CON  = 0x0060;  //   a prescaler of 1:64 to get 1.28usec tick resolution
0x9D001E80	0x34020060  ORI	R2, R0, 96
0x9D001E84	0x3C1EBF84  LUI	R30, 49028
0x9D001E88	0xAFC20A00  SW	R2, 2560(R30)
;Config.c, 195 :: 		PR2    = 0xFFFF;   //OC5
0x9D001E8C	0x3402FFFF  ORI	R2, R0, 65535
0x9D001E90	0x3C1EBF84  LUI	R30, 49028
0x9D001E94	0xAFC20220  SW	R2, 544(R30)
;Config.c, 196 :: 		PR4    = 0xFFFF;   //OC3
0x9D001E98	0x3402FFFF  ORI	R2, R0, 65535
0x9D001E9C	0x3C1EBF84  LUI	R30, 49028
0x9D001EA0	0xAFC20620  SW	R2, 1568(R30)
;Config.c, 197 :: 		PR6    = 0xFFFF;   //OC8
0x9D001EA4	0x3402FFFF  ORI	R2, R0, 65535
0x9D001EA8	0x3C1EBF84  LUI	R30, 49028
0x9D001EAC	0xAFC20A20  SW	R2, 2592(R30)
;Config.c, 200 :: 		OC3CON = 0x0004; // Conf OC3 module for dual single Pulse output 16bit tmr2
0x9D001EB0	0x34020004  ORI	R2, R0, 4
0x9D001EB4	0x3C1EBF84  LUI	R30, 49028
0x9D001EB8	0xAFC24400  SW	R2, 17408(R30)
;Config.c, 201 :: 		OC5CON = 0x0004; // Conf OC6 module for dual single Pulse output 16bit tmr4
0x9D001EBC	0x34020004  ORI	R2, R0, 4
0x9D001EC0	0x3C1EBF84  LUI	R30, 49028
0x9D001EC4	0xAFC24800  SW	R2, 18432(R30)
;Config.c, 202 :: 		OC8CON = 0x0004; // Conf OC8 module for dual single Pulse output 16bit tmr6
0x9D001EC8	0x34020004  ORI	R2, R0, 4
0x9D001ECC	0x3C1EBF84  LUI	R30, 49028
0x9D001ED0	0xAFC24E00  SW	R2, 19968(R30)
;Config.c, 211 :: 		OC3R   = 0x5;        // Initialize Compare Register 1
0x9D001ED4	0x34020005  ORI	R2, R0, 5
0x9D001ED8	0x3C1EBF84  LUI	R30, 49028
0x9D001EDC	0xAFC24410  SW	R2, 17424(R30)
;Config.c, 212 :: 		OC3RS  = 0x234;      // Initialize Secondary Compare Register 1
0x9D001EE0	0x34020234  ORI	R2, R0, 564
0x9D001EE4	0x3C1EBF84  LUI	R30, 49028
0x9D001EE8	0xAFC24420  SW	R2, 17440(R30)
;Config.c, 213 :: 		OC5R   = 0x5;        // Initialize Compare Register 1
0x9D001EEC	0x34020005  ORI	R2, R0, 5
0x9D001EF0	0x3C1EBF84  LUI	R30, 49028
0x9D001EF4	0xAFC24810  SW	R2, 18448(R30)
;Config.c, 214 :: 		OC5RS  = 0x234;      // Initialize Secondary Compare Register 1
0x9D001EF8	0x34020234  ORI	R2, R0, 564
0x9D001EFC	0x3C1EBF84  LUI	R30, 49028
0x9D001F00	0xAFC24820  SW	R2, 18464(R30)
;Config.c, 215 :: 		OC8R   = 0x5;        // Initialize Compare Register 1
0x9D001F04	0x34020005  ORI	R2, R0, 5
0x9D001F08	0x3C1EBF84  LUI	R30, 49028
0x9D001F0C	0xAFC24E10  SW	R2, 19984(R30)
;Config.c, 216 :: 		OC8RS  = 0x234;      // Initialize Secondary Compare Register 1
0x9D001F10	0x34020234  ORI	R2, R0, 564
0x9D001F14	0x3C1EBF84  LUI	R30, 49028
0x9D001F18	0xAFC24E20  SW	R2, 20000(R30)
;Config.c, 219 :: 		OC3IP0_bit = 1;  // Set OC3 interrupt priority to 3
0x9D001F1C	0x34020004  ORI	R2, R0, 0x0004
0x9D001F20	0x3C1EBF81  LUI	R30, 49025
0x9D001F24	0xA3C20189  SB	R2, 393(R30)
;Config.c, 220 :: 		OC3IP1_bit = 1;
0x9D001F28	0x34020008  ORI	R2, R0, 0x0008
0x9D001F2C	0x3C1EBF81  LUI	R30, 49025
0x9D001F30	0xA3C20189  SB	R2, 393(R30)
;Config.c, 221 :: 		OC3IP2_bit = 0;
0x9D001F34	0x34020010  ORI	R2, R0, 0x0010
0x9D001F38	0x3C1EBF81  LUI	R30, 49025
0x9D001F3C	0xA3C20185  SB	R2, 389(R30)
;Config.c, 222 :: 		OC3IS0_bit = 0;  // Set OC3 sub priority 1
0x9D001F40	0x34020001  ORI	R2, R0, 0x0001
0x9D001F44	0x3C1EBF81  LUI	R30, 49025
0x9D001F48	0xA3C20185  SB	R2, 389(R30)
;Config.c, 223 :: 		OC3IS1_bit = 0;
0x9D001F4C	0x34020002  ORI	R2, R0, 0x0002
0x9D001F50	0x3C1EBF81  LUI	R30, 49025
0x9D001F54	0xA3C20185  SB	R2, 389(R30)
;Config.c, 224 :: 		OC3IF_bit  = 0;   // reset interrupt flag
0x9D001F58	0x34020002  ORI	R2, R0, 0x0002
0x9D001F5C	0x3C1EBF81  LUI	R30, 49025
0x9D001F60	0xA3C20046  SB	R2, 70(R30)
;Config.c, 225 :: 		OC3IE_bit  = 1;   // enable interrupt
0x9D001F64	0x34020002  ORI	R2, R0, 0x0002
0x9D001F68	0x3C1EBF81  LUI	R30, 49025
0x9D001F6C	0xA3C200CA  SB	R2, 202(R30)
;Config.c, 227 :: 		OC5IP0_bit = 1;  // Set OC5 interrupt priority to 3
0x9D001F70	0x34020004  ORI	R2, R0, 0x0004
0x9D001F74	0x3C1EBF81  LUI	R30, 49025
0x9D001F78	0xA3C201AB  SB	R2, 427(R30)
;Config.c, 228 :: 		OC5IP1_bit = 1;
0x9D001F7C	0x34020008  ORI	R2, R0, 0x0008
0x9D001F80	0x3C1EBF81  LUI	R30, 49025
0x9D001F84	0xA3C201AB  SB	R2, 427(R30)
;Config.c, 229 :: 		OC5IP2_bit = 0;
0x9D001F88	0x34020010  ORI	R2, R0, 0x0010
0x9D001F8C	0x3C1EBF81  LUI	R30, 49025
0x9D001F90	0xA3C201A7  SB	R2, 423(R30)
;Config.c, 230 :: 		OC5IS0_bit = 1;  // Set OC5 sub priority 2
0x9D001F94	0x34020001  ORI	R2, R0, 0x0001
0x9D001F98	0x3C1EBF81  LUI	R30, 49025
0x9D001F9C	0xA3C201AB  SB	R2, 427(R30)
;Config.c, 231 :: 		OC5IS1_bit = 0;
0x9D001FA0	0x34020002  ORI	R2, R0, 0x0002
0x9D001FA4	0x3C1EBF81  LUI	R30, 49025
0x9D001FA8	0xA3C201A7  SB	R2, 423(R30)
;Config.c, 232 :: 		OC5IF_bit  = 0;  // reset interrupt flag
0x9D001FAC	0x34020008  ORI	R2, R0, 0x0008
0x9D001FB0	0x3C1EBF81  LUI	R30, 49025
0x9D001FB4	0xA3C20047  SB	R2, 71(R30)
;Config.c, 233 :: 		OC5IE_bit  = 1;  // enable interrupt
0x9D001FB8	0x34020008  ORI	R2, R0, 0x0008
0x9D001FBC	0x3C1EBF81  LUI	R30, 49025
0x9D001FC0	0xA3C200CB  SB	R2, 203(R30)
;Config.c, 235 :: 		OC8IP0_bit = 1;  // Set OC8 interrupt priority to 3
0x9D001FC4	0x34020004  ORI	R2, R0, 0x0004
0x9D001FC8	0x3C1EBF81  LUI	R30, 49025
0x9D001FCC	0xA3C201DB  SB	R2, 475(R30)
;Config.c, 236 :: 		OC8IP1_bit = 1;
0x9D001FD0	0x34020008  ORI	R2, R0, 0x0008
0x9D001FD4	0x3C1EBF81  LUI	R30, 49025
0x9D001FD8	0xA3C201DB  SB	R2, 475(R30)
;Config.c, 237 :: 		OC8IP2_bit = 0;
0x9D001FDC	0x34020010  ORI	R2, R0, 0x0010
0x9D001FE0	0x3C1EBF81  LUI	R30, 49025
0x9D001FE4	0xA3C201D7  SB	R2, 471(R30)
;Config.c, 238 :: 		OC8IS0_bit = 1;  // Set OC8 sub priority 2
0x9D001FE8	0x34020001  ORI	R2, R0, 0x0001
0x9D001FEC	0x3C1EBF81  LUI	R30, 49025
0x9D001FF0	0xA3C201DB  SB	R2, 475(R30)
;Config.c, 239 :: 		OC8IS1_bit = 0;
0x9D001FF4	0x34020002  ORI	R2, R0, 0x0002
0x9D001FF8	0x3C1EBF81  LUI	R30, 49025
0x9D001FFC	0xA3C201D7  SB	R2, 471(R30)
;Config.c, 240 :: 		OC8IF_bit  = 0;  // reset interrupt flag
0x9D002000	0x34020080  ORI	R2, R0, 0x0080
0x9D002004	0x3C1EBF81  LUI	R30, 49025
0x9D002008	0xA3C20054  SB	R2, 84(R30)
;Config.c, 241 :: 		OC8IE_bit  = 1;  // enable interrupt
0x9D00200C	0x34020080  ORI	R2, R0, 0x0080
0x9D002010	0x3C1EBF81  LUI	R30, 49025
0x9D002014	0xA3C200D8  SB	R2, 216(R30)
;Config.c, 244 :: 		T2CONSET  = 0x8000; // Enable Timer2 0C5
0x9D002018	0x34028000  ORI	R2, R0, 32768
0x9D00201C	0x3C1EBF84  LUI	R30, 49028
0x9D002020	0xAFC20208  SW	R2, 520(R30)
;Config.c, 245 :: 		T4CONSET  = 0x8000; // Enable Timer4 OC3
0x9D002024	0x34028000  ORI	R2, R0, 32768
0x9D002028	0x3C1EBF84  LUI	R30, 49028
0x9D00202C	0xAFC20608  SW	R2, 1544(R30)
;Config.c, 246 :: 		T6CONSET  = 0x8000; // Enable Timer6 OC8
0x9D002030	0x34028000  ORI	R2, R0, 32768
0x9D002034	0x3C1EBF84  LUI	R30, 49028
0x9D002038	0xAFC20A08  SW	R2, 2568(R30)
;Config.c, 252 :: 		}
L_end_OutPutPulseXYZ:
0x9D00203C	0x03E00008  JR	RA
0x9D002040	0x70000000  NOP	
; end of _OutPutPulseXYZ
_SetPinMode:
;Stepper.c, 55 :: 		void SetPinMode(){
;Stepper.c, 58 :: 		EN_Step_PinDirX  = 0; //output
0x9D002D74	0x34020002  ORI	R2, R0, 0x0002
0x9D002D78	0x3C1EBF86  LUI	R30, 49030
0x9D002D7C	0xA3C20614  SB	R2, 1556(R30)
0x9D002D80	0x3C1EBF86  LUI	R30, 49030
0x9D002D84	0x83C20610  LB	R2, 1552(R30)
0x9D002D88	0x7C420040  EXT	R2, R2, 1, 1
0x9D002D8C	0xA0228130  SB	R2, Offset(_AxisNo+0)(GP)
;Stepper.c, 61 :: 		PLS_Step_PinDirX = 0;
0x9D002D90	0x34020002  ORI	R2, R0, 0x0002
0x9D002D94	0x3C1EBF86  LUI	R30, 49030
0x9D002D98	0xA3C20514  SB	R2, 1300(R30)
;Stepper.c, 62 :: 		DIR_Step_PinDirX = 0;
0x9D002D9C	0x34020001  ORI	R2, R0, 0x0001
0x9D002DA0	0x3C1EBF86  LUI	R30, 49030
0x9D002DA4	0xA3C20614  SB	R2, 1556(R30)
;Stepper.c, 64 :: 		EN_Step_PinDirY  = 0; //output
0x9D002DA8	0x34020001  ORI	R2, R0, 0x0001
0x9D002DAC	0x3C1EBF86  LUI	R30, 49030
0x9D002DB0	0xA3C20514  SB	R2, 1300(R30)
;Stepper.c, 67 :: 		PLS_Step_PinDirY = 0;
0x9D002DB4	0x34020010  ORI	R2, R0, 0x0010
0x9D002DB8	0x3C1EBF86  LUI	R30, 49030
0x9D002DBC	0xA3C20314  SB	R2, 788(R30)
;Stepper.c, 68 :: 		DIR_Step_PinDirY = 0;
0x9D002DC0	0x34020020  ORI	R2, R0, 0x0020
0x9D002DC4	0x3C1EBF86  LUI	R30, 49030
0x9D002DC8	0xA3C20314  SB	R2, 788(R30)
;Stepper.c, 70 :: 		EN_Step_PinDirZ  = 0; //output
0x9D002DCC	0x34020040  ORI	R2, R0, 0x0040
0x9D002DD0	0x3C1EBF86  LUI	R30, 49030
0x9D002DD4	0xA3C20615  SB	R2, 1557(R30)
;Stepper.c, 73 :: 		PLS_Step_PinDirZ = 0;
0x9D002DD8	0x34020008  ORI	R2, R0, 0x0008
0x9D002DDC	0x3C1EBF86  LUI	R30, 49030
0x9D002DE0	0xA3C20414  SB	R2, 1044(R30)
;Stepper.c, 74 :: 		DIR_Step_PinDirZ = 0;
0x9D002DE4	0x34020010  ORI	R2, R0, 0x0010
0x9D002DE8	0x3C1EBF86  LUI	R30, 49030
0x9D002DEC	0xA3C20615  SB	R2, 1557(R30)
;Stepper.c, 76 :: 		}
L_end_SetPinMode:
0x9D002DF0	0x03E00008  JR	RA
0x9D002DF4	0x70000000  NOP	
; end of _SetPinMode
_StepperConstants:
;Stepper.c, 80 :: 		void StepperConstants(long accel,long decel){
;Stepper.c, 81 :: 		SV.acc = accel;
0x9D002DF8	0xAC398054  SW	R25, Offset(_SV+44)(GP)
;Stepper.c, 82 :: 		SV.dec = decel;
0x9D002DFC	0xAC3A8058  SW	R26, Offset(_SV+48)(GP)
;Stepper.c, 83 :: 		}
L_end_StepperConstants:
0x9D002E00	0x03E00008  JR	RA
0x9D002E04	0x70000000  NOP	
; end of _StepperConstants
_EnStepperX:
;Stepper.c, 87 :: 		void EnStepperX(){
;Stepper.c, 90 :: 		EN_StepX       = 0;
0x9D0035CC	0x34020002  ORI	R2, R0, 0x0002
0x9D0035D0	0x3C1EBF86  LUI	R30, 49030
0x9D0035D4	0xA3C20634  SB	R2, 1588(R30)
;Stepper.c, 91 :: 		}
L_end_EnStepperX:
0x9D0035D8	0x03E00008  JR	RA
0x9D0035DC	0x70000000  NOP	
; end of _EnStepperX
_EnStepperY:
;Stepper.c, 93 :: 		void EnStepperY(){
;Stepper.c, 96 :: 		EN_StepY       = 0;
0x9D002E1C	0x34020001  ORI	R2, R0, 0x0001
0x9D002E20	0x3C1EBF86  LUI	R30, 49030
0x9D002E24	0xA3C20534  SB	R2, 1332(R30)
;Stepper.c, 97 :: 		}
L_end_EnStepperY:
0x9D002E28	0x03E00008  JR	RA
0x9D002E2C	0x70000000  NOP	
; end of _EnStepperY
_EnStepperZ:
;Stepper.c, 98 :: 		void EnStepperZ(){
;Stepper.c, 101 :: 		EN_StepZ       = 0;
0x9D002E08	0x34020040  ORI	R2, R0, 0x0040
0x9D002E0C	0x3C1EBF86  LUI	R30, 49030
0x9D002E10	0xA3C20635  SB	R2, 1589(R30)
;Stepper.c, 102 :: 		}
L_end_EnStepperZ:
0x9D002E14	0x03E00008  JR	RA
0x9D002E18	0x70000000  NOP	
; end of _EnStepperZ
_calcSteps:
;Steptodistance.c, 7 :: 		signed long calcSteps(double mmsToMove,  double Dia){
;Steptodistance.c, 13 :: 		circ = Dia*Pi;
0x9D003598	0x3C024049  LUI	R2, 16457
0x9D00359C	0x34421687  ORI	R2, R2, 5767
0x9D0035A0	0x44820000  MTC1	R2, S0
0x9D0035A4	0x46006802  MUL.S 	S0, S13, S0
;Steptodistance.c, 17 :: 		cirDivision = mmsToMove / circ;
0x9D0035A8	0x46006043  DIV.S 	S1, S12, S0
;Steptodistance.c, 18 :: 		stepsToMove = cirDivision * SPR;
0x9D0035AC	0x3C024548  LUI	R2, 17736
0x9D0035B0	0x34420000  ORI	R2, R2, 0
0x9D0035B4	0x44820000  MTC1	R2, S0
0x9D0035B8	0x46000802  MUL.S 	S0, S1, S0
;Steptodistance.c, 20 :: 		return (signed long)stepsToMove;
0x9D0035BC	0x46000024  CVT.W.S 	S0, S0
0x9D0035C0	0x44020000  MFC1	R2, S0
;Steptodistance.c, 21 :: 		}
L_end_calcSteps:
0x9D0035C4	0x03E00008  JR	RA
0x9D0035C8	0x70000000  NOP	
; end of _calcSteps
_speed_cntr_Move:
;Stepper.c, 126 :: 		void speed_cntr_Move(signed long mmSteps, signed long speed, int axis_No){
0x9D002E30	0x27BDFFF0  ADDIU	SP, SP, -16
0x9D002E34	0xAFBF0000  SW	RA, 0(SP)
;Stepper.c, 129 :: 		if(mmSteps == 1){
0x9D002E38	0xAFB90004  SW	R25, 4(SP)
0x9D002E3C	0x34020001  ORI	R2, R0, 1
0x9D002E40	0x17220024  BNE	R25, R2, L_speed_cntr_Move0
0x9D002E44	0x70000000  NOP	
L__speed_cntr_Move228:
;Stepper.c, 131 :: 		STPS[axis_No].accel_count = -1;        // Move one step...
0x9D002E48	0x7C1B1E20  SEH	R3, R27
0x9D002E4C	0x34020044  ORI	R2, R0, 68
0x9D002E50	0x00430019  MULTU	R2, R3
0x9D002E54	0x00001812  MFLO	R3
0x9D002E58	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D002E5C	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D002E60	0x00431021  ADDU	R2, R2, R3
0x9D002E64	0x24430018  ADDIU	R3, R2, 24
0x9D002E68	0x3C02FFFF  LUI	R2, 65535
0x9D002E6C	0x3442FFFF  ORI	R2, R2, 65535
0x9D002E70	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 132 :: 		STPS[axis_No].run_state = DECEL;       // ...in DECEL state.
0x9D002E74	0x7C1B1E20  SEH	R3, R27
0x9D002E78	0x34020044  ORI	R2, R0, 68
0x9D002E7C	0x00430019  MULTU	R2, R3
0x9D002E80	0x00001812  MFLO	R3
0x9D002E84	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D002E88	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D002E8C	0x00431021  ADDU	R2, R2, R3
0x9D002E90	0x24430005  ADDIU	R3, R2, 5
0x9D002E94	0x34020002  ORI	R2, R0, 2
0x9D002E98	0xA0620000  SB	R2, 0(R3)
;Stepper.c, 133 :: 		STPS[axis_No].step_delay = 20000;      // Just a short delay so main() can act on 'running'.
0x9D002E9C	0x7C1B1E20  SEH	R3, R27
0x9D002EA0	0x34020044  ORI	R2, R0, 68
0x9D002EA4	0x00430019  MULTU	R2, R3
0x9D002EA8	0x00001812  MFLO	R3
0x9D002EAC	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D002EB0	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D002EB4	0x00431021  ADDU	R2, R2, R3
0x9D002EB8	0x24430008  ADDIU	R3, R2, 8
0x9D002EBC	0x34024E20  ORI	R2, R0, 20000
0x9D002EC0	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 134 :: 		SV.running = 1;                        // start running
0x9D002EC4	0x90228028  LBU	R2, Offset(_SV+0)(GP)
0x9D002EC8	0x34420001  ORI	R2, R2, 1
;Stepper.c, 136 :: 		}
0x9D002ECC	0x0B400D31  J	L_speed_cntr_Move1
0x9D002ED0	0xA0228028  SB	R2, Offset(_SV+0)(GP)
L_speed_cntr_Move0:
;Stepper.c, 138 :: 		else if((mmSteps != 0)&&(abs(mmSteps) != 1)){
0x9D002ED4	0x1320017B  BEQ	R25, R0, L__speed_cntr_Move202
0x9D002ED8	0x70000000  NOP	
L__speed_cntr_Move230:
0x9D002EDC	0x0F40062B  JAL	_abs+0
0x9D002EE0	0x70000000  NOP	
0x9D002EE4	0x7C021E20  SEH	R3, R2
0x9D002EE8	0x34020001  ORI	R2, R0, 1
0x9D002EEC	0x10620175  BEQ	R3, R2, L__speed_cntr_Move201
0x9D002EF0	0x70000000  NOP	
L__speed_cntr_Move232:
L__speed_cntr_Move200:
;Stepper.c, 142 :: 		STPS[axis_No].min_delay =  A_T_x100 / speed;
0x9D002EF4	0x7C1B1E20  SEH	R3, R27
0x9D002EF8	0x34020044  ORI	R2, R0, 68
0x9D002EFC	0x00430019  MULTU	R2, R3
0x9D002F00	0x00001812  MFLO	R3
0x9D002F04	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D002F08	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D002F0C	0x00431021  ADDU	R2, R2, R3
0x9D002F10	0x24430014  ADDIU	R3, R2, 20
0x9D002F14	0x3C020002  LUI	R2, 2
0x9D002F18	0x34425735  ORI	R2, R2, 22325
0x9D002F1C	0x005A001A  DIV	R2, R26
0x9D002F20	0x00001012  MFLO	R2
0x9D002F24	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 147 :: 		STPS[axis_No].step_delay = abs((T1_FREQ_148 * sqrt_(A_SQ / SV.acc))/100);
0x9D002F28	0x7C1B1E20  SEH	R3, R27
0x9D002F2C	0x34020044  ORI	R2, R0, 68
0x9D002F30	0x00430019  MULTU	R2, R3
0x9D002F34	0x00001812  MFLO	R3
0x9D002F38	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D002F3C	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D002F40	0x00431021  ADDU	R2, R2, R3
0x9D002F44	0x24420008  ADDIU	R2, R2, 8
0x9D002F48	0xAFA2000C  SW	R2, 12(SP)
0x9D002F4C	0x8C238054  LW	R3, Offset(_SV+44)(GP)
0x9D002F50	0x3C020257  LUI	R2, 599
0x9D002F54	0x344235F4  ORI	R2, R2, 13812
0x9D002F58	0x0043001A  DIV	R2, R3
0x9D002F5C	0x00001012  MFLO	R2
0x9D002F60	0xAFB90008  SW	R25, 8(SP)
0x9D002F64	0x0F40060B  JAL	Stepper_sqrt_+0
0x9D002F68	0x0040C80A  MOVZ	R25, R2, R0
0x9D002F6C	0x340314A1  ORI	R3, R0, 5281
0x9D002F70	0x00620019  MULTU	R3, R2
0x9D002F74	0x00001812  MFLO	R3
0x9D002F78	0x34020064  ORI	R2, R0, 100
0x9D002F7C	0x0062001B  DIVU	R3, R2
0x9D002F80	0x00001012  MFLO	R2
0x9D002F84	0x0F40062B  JAL	_abs+0
0x9D002F88	0x0040C80A  MOVZ	R25, R2, R0
0x9D002F8C	0x8FB90008  LW	R25, 8(SP)
0x9D002F90	0x7C021E20  SEH	R3, R2
0x9D002F94	0x8FA2000C  LW	R2, 12(SP)
0x9D002F98	0xAC430000  SW	R3, 0(R2)
;Stepper.c, 148 :: 		STPS[axis_No].StartUp_delay = STPS[axis_No].step_delay ;
0x9D002F9C	0x7C1B1E20  SEH	R3, R27
0x9D002FA0	0x34020044  ORI	R2, R0, 68
0x9D002FA4	0x00430019  MULTU	R2, R3
0x9D002FA8	0x00001812  MFLO	R3
0x9D002FAC	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D002FB0	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D002FB4	0x00431021  ADDU	R2, R2, R3
0x9D002FB8	0x2443003C  ADDIU	R3, R2, 60
0x9D002FBC	0x24420008  ADDIU	R2, R2, 8
0x9D002FC0	0x8C420000  LW	R2, 0(R2)
0x9D002FC4	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 153 :: 		STPS[axis_No].max_step_lim = (speed*speed)/(long)(2.0*ALPHA*(double)SV.acc*100.0);
0x9D002FC8	0x7C1B1E20  SEH	R3, R27
0x9D002FCC	0x34020044  ORI	R2, R0, 68
0x9D002FD0	0x00430019  MULTU	R2, R3
0x9D002FD4	0x00001812  MFLO	R3
0x9D002FD8	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D002FDC	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D002FE0	0x00431021  ADDU	R2, R2, R3
0x9D002FE4	0x24440034  ADDIU	R4, R2, 52
0x9D002FE8	0x735A1802  MUL	R3, R26, R26
0x9D002FEC	0xC4208054  LWC1	S0, Offset(_SV+44)(GP)
0x9D002FF0	0x46800060  CVT.S.W 	S1, S0
0x9D002FF4	0x3C023B80  LUI	R2, 15232
0x9D002FF8	0x3442ADF6  ORI	R2, R2, 44534
0x9D002FFC	0x44820000  MTC1	R2, S0
0x9D003000	0x46010042  MUL.S 	S1, S0, S1
0x9D003004	0x3C0242C8  LUI	R2, 17096
0x9D003008	0x34420000  ORI	R2, R2, 0
0x9D00300C	0x44820000  MTC1	R2, S0
0x9D003010	0x46000802  MUL.S 	S0, S1, S0
0x9D003014	0x46000024  CVT.W.S 	S0, S0
0x9D003018	0x44020000  MFC1	R2, S0
0x9D00301C	0x0062001A  DIV	R3, R2
0x9D003020	0x00001012  MFLO	R2
0x9D003024	0xAC820000  SW	R2, 0(R4)
;Stepper.c, 158 :: 		if(STPS[axis_No].max_step_lim == 0){
0x9D003028	0x7C1B1E20  SEH	R3, R27
0x9D00302C	0x34020044  ORI	R2, R0, 68
0x9D003030	0x00430019  MULTU	R2, R3
0x9D003034	0x00001812  MFLO	R3
0x9D003038	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D00303C	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D003040	0x00431021  ADDU	R2, R2, R3
0x9D003044	0x24420034  ADDIU	R2, R2, 52
0x9D003048	0x8C420000  LW	R2, 0(R2)
0x9D00304C	0x1440000B  BNE	R2, R0, L_speed_cntr_Move5
0x9D003050	0x70000000  NOP	
L__speed_cntr_Move233:
;Stepper.c, 159 :: 		STPS[axis_No].max_step_lim = 1;
0x9D003054	0x7C1B1E20  SEH	R3, R27
0x9D003058	0x34020044  ORI	R2, R0, 68
0x9D00305C	0x00430019  MULTU	R2, R3
0x9D003060	0x00001812  MFLO	R3
0x9D003064	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003068	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D00306C	0x00431021  ADDU	R2, R2, R3
0x9D003070	0x24430034  ADDIU	R3, R2, 52
0x9D003074	0x34020001  ORI	R2, R0, 1
0x9D003078	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 160 :: 		}
L_speed_cntr_Move5:
;Stepper.c, 164 :: 		STPS[axis_No].accel_lim = (abs(mmSteps) * SV.dec) / (SV.acc + SV.dec);
0x9D00307C	0x7C1B1E20  SEH	R3, R27
0x9D003080	0x34020044  ORI	R2, R0, 68
0x9D003084	0x00430019  MULTU	R2, R3
0x9D003088	0x00001812  MFLO	R3
0x9D00308C	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003090	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D003094	0x00431021  ADDU	R2, R2, R3
0x9D003098	0x24420030  ADDIU	R2, R2, 48
0x9D00309C	0x0F40062B  JAL	_abs+0
0x9D0030A0	0xAFA2000C  SW	R2, 12(SP)
0x9D0030A4	0x8C238058  LW	R3, Offset(_SV+48)(GP)
0x9D0030A8	0x7C021620  SEH	R2, R2
0x9D0030AC	0x70432002  MUL	R4, R2, R3
0x9D0030B0	0x8C238058  LW	R3, Offset(_SV+48)(GP)
0x9D0030B4	0x8C228054  LW	R2, Offset(_SV+44)(GP)
0x9D0030B8	0x00431021  ADDU	R2, R2, R3
0x9D0030BC	0x0082001A  DIV	R4, R2
0x9D0030C0	0x00001812  MFLO	R3
0x9D0030C4	0x8FA2000C  LW	R2, 12(SP)
0x9D0030C8	0xAC430000  SW	R3, 0(R2)
;Stepper.c, 167 :: 		if(STPS[axis_No].accel_lim == 0){
0x9D0030CC	0x7C1B1E20  SEH	R3, R27
0x9D0030D0	0x34020044  ORI	R2, R0, 68
0x9D0030D4	0x00430019  MULTU	R2, R3
0x9D0030D8	0x00001812  MFLO	R3
0x9D0030DC	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D0030E0	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D0030E4	0x00431021  ADDU	R2, R2, R3
0x9D0030E8	0x24420030  ADDIU	R2, R2, 48
0x9D0030EC	0x8C420000  LW	R2, 0(R2)
0x9D0030F0	0x1440000B  BNE	R2, R0, L_speed_cntr_Move6
0x9D0030F4	0x70000000  NOP	
L__speed_cntr_Move234:
;Stepper.c, 168 :: 		STPS[axis_No].accel_lim = 1;
0x9D0030F8	0x7C1B1E20  SEH	R3, R27
0x9D0030FC	0x34020044  ORI	R2, R0, 68
0x9D003100	0x00430019  MULTU	R2, R3
0x9D003104	0x00001812  MFLO	R3
0x9D003108	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D00310C	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D003110	0x00431021  ADDU	R2, R2, R3
0x9D003114	0x24430030  ADDIU	R3, R2, 48
0x9D003118	0x34020001  ORI	R2, R0, 1
0x9D00311C	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 169 :: 		}
L_speed_cntr_Move6:
;Stepper.c, 172 :: 		if(STPS[axis_No].accel_lim <= STPS[axis_No].max_step_lim){
0x9D003120	0x7C1B1E20  SEH	R3, R27
0x9D003124	0x34020044  ORI	R2, R0, 68
0x9D003128	0x00430019  MULTU	R2, R3
0x9D00312C	0x00001812  MFLO	R3
0x9D003130	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003134	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D003138	0x00432021  ADDU	R4, R2, R3
0x9D00313C	0x24820030  ADDIU	R2, R4, 48
0x9D003140	0x8C430000  LW	R3, 0(R2)
0x9D003144	0x24820034  ADDIU	R2, R4, 52
0x9D003148	0x8C420000  LW	R2, 0(R2)
0x9D00314C	0x0043102A  SLT	R2, R2, R3
0x9D003150	0x1440001F  BNE	R2, R0, L_speed_cntr_Move7
0x9D003154	0x70000000  NOP	
L__speed_cntr_Move235:
;Stepper.c, 173 :: 		if(mmSteps >= 0)STPS[axis_No].decel_val = STPS[axis_No].accel_lim - mmSteps; //needs to be -ve
0x9D003158	0x2B220000  SLTI	R2, R25, 0
0x9D00315C	0x1440000E  BNE	R2, R0, L_speed_cntr_Move8
0x9D003160	0x70000000  NOP	
L__speed_cntr_Move236:
0x9D003164	0x7C1B1E20  SEH	R3, R27
0x9D003168	0x34020044  ORI	R2, R0, 68
0x9D00316C	0x00430019  MULTU	R2, R3
0x9D003170	0x00001812  MFLO	R3
0x9D003174	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003178	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D00317C	0x00431021  ADDU	R2, R2, R3
0x9D003180	0x24430010  ADDIU	R3, R2, 16
0x9D003184	0x24420030  ADDIU	R2, R2, 48
0x9D003188	0x8C420000  LW	R2, 0(R2)
0x9D00318C	0x00591023  SUBU	R2, R2, R25
0x9D003190	0x0B400C72  J	L_speed_cntr_Move9
0x9D003194	0xAC620000  SW	R2, 0(R3)
L_speed_cntr_Move8:
;Stepper.c, 174 :: 		else STPS[axis_No].decel_val = mmSteps + STPS[axis_No].accel_lim;
0x9D003198	0x7C1B1E20  SEH	R3, R27
0x9D00319C	0x34020044  ORI	R2, R0, 68
0x9D0031A0	0x00430019  MULTU	R2, R3
0x9D0031A4	0x00001812  MFLO	R3
0x9D0031A8	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D0031AC	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D0031B0	0x00431021  ADDU	R2, R2, R3
0x9D0031B4	0x24430010  ADDIU	R3, R2, 16
0x9D0031B8	0x24420030  ADDIU	R2, R2, 48
0x9D0031BC	0x8C420000  LW	R2, 0(R2)
0x9D0031C0	0x03221021  ADDU	R2, R25, R2
0x9D0031C4	0xAC620000  SW	R2, 0(R3)
L_speed_cntr_Move9:
;Stepper.c, 175 :: 		}else{
0x9D0031C8	0x0B400C86  J	L_speed_cntr_Move10
0x9D0031CC	0x70000000  NOP	
L_speed_cntr_Move7:
;Stepper.c, 176 :: 		STPS[axis_No].decel_val = -((STPS[axis_No].max_step_lim * SV.acc) / SV.dec);
0x9D0031D0	0x7C1B1E20  SEH	R3, R27
0x9D0031D4	0x34020044  ORI	R2, R0, 68
0x9D0031D8	0x00430019  MULTU	R2, R3
0x9D0031DC	0x00001812  MFLO	R3
0x9D0031E0	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D0031E4	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D0031E8	0x00431021  ADDU	R2, R2, R3
0x9D0031EC	0x24440010  ADDIU	R4, R2, 16
0x9D0031F0	0x24420034  ADDIU	R2, R2, 52
0x9D0031F4	0x8C430000  LW	R3, 0(R2)
0x9D0031F8	0x8C228054  LW	R2, Offset(_SV+44)(GP)
0x9D0031FC	0x70621802  MUL	R3, R3, R2
0x9D003200	0x8C228058  LW	R2, Offset(_SV+48)(GP)
0x9D003204	0x0062001A  DIV	R3, R2
0x9D003208	0x00001812  MFLO	R3
0x9D00320C	0x0000100A  MOVZ	R2, R0, R0
0x9D003210	0x00431023  SUBU	R2, R2, R3
0x9D003214	0xAC820000  SW	R2, 0(R4)
;Stepper.c, 177 :: 		}
L_speed_cntr_Move10:
;Stepper.c, 179 :: 		if(mmSteps >= 0){
0x9D003218	0x2B220000  SLTI	R2, R25, 0
0x9D00321C	0x14400027  BNE	R2, R0, L_speed_cntr_Move11
0x9D003220	0x70000000  NOP	
L__speed_cntr_Move237:
;Stepper.c, 180 :: 		if(mmSteps > STPS[axis_No].decel_val) STPS[axis_No].decel_start = mmSteps + STPS[axis_No].decel_val;
0x9D003224	0x7C1B1E20  SEH	R3, R27
0x9D003228	0x34020044  ORI	R2, R0, 68
0x9D00322C	0x00430019  MULTU	R2, R3
0x9D003230	0x00001812  MFLO	R3
0x9D003234	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003238	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D00323C	0x00431021  ADDU	R2, R2, R3
0x9D003240	0x24420010  ADDIU	R2, R2, 16
0x9D003244	0x8C420000  LW	R2, 0(R2)
0x9D003248	0x0059102A  SLT	R2, R2, R25
0x9D00324C	0x1040000E  BEQ	R2, R0, L_speed_cntr_Move12
0x9D003250	0x70000000  NOP	
L__speed_cntr_Move238:
0x9D003254	0x7C1B1E20  SEH	R3, R27
0x9D003258	0x34020044  ORI	R2, R0, 68
0x9D00325C	0x00430019  MULTU	R2, R3
0x9D003260	0x00001812  MFLO	R3
0x9D003264	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003268	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D00326C	0x00431021  ADDU	R2, R2, R3
0x9D003270	0x2443000C  ADDIU	R3, R2, 12
0x9D003274	0x24420010  ADDIU	R2, R2, 16
0x9D003278	0x8C420000  LW	R2, 0(R2)
0x9D00327C	0x03221021  ADDU	R2, R25, R2
0x9D003280	0x0B400CAD  J	L_speed_cntr_Move13
0x9D003284	0xAC620000  SW	R2, 0(R3)
L_speed_cntr_Move12:
;Stepper.c, 181 :: 		else  STPS[axis_No].decel_start =  STPS[axis_No].accel_lim;
0x9D003288	0x7C1B1E20  SEH	R3, R27
0x9D00328C	0x34020044  ORI	R2, R0, 68
0x9D003290	0x00430019  MULTU	R2, R3
0x9D003294	0x00001812  MFLO	R3
0x9D003298	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D00329C	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D0032A0	0x00431021  ADDU	R2, R2, R3
0x9D0032A4	0x2443000C  ADDIU	R3, R2, 12
0x9D0032A8	0x24420030  ADDIU	R2, R2, 48
0x9D0032AC	0x8C420000  LW	R2, 0(R2)
0x9D0032B0	0xAC620000  SW	R2, 0(R3)
L_speed_cntr_Move13:
;Stepper.c, 182 :: 		}
0x9D0032B4	0x0B400CDE  J	L_speed_cntr_Move14
0x9D0032B8	0x70000000  NOP	
L_speed_cntr_Move11:
;Stepper.c, 184 :: 		if(mmSteps > STPS[axis_No].decel_val) STPS[axis_No].decel_start = abs(mmSteps) * STPS[axis_No].decel_val;
0x9D0032BC	0x7C1B1E20  SEH	R3, R27
0x9D0032C0	0x34020044  ORI	R2, R0, 68
0x9D0032C4	0x00430019  MULTU	R2, R3
0x9D0032C8	0x00001812  MFLO	R3
0x9D0032CC	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D0032D0	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D0032D4	0x00431021  ADDU	R2, R2, R3
0x9D0032D8	0x24420010  ADDIU	R2, R2, 16
0x9D0032DC	0x8C420000  LW	R2, 0(R2)
0x9D0032E0	0x0059102A  SLT	R2, R2, R25
0x9D0032E4	0x10400019  BEQ	R2, R0, L_speed_cntr_Move15
0x9D0032E8	0x70000000  NOP	
L__speed_cntr_Move239:
0x9D0032EC	0x7C1B1E20  SEH	R3, R27
0x9D0032F0	0x34020044  ORI	R2, R0, 68
0x9D0032F4	0x00430019  MULTU	R2, R3
0x9D0032F8	0x00001812  MFLO	R3
0x9D0032FC	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003300	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D003304	0x00431021  ADDU	R2, R2, R3
0x9D003308	0x2442000C  ADDIU	R2, R2, 12
0x9D00330C	0x0F40062B  JAL	_abs+0
0x9D003310	0xAFA2000C  SW	R2, 12(SP)
0x9D003314	0x7C1B2620  SEH	R4, R27
0x9D003318	0x34030044  ORI	R3, R0, 68
0x9D00331C	0x00640019  MULTU	R3, R4
0x9D003320	0x00002012  MFLO	R4
0x9D003324	0x3C03A000  LUI	R3, hi_addr(_STPS+0)
0x9D003328	0x34630064  ORI	R3, R3, lo_addr(_STPS+0)
0x9D00332C	0x00641821  ADDU	R3, R3, R4
0x9D003330	0x24630010  ADDIU	R3, R3, 16
0x9D003334	0x8C630000  LW	R3, 0(R3)
0x9D003338	0x7C021620  SEH	R2, R2
0x9D00333C	0x70431802  MUL	R3, R2, R3
0x9D003340	0x8FA2000C  LW	R2, 12(SP)
0x9D003344	0x0B400CDE  J	L_speed_cntr_Move16
0x9D003348	0xAC430000  SW	R3, 0(R2)
L_speed_cntr_Move15:
;Stepper.c, 185 :: 		else  STPS[axis_No].decel_start =  STPS[axis_No].accel_lim;
0x9D00334C	0x7C1B1E20  SEH	R3, R27
0x9D003350	0x34020044  ORI	R2, R0, 68
0x9D003354	0x00430019  MULTU	R2, R3
0x9D003358	0x00001812  MFLO	R3
0x9D00335C	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003360	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D003364	0x00431021  ADDU	R2, R2, R3
0x9D003368	0x2443000C  ADDIU	R3, R2, 12
0x9D00336C	0x24420030  ADDIU	R2, R2, 48
0x9D003370	0x8C420000  LW	R2, 0(R2)
0x9D003374	0xAC620000  SW	R2, 0(R3)
L_speed_cntr_Move16:
;Stepper.c, 186 :: 		}
L_speed_cntr_Move14:
;Stepper.c, 188 :: 		if(STPS[axis_No].decel_val == 0){
0x9D003378	0x7C1B1E20  SEH	R3, R27
0x9D00337C	0x34020044  ORI	R2, R0, 68
0x9D003380	0x00430019  MULTU	R2, R3
0x9D003384	0x00001812  MFLO	R3
0x9D003388	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D00338C	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D003390	0x00431021  ADDU	R2, R2, R3
0x9D003394	0x24420010  ADDIU	R2, R2, 16
0x9D003398	0x8C420000  LW	R2, 0(R2)
0x9D00339C	0x1440000C  BNE	R2, R0, L_speed_cntr_Move17
0x9D0033A0	0x70000000  NOP	
L__speed_cntr_Move240:
;Stepper.c, 189 :: 		STPS[axis_No].decel_val = -1;
0x9D0033A4	0x7C1B1E20  SEH	R3, R27
0x9D0033A8	0x34020044  ORI	R2, R0, 68
0x9D0033AC	0x00430019  MULTU	R2, R3
0x9D0033B0	0x00001812  MFLO	R3
0x9D0033B4	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D0033B8	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D0033BC	0x00431021  ADDU	R2, R2, R3
0x9D0033C0	0x24430010  ADDIU	R3, R2, 16
0x9D0033C4	0x3C02FFFF  LUI	R2, 65535
0x9D0033C8	0x3442FFFF  ORI	R2, R2, 65535
0x9D0033CC	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 190 :: 		}
L_speed_cntr_Move17:
;Stepper.c, 193 :: 		if(STPS[axis_No].StartUp_delay <= STPS[axis_No].min_delay){
0x9D0033D0	0x7C1B1E20  SEH	R3, R27
0x9D0033D4	0x34020044  ORI	R2, R0, 68
0x9D0033D8	0x00430019  MULTU	R2, R3
0x9D0033DC	0x00001812  MFLO	R3
0x9D0033E0	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D0033E4	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D0033E8	0x00432021  ADDU	R4, R2, R3
0x9D0033EC	0x2482003C  ADDIU	R2, R4, 60
0x9D0033F0	0x8C430000  LW	R3, 0(R2)
0x9D0033F4	0x24820014  ADDIU	R2, R4, 20
0x9D0033F8	0x8C420000  LW	R2, 0(R2)
0x9D0033FC	0x0043102A  SLT	R2, R2, R3
0x9D003400	0x14400017  BNE	R2, R0, L_speed_cntr_Move18
0x9D003404	0x70000000  NOP	
L__speed_cntr_Move241:
;Stepper.c, 194 :: 		STPS[axis_No].step_delay = STPS[axis_No].min_delay;
0x9D003408	0x7C1B1E20  SEH	R3, R27
0x9D00340C	0x34020044  ORI	R2, R0, 68
0x9D003410	0x00430019  MULTU	R2, R3
0x9D003414	0x00001812  MFLO	R3
0x9D003418	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D00341C	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D003420	0x00431021  ADDU	R2, R2, R3
0x9D003424	0x24430008  ADDIU	R3, R2, 8
0x9D003428	0x24420014  ADDIU	R2, R2, 20
0x9D00342C	0x8C420000  LW	R2, 0(R2)
0x9D003430	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 195 :: 		STPS[axis_No].run_state = RUN;
0x9D003434	0x7C1B1E20  SEH	R3, R27
0x9D003438	0x34020044  ORI	R2, R0, 68
0x9D00343C	0x00430019  MULTU	R2, R3
0x9D003440	0x00001812  MFLO	R3
0x9D003444	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003448	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D00344C	0x00431021  ADDU	R2, R2, R3
0x9D003450	0x24430005  ADDIU	R3, R2, 5
0x9D003454	0x34020003  ORI	R2, R0, 3
;Stepper.c, 196 :: 		}else{
0x9D003458	0x0B400D31  J	L_speed_cntr_Move19
0x9D00345C	0xA0620000  SB	R2, 0(R3)
L_speed_cntr_Move18:
;Stepper.c, 197 :: 		STPS[axis_No].step_delay = abs(STPS[axis_No].StartUp_delay);
0x9D003460	0x7C1B1E20  SEH	R3, R27
0x9D003464	0x34020044  ORI	R2, R0, 68
0x9D003468	0x00430019  MULTU	R2, R3
0x9D00346C	0x00001812  MFLO	R3
0x9D003470	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003474	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D003478	0x00431821  ADDU	R3, R2, R3
0x9D00347C	0x24620008  ADDIU	R2, R3, 8
0x9D003480	0xAFA2000C  SW	R2, 12(SP)
0x9D003484	0x2462003C  ADDIU	R2, R3, 60
0x9D003488	0x0F40062B  JAL	_abs+0
0x9D00348C	0x8C590000  LW	R25, 0(R2)
0x9D003490	0x7C021E20  SEH	R3, R2
0x9D003494	0x8FA2000C  LW	R2, 12(SP)
0x9D003498	0xAC430000  SW	R3, 0(R2)
;Stepper.c, 198 :: 		STPS[axis_No].run_state = ACCEL;
0x9D00349C	0x7C1B1E20  SEH	R3, R27
0x9D0034A0	0x34020044  ORI	R2, R0, 68
0x9D0034A4	0x00430019  MULTU	R2, R3
0x9D0034A8	0x00001812  MFLO	R3
0x9D0034AC	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D0034B0	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D0034B4	0x00431021  ADDU	R2, R2, R3
0x9D0034B8	0x24430005  ADDIU	R3, R2, 5
0x9D0034BC	0x34020001  ORI	R2, R0, 1
0x9D0034C0	0xA0620000  SB	R2, 0(R3)
;Stepper.c, 199 :: 		}
L_speed_cntr_Move19:
;Stepper.c, 138 :: 		else if((mmSteps != 0)&&(abs(mmSteps) != 1)){
L__speed_cntr_Move202:
L__speed_cntr_Move201:
;Stepper.c, 201 :: 		}
L_speed_cntr_Move1:
;Stepper.c, 202 :: 		STPS[axis_No].step_count  = 0;
0x9D0034C4	0x7C1B1E20  SEH	R3, R27
0x9D0034C8	0x34020044  ORI	R2, R0, 68
0x9D0034CC	0x00430019  MULTU	R2, R3
0x9D0034D0	0x00001812  MFLO	R3
0x9D0034D4	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D0034D8	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D0034DC	0x00431021  ADDU	R2, R2, R3
0x9D0034E0	0x24420020  ADDIU	R2, R2, 32
0x9D0034E4	0xAC400000  SW	R0, 0(R2)
;Stepper.c, 203 :: 		STPS[axis_No].rest        = 0;
0x9D0034E8	0x7C1B1E20  SEH	R3, R27
0x9D0034EC	0x34020044  ORI	R2, R0, 68
0x9D0034F0	0x00430019  MULTU	R2, R3
0x9D0034F4	0x00001812  MFLO	R3
0x9D0034F8	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D0034FC	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D003500	0x00431021  ADDU	R2, R2, R3
0x9D003504	0x24420038  ADDIU	R2, R2, 56
0x9D003508	0xAC400000  SW	R0, 0(R2)
;Stepper.c, 204 :: 		STPS[axis_No].microSec    = 0;
0x9D00350C	0x7C1B1E20  SEH	R3, R27
0x9D003510	0x34020044  ORI	R2, R0, 68
0x9D003514	0x00430019  MULTU	R2, R3
0x9D003518	0x00001812  MFLO	R3
0x9D00351C	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003520	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D003524	0x00431021  ADDU	R2, R2, R3
0x9D003528	0xAC400000  SW	R0, 0(R2)
;Stepper.c, 205 :: 		STPS[axis_No].accel_count = 1;
0x9D00352C	0x7C1B1E20  SEH	R3, R27
0x9D003530	0x34020044  ORI	R2, R0, 68
0x9D003534	0x00430019  MULTU	R2, R3
0x9D003538	0x00001812  MFLO	R3
0x9D00353C	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003540	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D003544	0x00431021  ADDU	R2, R2, R3
0x9D003548	0x24430018  ADDIU	R3, R2, 24
0x9D00354C	0x34020001  ORI	R2, R0, 1
0x9D003550	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 206 :: 		STPS[axis_No].dist        = 0;
0x9D003554	0x7C1B1E20  SEH	R3, R27
0x9D003558	0x34020044  ORI	R2, R0, 68
0x9D00355C	0x00430019  MULTU	R2, R3
0x9D003560	0x00001812  MFLO	R3
0x9D003564	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D003568	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D00356C	0x00431021  ADDU	R2, R2, R3
0x9D003570	0x24420024  ADDIU	R2, R2, 36
0x9D003574	0xAC400000  SW	R0, 0(R2)
;Stepper.c, 207 :: 		SV.Tog   = 0;
0x9D003578	0xA420802A  SH	R0, Offset(_SV+2)(GP)
;Stepper.c, 211 :: 		SV.running = 1;
0x9D00357C	0x90228028  LBU	R2, Offset(_SV+0)(GP)
0x9D003580	0x34420001  ORI	R2, R2, 1
0x9D003584	0xA0228028  SB	R2, Offset(_SV+0)(GP)
;Stepper.c, 212 :: 		}
L_end_speed_cntr_Move:
0x9D003588	0x8FB90004  LW	R25, 4(SP)
0x9D00358C	0x8FBF0000  LW	RA, 0(SP)
0x9D003590	0x03E00008  JR	RA
0x9D003594	0x27BD0010  ADDIU	SP, SP, 16
; end of _speed_cntr_Move
_abs:
;__Lib_CStdlib_EF.c, 37 :: 		
0x9D0018AC	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_CStdlib_EF.c, 38 :: 		
0x9D0018B0	0x7C191620  SEH	R2, R25
0x9D0018B4	0x28420000  SLTI	R2, R2, 0
0x9D0018B8	0x10400004  BEQ	R2, R0, L_abs0
0x9D0018BC	0x70000000  NOP	
L__abs110:
;__Lib_CStdlib_EF.c, 39 :: 		
0x9D0018C0	0x0000100A  MOVZ	R2, R0, R0
0x9D0018C4	0x0B400634  J	L_end_abs
0x9D0018C8	0x00591023  SUBU	R2, R2, R25
L_abs0:
;__Lib_CStdlib_EF.c, 40 :: 		
0x9D0018CC	0x7C191620  SEH	R2, R25
;__Lib_CStdlib_EF.c, 41 :: 		
L_end_abs:
0x9D0018D0	0x03E00008  JR	RA
0x9D0018D4	0x27BD0004  ADDIU	SP, SP, 4
; end of _abs
Stepper_sqrt_:
;Stepper.c, 639 :: 		static unsigned long sqrt_(unsigned long x){
;Stepper.c, 645 :: 		xr = 0;                     // clear result
; xr start address is: 20 (R5)
0x9D00182C	0x0000280A  MOVZ	R5, R0, R0
;Stepper.c, 646 :: 		q2 = 0x40000000L;           // higest possible result bit
; q2 start address is: 12 (R3)
; xr end address is: 20 (R5)
; q2 end address is: 12 (R3)
;Stepper.c, 647 :: 		do
0x9D001830	0x0B40060F  J	L_Stepper_sqrt_176
0x9D001834	0x3C034000  LUI	R3, 16384
L_Stepper_sqrt_198:
;Stepper.c, 661 :: 		} while(q2 >>= 2);          // shift twice
0x9D001838	0x0080280A  MOVZ	R5, R4, R0
;Stepper.c, 647 :: 		do
L_Stepper_sqrt_176:
;Stepper.c, 649 :: 		if((xr + q2) <= x)
; q2 start address is: 12 (R3)
; xr start address is: 20 (R5)
0x9D00183C	0x00A31021  ADDU	R2, R5, R3
0x9D001840	0x0322102B  SLTU	R2, R25, R2
0x9D001844	0x14400006  BNE	R2, R0, L_Stepper_sqrt_179
0x9D001848	0x70000000  NOP	
L_Stepper_sqrt_352:
;Stepper.c, 651 :: 		x -= xr + q2;
0x9D00184C	0x00A31021  ADDU	R2, R5, R3
0x9D001850	0x03221023  SUBU	R2, R25, R2
0x9D001854	0x0040C80A  MOVZ	R25, R2, R0
;Stepper.c, 652 :: 		f = 1;                  // set flag
; f start address is: 16 (R4)
;Stepper.c, 653 :: 		}
; f end address is: 16 (R4)
0x9D001858	0x0B400619  J	L_Stepper_sqrt_180
0x9D00185C	0x34040001  ORI	R4, R0, 1
L_Stepper_sqrt_179:
;Stepper.c, 655 :: 		f = 0;                  // clear flag
; f start address is: 16 (R4)
0x9D001860	0x0000200A  MOVZ	R4, R0, R0
; f end address is: 16 (R4)
;Stepper.c, 656 :: 		}
L_Stepper_sqrt_180:
;Stepper.c, 657 :: 		xr >>= 1;
; f start address is: 16 (R4)
0x9D001864	0x00051042  SRL	R2, R5, 1
;Stepper.c, 658 :: 		if(f){
0x9D001868	0x10800004  BEQ	R4, R0, L_Stepper_sqrt_199
0x9D00186C	0x0040280A  MOVZ	R5, R2, R0
L_Stepper_sqrt_354:
; f end address is: 16 (R4)
;Stepper.c, 659 :: 		xr += q2;               // test flag
0x9D001870	0x00A31021  ADDU	R2, R5, R3
; xr end address is: 20 (R5)
; xr start address is: 16 (R4)
; xr end address is: 16 (R4)
;Stepper.c, 660 :: 		}
0x9D001874	0x0B400620  J	L_Stepper_sqrt_181
0x9D001878	0x0040200A  MOVZ	R4, R2, R0
L_Stepper_sqrt_199:
;Stepper.c, 658 :: 		if(f){
0x9D00187C	0x00A0200A  MOVZ	R4, R5, R0
;Stepper.c, 660 :: 		}
L_Stepper_sqrt_181:
;Stepper.c, 661 :: 		} while(q2 >>= 2);          // shift twice
; xr start address is: 16 (R4)
0x9D001880	0x00031082  SRL	R2, R3, 2
0x9D001884	0x1440FFEC  BNE	R2, R0, L_Stepper_sqrt_198
0x9D001888	0x0040180A  MOVZ	R3, R2, R0
L_Stepper_sqrt_355:
; q2 end address is: 12 (R3)
;Stepper.c, 662 :: 		if(xr < x){
0x9D00188C	0x0099102B  SLTU	R2, R4, R25
0x9D001890	0x10400003  BEQ	R2, R0, L_Stepper_sqrt_182
0x9D001894	0x70000000  NOP	
L_Stepper_sqrt_356:
;Stepper.c, 663 :: 		return xr +1;             // add for rounding
; xr end address is: 16 (R4)
0x9D001898	0x0B400629  J	L_end_sqrt_
0x9D00189C	0x24820001  ADDIU	R2, R4, 1
;Stepper.c, 664 :: 		}
L_Stepper_sqrt_182:
;Stepper.c, 666 :: 		return xr;
; xr start address is: 16 (R4)
0x9D0018A0	0x0080100A  MOVZ	R2, R4, R0
; xr end address is: 16 (R4)
;Stepper.c, 668 :: 		}
L_end_sqrt_:
0x9D0018A4	0x03E00008  JR	RA
0x9D0018A8	0x70000000  NOP	
; end of Stepper_sqrt_
_SingleAxisStep:
;Stepper.c, 240 :: 		void SingleAxisStep(long newxyz,int axis_No){
0x9D0026D8	0x27BDFFF0  ADDIU	SP, SP, -16
0x9D0026DC	0xAFBF0000  SW	RA, 0(SP)
;Stepper.c, 247 :: 		switch(axis_No){
0x9D0026E0	0x0B4009EF  J	L_SingleAxisStep29
0x9D0026E4	0xAFB90004  SW	R25, 4(SP)
;Stepper.c, 248 :: 		case 0:OC3IE_bit = 1;OC3CONbits.ON = 1;
L_SingleAxisStep31:
0x9D0026E8	0x34020002  ORI	R2, R0, 0x0002
0x9D0026EC	0x3C1EBF81  LUI	R30, 49025
0x9D0026F0	0xA3C200CA  SB	R2, 202(R30)
0x9D0026F4	0x34038000  ORI	R3, R0, 32768
0x9D0026F8	0x3C1EBF84  LUI	R30, 49028
0x9D0026FC	0xAFC34408  SW	R3, 17416(R30)
;Stepper.c, 249 :: 		OC5IE_bit = 0;OC5CONbits.ON = 0;
0x9D002700	0x34020008  ORI	R2, R0, 0x0008
0x9D002704	0x3C1EBF81  LUI	R30, 49025
0x9D002708	0xA3C200C7  SB	R2, 199(R30)
0x9D00270C	0x3C1EBF84  LUI	R30, 49028
0x9D002710	0xAFC34804  SW	R3, 18436(R30)
;Stepper.c, 250 :: 		OC8IE_bit = 0;OC8CONbits.ON = 0;
0x9D002714	0x34020080  ORI	R2, R0, 0x0080
0x9D002718	0x3C1EBF81  LUI	R30, 49025
0x9D00271C	0xA3C200D4  SB	R2, 212(R30)
0x9D002720	0x3C1EBF84  LUI	R30, 49028
;Stepper.c, 251 :: 		break;
0x9D002724	0x0B4009FC  J	L_SingleAxisStep30
0x9D002728	0xAFC34E04  SW	R3, 19972(R30)
;Stepper.c, 252 :: 		case 1:OC3IE_bit = 0;OC3CONbits.ON = 0;
L_SingleAxisStep32:
0x9D00272C	0x34020002  ORI	R2, R0, 0x0002
0x9D002730	0x3C1EBF81  LUI	R30, 49025
0x9D002734	0xA3C200C6  SB	R2, 198(R30)
0x9D002738	0x34038000  ORI	R3, R0, 32768
0x9D00273C	0x3C1EBF84  LUI	R30, 49028
0x9D002740	0xAFC34404  SW	R3, 17412(R30)
;Stepper.c, 253 :: 		OC5IE_bit = 1;OC5CONbits.ON = 1;
0x9D002744	0x34020008  ORI	R2, R0, 0x0008
0x9D002748	0x3C1EBF81  LUI	R30, 49025
0x9D00274C	0xA3C200CB  SB	R2, 203(R30)
0x9D002750	0x3C1EBF84  LUI	R30, 49028
0x9D002754	0xAFC34808  SW	R3, 18440(R30)
;Stepper.c, 254 :: 		OC8IE_bit = 0;OC8CONbits.ON = 0;
0x9D002758	0x34020080  ORI	R2, R0, 0x0080
0x9D00275C	0x3C1EBF81  LUI	R30, 49025
0x9D002760	0xA3C200D4  SB	R2, 212(R30)
0x9D002764	0x3C1EBF84  LUI	R30, 49028
;Stepper.c, 255 :: 		break;
0x9D002768	0x0B4009FC  J	L_SingleAxisStep30
0x9D00276C	0xAFC34E04  SW	R3, 19972(R30)
;Stepper.c, 256 :: 		case 2:OC3IE_bit = 0;OC3CONbits.ON = 0;
L_SingleAxisStep33:
0x9D002770	0x34020002  ORI	R2, R0, 0x0002
0x9D002774	0x3C1EBF81  LUI	R30, 49025
0x9D002778	0xA3C200C6  SB	R2, 198(R30)
0x9D00277C	0x34038000  ORI	R3, R0, 32768
0x9D002780	0x3C1EBF84  LUI	R30, 49028
0x9D002784	0xAFC34404  SW	R3, 17412(R30)
;Stepper.c, 257 :: 		OC5IE_bit = 0;OC5CONbits.ON = 0;
0x9D002788	0x34020008  ORI	R2, R0, 0x0008
0x9D00278C	0x3C1EBF81  LUI	R30, 49025
0x9D002790	0xA3C200C7  SB	R2, 199(R30)
0x9D002794	0x3C1EBF84  LUI	R30, 49028
0x9D002798	0xAFC34804  SW	R3, 18436(R30)
;Stepper.c, 258 :: 		OC8IE_bit = 1;OC8CONbits.ON = 1;
0x9D00279C	0x34020080  ORI	R2, R0, 0x0080
0x9D0027A0	0x3C1EBF81  LUI	R30, 49025
0x9D0027A4	0xA3C200D8  SB	R2, 216(R30)
0x9D0027A8	0x3C1EBF84  LUI	R30, 49028
;Stepper.c, 259 :: 		break;
0x9D0027AC	0x0B4009FC  J	L_SingleAxisStep30
0x9D0027B0	0xAFC34E08  SW	R3, 19976(R30)
;Stepper.c, 260 :: 		default: break;
L_SingleAxisStep34:
0x9D0027B4	0x0B4009FC  J	L_SingleAxisStep30
0x9D0027B8	0x70000000  NOP	
;Stepper.c, 261 :: 		}
L_SingleAxisStep29:
0x9D0027BC	0x7C1A1620  SEH	R2, R26
0x9D0027C0	0x1040FFC9  BEQ	R2, R0, L_SingleAxisStep31
0x9D0027C4	0x70000000  NOP	
L__SingleAxisStep251:
0x9D0027C8	0x7C1A1E20  SEH	R3, R26
0x9D0027CC	0x34020001  ORI	R2, R0, 1
0x9D0027D0	0x1062FFD6  BEQ	R3, R2, L_SingleAxisStep32
0x9D0027D4	0x70000000  NOP	
L__SingleAxisStep253:
0x9D0027D8	0x7C1A1E20  SEH	R3, R26
0x9D0027DC	0x34020002  ORI	R2, R0, 2
0x9D0027E0	0x1062FFE3  BEQ	R3, R2, L_SingleAxisStep33
0x9D0027E4	0x70000000  NOP	
L__SingleAxisStep255:
0x9D0027E8	0x0B4009ED  J	L_SingleAxisStep34
0x9D0027EC	0x70000000  NOP	
L_SingleAxisStep30:
;Stepper.c, 262 :: 		SV.psingle  = 0;
0x9D0027F0	0xAC20804C  SW	R0, Offset(_SV+36)(GP)
;Stepper.c, 263 :: 		STPS[axis_No].dist = newxyz - SV.psingle;
0x9D0027F4	0x7C1A1E20  SEH	R3, R26
0x9D0027F8	0x34020044  ORI	R2, R0, 68
0x9D0027FC	0x00430019  MULTU	R2, R3
0x9D002800	0x00001812  MFLO	R3
0x9D002804	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D002808	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D00280C	0x00431021  ADDU	R2, R2, R3
0x9D002810	0x24420024  ADDIU	R2, R2, 36
0x9D002814	0xAC590000  SW	R25, 0(R2)
;Stepper.c, 264 :: 		STPS[axis_No].dist = abs(STPS[axis_No].dist);
0x9D002818	0x7C1A1E20  SEH	R3, R26
0x9D00281C	0x34020044  ORI	R2, R0, 68
0x9D002820	0x00430019  MULTU	R2, R3
0x9D002824	0x00001812  MFLO	R3
0x9D002828	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D00282C	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D002830	0x00431021  ADDU	R2, R2, R3
0x9D002834	0x24420024  ADDIU	R2, R2, 36
0x9D002838	0xAFA2000C  SW	R2, 12(SP)
0x9D00283C	0xAFB90008  SW	R25, 8(SP)
0x9D002840	0x0F40062B  JAL	_abs+0
0x9D002844	0x8C590000  LW	R25, 0(R2)
0x9D002848	0x8FB90008  LW	R25, 8(SP)
0x9D00284C	0x7C021E20  SEH	R3, R2
0x9D002850	0x8FA2000C  LW	R2, 12(SP)
0x9D002854	0xAC430000  SW	R3, 0(R2)
;Stepper.c, 266 :: 		if(newxyz < 0)
0x9D002858	0x2B220000  SLTI	R2, R25, 0
0x9D00285C	0x10400003  BEQ	R2, R0, L_SingleAxisStep35
0x9D002860	0x70000000  NOP	
L__SingleAxisStep256:
;Stepper.c, 267 :: 		dir = CCW;
; dir start address is: 16 (R4)
; dir end address is: 16 (R4)
0x9D002864	0x0B400A1C  J	L_SingleAxisStep36
0x9D002868	0x34040001  ORI	R4, R0, 1
L_SingleAxisStep35:
;Stepper.c, 269 :: 		dir = CW;
; dir start address is: 16 (R4)
0x9D00286C	0x0000200A  MOVZ	R4, R0, R0
; dir end address is: 16 (R4)
L_SingleAxisStep36:
;Stepper.c, 271 :: 		switch(axis_No){
; dir start address is: 16 (R4)
0x9D002870	0x0B400A32  J	L_SingleAxisStep37
0x9D002874	0x70000000  NOP	
;Stepper.c, 272 :: 		case X:
L_SingleAxisStep39:
;Stepper.c, 273 :: 		DIR_StepX = dir;
0x9D002878	0x3C1EBF86  LUI	R30, 49030
0x9D00287C	0x83C20630  LB	R2, 1584(R30)
0x9D002880	0x7C820004  INS	R2, R4, 0, 1
; dir end address is: 16 (R4)
0x9D002884	0x3C1EBF86  LUI	R30, 49030
;Stepper.c, 274 :: 		break;
0x9D002888	0x0B400A3F  J	L_SingleAxisStep38
0x9D00288C	0xA3C20630  SB	R2, 1584(R30)
;Stepper.c, 275 :: 		case Y:
L_SingleAxisStep40:
;Stepper.c, 276 :: 		DIR_StepY = dir;
; dir start address is: 16 (R4)
0x9D002890	0x3C1EBF86  LUI	R30, 49030
0x9D002894	0x83C20330  LB	R2, 816(R30)
0x9D002898	0x7C822944  INS	R2, R4, 5, 1
; dir end address is: 16 (R4)
0x9D00289C	0x3C1EBF86  LUI	R30, 49030
;Stepper.c, 277 :: 		break;
0x9D0028A0	0x0B400A3F  J	L_SingleAxisStep38
0x9D0028A4	0xA3C20330  SB	R2, 816(R30)
;Stepper.c, 278 :: 		case Z:
L_SingleAxisStep41:
;Stepper.c, 279 :: 		DIR_StepZ = dir;
; dir start address is: 16 (R4)
0x9D0028A8	0x3C1EBF86  LUI	R30, 49030
0x9D0028AC	0x83C20631  LB	R2, 1585(R30)
0x9D0028B0	0x7C822104  INS	R2, R4, 4, 1
; dir end address is: 16 (R4)
0x9D0028B4	0x3C1EBF86  LUI	R30, 49030
;Stepper.c, 280 :: 		break;
0x9D0028B8	0x0B400A3F  J	L_SingleAxisStep38
0x9D0028BC	0xA3C20631  SB	R2, 1585(R30)
;Stepper.c, 281 :: 		default: break;
L_SingleAxisStep42:
0x9D0028C0	0x0B400A3F  J	L_SingleAxisStep38
0x9D0028C4	0x70000000  NOP	
;Stepper.c, 282 :: 		}
L_SingleAxisStep37:
; dir start address is: 16 (R4)
0x9D0028C8	0x7C1A1620  SEH	R2, R26
0x9D0028CC	0x1040FFEA  BEQ	R2, R0, L_SingleAxisStep39
0x9D0028D0	0x70000000  NOP	
L__SingleAxisStep258:
0x9D0028D4	0x7C1A1E20  SEH	R3, R26
0x9D0028D8	0x34020001  ORI	R2, R0, 1
0x9D0028DC	0x1062FFEC  BEQ	R3, R2, L_SingleAxisStep40
0x9D0028E0	0x70000000  NOP	
L__SingleAxisStep260:
0x9D0028E4	0x7C1A1E20  SEH	R3, R26
0x9D0028E8	0x34020002  ORI	R2, R0, 2
0x9D0028EC	0x1062FFEE  BEQ	R3, R2, L_SingleAxisStep41
0x9D0028F0	0x70000000  NOP	
L__SingleAxisStep262:
; dir end address is: 16 (R4)
0x9D0028F4	0x0B400A30  J	L_SingleAxisStep42
0x9D0028F8	0x70000000  NOP	
L_SingleAxisStep38:
;Stepper.c, 284 :: 		STPS[axis_No].step_count = 0;
0x9D0028FC	0x7C1A1E20  SEH	R3, R26
0x9D002900	0x34020044  ORI	R2, R0, 68
0x9D002904	0x00430019  MULTU	R2, R3
0x9D002908	0x00001812  MFLO	R3
0x9D00290C	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D002910	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D002914	0x00431021  ADDU	R2, R2, R3
0x9D002918	0x24420020  ADDIU	R2, R2, 32
0x9D00291C	0xAC400000  SW	R0, 0(R2)
;Stepper.c, 285 :: 		Step_Cycle(axis_No);
0x9D002920	0x0F400A4E  JAL	_Step_Cycle+0
0x9D002924	0x7C1ACE20  SEH	R25, R26
;Stepper.c, 296 :: 		}
L_end_SingleAxisStep:
0x9D002928	0x8FB90004  LW	R25, 4(SP)
0x9D00292C	0x8FBF0000  LW	RA, 0(SP)
0x9D002930	0x03E00008  JR	RA
0x9D002934	0x27BD0010  ADDIU	SP, SP, 16
; end of _SingleAxisStep
_Step_Cycle:
;Stepper.c, 687 :: 		void Step_Cycle(int axis_No){
0x9D002938	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D00293C	0xAFBF0000  SW	RA, 0(SP)
;Stepper.c, 688 :: 		toggleOCx(axis_No);
0x9D002940	0x0F400811  JAL	_toggleOCx+0
0x9D002944	0x70000000  NOP	
;Stepper.c, 689 :: 		Pulse(axis_No);
0x9D002948	0x0F400689  JAL	_Pulse+0
0x9D00294C	0x70000000  NOP	
;Stepper.c, 690 :: 		}
L_end_Step_Cycle:
0x9D002950	0x8FBF0000  LW	RA, 0(SP)
0x9D002954	0x03E00008  JR	RA
0x9D002958	0x27BD0004  ADDIU	SP, SP, 4
; end of _Step_Cycle
_toggleOCx:
;Stepper.c, 734 :: 		void toggleOCx(int axis_No){
;Stepper.c, 735 :: 		switch(axis_No){
0x9D002044	0x0B40083F  J	L_toggleOCx192
0x9D002048	0x70000000  NOP	
;Stepper.c, 736 :: 		case 0: OC3R   = 0x5;
L_toggleOCx194:
0x9D00204C	0x34020005  ORI	R2, R0, 5
0x9D002050	0x3C1EBF84  LUI	R30, 49028
0x9D002054	0xAFC24410  SW	R2, 17424(R30)
;Stepper.c, 737 :: 		OC3RS  = STPS[X].step_delay & 0xFFFF;//0x234;
0x9D002058	0x8C22806C  LW	R2, Offset(_STPS+8)(GP)
0x9D00205C	0x3042FFFF  ANDI	R2, R2, 65535
0x9D002060	0x3C1EBF84  LUI	R30, 49028
0x9D002064	0xAFC24420  SW	R2, 17440(R30)
;Stepper.c, 738 :: 		TMR4   =  0xFFFF;
0x9D002068	0x3402FFFF  ORI	R2, R0, 65535
0x9D00206C	0x3C1EBF84  LUI	R30, 49028
0x9D002070	0xAFC20610  SW	R2, 1552(R30)
;Stepper.c, 739 :: 		OC3CON =  0x8004; //restart the output compare module
0x9D002074	0x34028004  ORI	R2, R0, 32772
0x9D002078	0x3C1EBF84  LUI	R30, 49028
;Stepper.c, 740 :: 		break;
0x9D00207C	0x0B40084C  J	L_toggleOCx193
0x9D002080	0xAFC24400  SW	R2, 17408(R30)
;Stepper.c, 741 :: 		case 1: OC5R   = 0x5;
L_toggleOCx195:
0x9D002084	0x34020005  ORI	R2, R0, 5
0x9D002088	0x3C1EBF84  LUI	R30, 49028
0x9D00208C	0xAFC24810  SW	R2, 18448(R30)
;Stepper.c, 742 :: 		OC5RS  = STPS[Y].step_delay & 0xFFFF;
0x9D002090	0x8C2280B0  LW	R2, Offset(_STPS+76)(GP)
0x9D002094	0x3042FFFF  ANDI	R2, R2, 65535
0x9D002098	0x3C1EBF84  LUI	R30, 49028
0x9D00209C	0xAFC24820  SW	R2, 18464(R30)
;Stepper.c, 743 :: 		TMR2   =  0xFFFF;
0x9D0020A0	0x3402FFFF  ORI	R2, R0, 65535
0x9D0020A4	0x3C1EBF84  LUI	R30, 49028
0x9D0020A8	0xAFC20210  SW	R2, 528(R30)
;Stepper.c, 744 :: 		OC5CON =  0x8004; //restart the output compare module
0x9D0020AC	0x34028004  ORI	R2, R0, 32772
0x9D0020B0	0x3C1EBF84  LUI	R30, 49028
;Stepper.c, 745 :: 		break;
0x9D0020B4	0x0B40084C  J	L_toggleOCx193
0x9D0020B8	0xAFC24800  SW	R2, 18432(R30)
;Stepper.c, 746 :: 		case 2: OC8R   = 0x5;
L_toggleOCx196:
0x9D0020BC	0x34020005  ORI	R2, R0, 5
0x9D0020C0	0x3C1EBF84  LUI	R30, 49028
0x9D0020C4	0xAFC24E10  SW	R2, 19984(R30)
;Stepper.c, 747 :: 		OC8RS  = STPS[Z].step_delay & 0xFFFF;
0x9D0020C8	0x8C2280F4  LW	R2, Offset(_STPS+144)(GP)
0x9D0020CC	0x3042FFFF  ANDI	R2, R2, 65535
0x9D0020D0	0x3C1EBF84  LUI	R30, 49028
0x9D0020D4	0xAFC24E20  SW	R2, 20000(R30)
;Stepper.c, 748 :: 		TMR6   =  0xFFFF;
0x9D0020D8	0x3402FFFF  ORI	R2, R0, 65535
0x9D0020DC	0x3C1EBF84  LUI	R30, 49028
0x9D0020E0	0xAFC20A10  SW	R2, 2576(R30)
;Stepper.c, 749 :: 		OC8CON =  0x8004; //restart the output compare module
0x9D0020E4	0x34028004  ORI	R2, R0, 32772
0x9D0020E8	0x3C1EBF84  LUI	R30, 49028
;Stepper.c, 750 :: 		break;
0x9D0020EC	0x0B40084C  J	L_toggleOCx193
0x9D0020F0	0xAFC24E00  SW	R2, 19968(R30)
;Stepper.c, 751 :: 		default:
L_toggleOCx197:
;Stepper.c, 752 :: 		break;
0x9D0020F4	0x0B40084C  J	L_toggleOCx193
0x9D0020F8	0x70000000  NOP	
;Stepper.c, 753 :: 		}
L_toggleOCx192:
0x9D0020FC	0x7C191620  SEH	R2, R25
0x9D002100	0x1040FFD2  BEQ	R2, R0, L_toggleOCx194
0x9D002104	0x70000000  NOP	
L__toggleOCx368:
0x9D002108	0x7C191E20  SEH	R3, R25
0x9D00210C	0x34020001  ORI	R2, R0, 1
0x9D002110	0x1062FFDC  BEQ	R3, R2, L_toggleOCx195
0x9D002114	0x70000000  NOP	
L__toggleOCx370:
0x9D002118	0x7C191E20  SEH	R3, R25
0x9D00211C	0x34020002  ORI	R2, R0, 2
0x9D002120	0x1062FFE6  BEQ	R3, R2, L_toggleOCx196
0x9D002124	0x70000000  NOP	
L__toggleOCx372:
0x9D002128	0x0B40083D  J	L_toggleOCx197
0x9D00212C	0x70000000  NOP	
L_toggleOCx193:
;Stepper.c, 755 :: 		}
L_end_toggleOCx:
0x9D002130	0x03E00008  JR	RA
0x9D002134	0x70000000  NOP	
; end of _toggleOCx
_Pulse:
;Stepper.c, 564 :: 		int Pulse(int axis_No){
0x9D001A24	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D001A28	0xAFBF0000  SW	RA, 0(SP)
;Stepper.c, 566 :: 		if(!STPS[axis_No].PLS_Step_ ){
0x9D001A2C	0x7C191E20  SEH	R3, R25
0x9D001A30	0x34020044  ORI	R2, R0, 68
0x9D001A34	0x00430019  MULTU	R2, R3
0x9D001A38	0x00001812  MFLO	R3
0x9D001A3C	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001A40	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001A44	0x00431021  ADDU	R2, R2, R3
0x9D001A48	0x24420004  ADDIU	R2, R2, 4
0x9D001A4C	0x90420000  LBU	R2, 0(R2)
0x9D001A50	0x7C420040  EXT	R2, R2, 1, 1
0x9D001A54	0x1440000C  BNE	R2, R0, L_Pulse163
0x9D001A58	0x70000000  NOP	
L__Pulse336:
;Stepper.c, 567 :: 		STPS[axis_No].PLS_Step_   = 1;
0x9D001A5C	0x7C191E20  SEH	R3, R25
0x9D001A60	0x34020044  ORI	R2, R0, 68
0x9D001A64	0x00430019  MULTU	R2, R3
0x9D001A68	0x00001812  MFLO	R3
0x9D001A6C	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001A70	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001A74	0x00431021  ADDU	R2, R2, R3
0x9D001A78	0x24430004  ADDIU	R3, R2, 4
0x9D001A7C	0x90620000  LBU	R2, 0(R3)
0x9D001A80	0x34420002  ORI	R2, R2, 2
0x9D001A84	0xA0620000  SB	R2, 0(R3)
;Stepper.c, 568 :: 		}
L_Pulse163:
;Stepper.c, 570 :: 		switch(STPS[axis_No].run_state) {
0x9D001A88	0x7C191E20  SEH	R3, R25
0x9D001A8C	0x34020044  ORI	R2, R0, 68
0x9D001A90	0x00430019  MULTU	R2, R3
0x9D001A94	0x00001812  MFLO	R3
0x9D001A98	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001A9C	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001AA0	0x00431021  ADDU	R2, R2, R3
0x9D001AA4	0x24420005  ADDIU	R2, R2, 5
0x9D001AA8	0x0B400774  J	L_Pulse164
0x9D001AAC	0xAFA20004  SW	R2, 4(SP)
;Stepper.c, 571 :: 		case STOP:
L_Pulse166:
;Stepper.c, 572 :: 		LATE7_bit = 0;
0x9D001AB0	0x34020080  ORI	R2, R0, 0x0080
0x9D001AB4	0x3C1EBF86  LUI	R30, 49030
0x9D001AB8	0xA3C20434  SB	R2, 1076(R30)
;Stepper.c, 573 :: 		T8IE_bit         = 0;
0x9D001ABC	0x34020010  ORI	R2, R0, 0x0010
0x9D001AC0	0x3C1EBF81  LUI	R30, 49025
0x9D001AC4	0xA3C200D4  SB	R2, 212(R30)
;Stepper.c, 574 :: 		SV.Tog = 1;
0x9D001AC8	0x34020001  ORI	R2, R0, 1
;Stepper.c, 575 :: 		break;
0x9D001ACC	0x0B40078A  J	L_Pulse165
0x9D001AD0	0xA422802A  SH	R2, Offset(_SV+2)(GP)
;Stepper.c, 577 :: 		case ACCEL:
L_Pulse167:
;Stepper.c, 578 :: 		AccDec(axis_No);
0x9D001AD4	0x0F4005C9  JAL	_AccDec+0
0x9D001AD8	0x70000000  NOP	
;Stepper.c, 583 :: 		if(STPS[axis_No].step_delay <= STPS[axis_No].min_delay){
0x9D001ADC	0x7C191E20  SEH	R3, R25
0x9D001AE0	0x34020044  ORI	R2, R0, 68
0x9D001AE4	0x00430019  MULTU	R2, R3
0x9D001AE8	0x00001812  MFLO	R3
0x9D001AEC	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001AF0	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001AF4	0x00432021  ADDU	R4, R2, R3
0x9D001AF8	0x24820008  ADDIU	R2, R4, 8
0x9D001AFC	0x8C430000  LW	R3, 0(R2)
0x9D001B00	0x24820014  ADDIU	R2, R4, 20
0x9D001B04	0x8C420000  LW	R2, 0(R2)
0x9D001B08	0x0043102A  SLT	R2, R2, R3
0x9D001B0C	0x14400016  BNE	R2, R0, L_Pulse168
0x9D001B10	0x70000000  NOP	
L__Pulse337:
;Stepper.c, 585 :: 		STPS[axis_No].step_delay = STPS[axis_No].min_delay;
0x9D001B14	0x7C191E20  SEH	R3, R25
0x9D001B18	0x34020044  ORI	R2, R0, 68
0x9D001B1C	0x00430019  MULTU	R2, R3
0x9D001B20	0x00001812  MFLO	R3
0x9D001B24	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001B28	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001B2C	0x00431021  ADDU	R2, R2, R3
0x9D001B30	0x24430008  ADDIU	R3, R2, 8
0x9D001B34	0x24420014  ADDIU	R2, R2, 20
0x9D001B38	0x8C420000  LW	R2, 0(R2)
0x9D001B3C	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 586 :: 		STPS[axis_No].run_state  = RUN;
0x9D001B40	0x7C191E20  SEH	R3, R25
0x9D001B44	0x34020044  ORI	R2, R0, 68
0x9D001B48	0x00430019  MULTU	R2, R3
0x9D001B4C	0x00001812  MFLO	R3
0x9D001B50	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001B54	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001B58	0x00431021  ADDU	R2, R2, R3
0x9D001B5C	0x24430005  ADDIU	R3, R2, 5
0x9D001B60	0x34020003  ORI	R2, R0, 3
0x9D001B64	0xA0620000  SB	R2, 0(R3)
;Stepper.c, 587 :: 		}
L_Pulse168:
;Stepper.c, 588 :: 		if(STPS[axis_No].step_delay > STPS[axis_No].accel_lim){
0x9D001B68	0x7C191E20  SEH	R3, R25
0x9D001B6C	0x34020044  ORI	R2, R0, 68
0x9D001B70	0x00430019  MULTU	R2, R3
0x9D001B74	0x00001812  MFLO	R3
0x9D001B78	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001B7C	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001B80	0x00432021  ADDU	R4, R2, R3
0x9D001B84	0x24820008  ADDIU	R2, R4, 8
0x9D001B88	0x8C430000  LW	R3, 0(R2)
0x9D001B8C	0x24820030  ADDIU	R2, R4, 48
0x9D001B90	0x8C420000  LW	R2, 0(R2)
0x9D001B94	0x0043102A  SLT	R2, R2, R3
0x9D001B98	0x1040000B  BEQ	R2, R0, L_Pulse169
0x9D001B9C	0x70000000  NOP	
L__Pulse338:
;Stepper.c, 589 :: 		STPS[axis_No].run_state  = RUN;
0x9D001BA0	0x7C191E20  SEH	R3, R25
0x9D001BA4	0x34020044  ORI	R2, R0, 68
0x9D001BA8	0x00430019  MULTU	R2, R3
0x9D001BAC	0x00001812  MFLO	R3
0x9D001BB0	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001BB4	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001BB8	0x00431021  ADDU	R2, R2, R3
0x9D001BBC	0x24430005  ADDIU	R3, R2, 5
0x9D001BC0	0x34020003  ORI	R2, R0, 3
0x9D001BC4	0xA0620000  SB	R2, 0(R3)
;Stepper.c, 590 :: 		}
L_Pulse169:
;Stepper.c, 591 :: 		if(STPS[axis_No].step_count >= STPS[axis_No].decel_start) {
0x9D001BC8	0x7C191E20  SEH	R3, R25
0x9D001BCC	0x34020044  ORI	R2, R0, 68
0x9D001BD0	0x00430019  MULTU	R2, R3
0x9D001BD4	0x00001812  MFLO	R3
0x9D001BD8	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001BDC	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001BE0	0x00432021  ADDU	R4, R2, R3
0x9D001BE4	0x24820020  ADDIU	R2, R4, 32
0x9D001BE8	0x8C430000  LW	R3, 0(R2)
0x9D001BEC	0x2482000C  ADDIU	R2, R4, 12
0x9D001BF0	0x8C420000  LW	R2, 0(R2)
0x9D001BF4	0x0062102A  SLT	R2, R3, R2
0x9D001BF8	0x1440001F  BNE	R2, R0, L_Pulse170
0x9D001BFC	0x70000000  NOP	
L__Pulse339:
;Stepper.c, 592 :: 		STPS[axis_No].accel_count = STPS[axis_No].decel_val;
0x9D001C00	0x7C191E20  SEH	R3, R25
0x9D001C04	0x34020044  ORI	R2, R0, 68
0x9D001C08	0x00430019  MULTU	R2, R3
0x9D001C0C	0x00001812  MFLO	R3
0x9D001C10	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001C14	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001C18	0x00431021  ADDU	R2, R2, R3
0x9D001C1C	0x24430018  ADDIU	R3, R2, 24
0x9D001C20	0x24420010  ADDIU	R2, R2, 16
0x9D001C24	0x8C420000  LW	R2, 0(R2)
0x9D001C28	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 593 :: 		STPS[axis_No].rest        = 0;
0x9D001C2C	0x7C191E20  SEH	R3, R25
0x9D001C30	0x34020044  ORI	R2, R0, 68
0x9D001C34	0x00430019  MULTU	R2, R3
0x9D001C38	0x00001812  MFLO	R3
0x9D001C3C	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001C40	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001C44	0x00431021  ADDU	R2, R2, R3
0x9D001C48	0x24420038  ADDIU	R2, R2, 56
0x9D001C4C	0xAC400000  SW	R0, 0(R2)
;Stepper.c, 594 :: 		STPS[axis_No].run_state   = DECEL;
0x9D001C50	0x7C191E20  SEH	R3, R25
0x9D001C54	0x34020044  ORI	R2, R0, 68
0x9D001C58	0x00430019  MULTU	R2, R3
0x9D001C5C	0x00001812  MFLO	R3
0x9D001C60	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001C64	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001C68	0x00431021  ADDU	R2, R2, R3
0x9D001C6C	0x24430005  ADDIU	R3, R2, 5
0x9D001C70	0x34020002  ORI	R2, R0, 2
0x9D001C74	0xA0620000  SB	R2, 0(R3)
;Stepper.c, 595 :: 		}
L_Pulse170:
;Stepper.c, 596 :: 		break;
0x9D001C78	0x0B40078A  J	L_Pulse165
0x9D001C7C	0x70000000  NOP	
;Stepper.c, 598 :: 		case RUN:
L_Pulse171:
;Stepper.c, 599 :: 		STPS[axis_No].step_delay = STPS[axis_No].min_delay;
0x9D001C80	0x7C191E20  SEH	R3, R25
0x9D001C84	0x34020044  ORI	R2, R0, 68
0x9D001C88	0x00430019  MULTU	R2, R3
0x9D001C8C	0x00001812  MFLO	R3
0x9D001C90	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001C94	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001C98	0x00431021  ADDU	R2, R2, R3
0x9D001C9C	0x24430008  ADDIU	R3, R2, 8
0x9D001CA0	0x24420014  ADDIU	R2, R2, 20
0x9D001CA4	0x8C420000  LW	R2, 0(R2)
0x9D001CA8	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 601 :: 		if(STPS[axis_No].step_count >= STPS[axis_No].decel_start) {
0x9D001CAC	0x7C191E20  SEH	R3, R25
0x9D001CB0	0x34020044  ORI	R2, R0, 68
0x9D001CB4	0x00430019  MULTU	R2, R3
0x9D001CB8	0x00001812  MFLO	R3
0x9D001CBC	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001CC0	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001CC4	0x00432021  ADDU	R4, R2, R3
0x9D001CC8	0x24820020  ADDIU	R2, R4, 32
0x9D001CCC	0x8C430000  LW	R3, 0(R2)
0x9D001CD0	0x2482000C  ADDIU	R2, R4, 12
0x9D001CD4	0x8C420000  LW	R2, 0(R2)
0x9D001CD8	0x0062102A  SLT	R2, R3, R2
0x9D001CDC	0x1440001F  BNE	R2, R0, L_Pulse172
0x9D001CE0	0x70000000  NOP	
L__Pulse340:
;Stepper.c, 602 :: 		STPS[axis_No].accel_count = STPS[axis_No].decel_val;
0x9D001CE4	0x7C191E20  SEH	R3, R25
0x9D001CE8	0x34020044  ORI	R2, R0, 68
0x9D001CEC	0x00430019  MULTU	R2, R3
0x9D001CF0	0x00001812  MFLO	R3
0x9D001CF4	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001CF8	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001CFC	0x00431021  ADDU	R2, R2, R3
0x9D001D00	0x24430018  ADDIU	R3, R2, 24
0x9D001D04	0x24420010  ADDIU	R2, R2, 16
0x9D001D08	0x8C420000  LW	R2, 0(R2)
0x9D001D0C	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 603 :: 		STPS[axis_No].rest        = 0;
0x9D001D10	0x7C191E20  SEH	R3, R25
0x9D001D14	0x34020044  ORI	R2, R0, 68
0x9D001D18	0x00430019  MULTU	R2, R3
0x9D001D1C	0x00001812  MFLO	R3
0x9D001D20	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001D24	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001D28	0x00431021  ADDU	R2, R2, R3
0x9D001D2C	0x24420038  ADDIU	R2, R2, 56
0x9D001D30	0xAC400000  SW	R0, 0(R2)
;Stepper.c, 605 :: 		STPS[axis_No].run_state   =  DECEL;
0x9D001D34	0x7C191E20  SEH	R3, R25
0x9D001D38	0x34020044  ORI	R2, R0, 68
0x9D001D3C	0x00430019  MULTU	R2, R3
0x9D001D40	0x00001812  MFLO	R3
0x9D001D44	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001D48	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001D4C	0x00431021  ADDU	R2, R2, R3
0x9D001D50	0x24430005  ADDIU	R3, R2, 5
0x9D001D54	0x34020002  ORI	R2, R0, 2
0x9D001D58	0xA0620000  SB	R2, 0(R3)
;Stepper.c, 606 :: 		}
L_Pulse172:
;Stepper.c, 607 :: 		break;
0x9D001D5C	0x0B40078A  J	L_Pulse165
0x9D001D60	0x70000000  NOP	
;Stepper.c, 609 :: 		case DECEL:
L_Pulse173:
;Stepper.c, 612 :: 		AccDec(axis_No);
0x9D001D64	0x0F4005C9  JAL	_AccDec+0
0x9D001D68	0x70000000  NOP	
;Stepper.c, 613 :: 		if(STPS[axis_No].accel_count >= -2 ){
0x9D001D6C	0x7C191E20  SEH	R3, R25
0x9D001D70	0x34020044  ORI	R2, R0, 68
0x9D001D74	0x00430019  MULTU	R2, R3
0x9D001D78	0x00001812  MFLO	R3
0x9D001D7C	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001D80	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001D84	0x00431021  ADDU	R2, R2, R3
0x9D001D88	0x24420018  ADDIU	R2, R2, 24
0x9D001D8C	0x8C420000  LW	R2, 0(R2)
0x9D001D90	0x2842FFFE  SLTI	R2, R2, -2
0x9D001D94	0x1440000A  BNE	R2, R0, L_Pulse174
0x9D001D98	0x70000000  NOP	
L__Pulse341:
;Stepper.c, 614 :: 		STPS[axis_No].run_state = STOP;
0x9D001D9C	0x7C191E20  SEH	R3, R25
0x9D001DA0	0x34020044  ORI	R2, R0, 68
0x9D001DA4	0x00430019  MULTU	R2, R3
0x9D001DA8	0x00001812  MFLO	R3
0x9D001DAC	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001DB0	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001DB4	0x00431021  ADDU	R2, R2, R3
0x9D001DB8	0x24420005  ADDIU	R2, R2, 5
0x9D001DBC	0xA0400000  SB	R0, 0(R2)
;Stepper.c, 615 :: 		}
L_Pulse174:
;Stepper.c, 616 :: 		break;
0x9D001DC0	0x0B40078A  J	L_Pulse165
0x9D001DC4	0x70000000  NOP	
;Stepper.c, 617 :: 		default:break;
L_Pulse175:
0x9D001DC8	0x0B40078A  J	L_Pulse165
0x9D001DCC	0x70000000  NOP	
;Stepper.c, 618 :: 		}
L_Pulse164:
0x9D001DD0	0x8FA40004  LW	R4, 4(SP)
0x9D001DD4	0x90820000  LBU	R2, 0(R4)
0x9D001DD8	0x304200FF  ANDI	R2, R2, 255
0x9D001DDC	0x1040FF34  BEQ	R2, R0, L_Pulse166
0x9D001DE0	0x70000000  NOP	
L__Pulse343:
0x9D001DE4	0x90820000  LBU	R2, 0(R4)
0x9D001DE8	0x304300FF  ANDI	R3, R2, 255
0x9D001DEC	0x34020001  ORI	R2, R0, 1
0x9D001DF0	0x1062FF38  BEQ	R3, R2, L_Pulse167
0x9D001DF4	0x70000000  NOP	
L__Pulse345:
0x9D001DF8	0x90820000  LBU	R2, 0(R4)
0x9D001DFC	0x304300FF  ANDI	R3, R2, 255
0x9D001E00	0x34020003  ORI	R2, R0, 3
0x9D001E04	0x1062FF9E  BEQ	R3, R2, L_Pulse171
0x9D001E08	0x70000000  NOP	
L__Pulse347:
0x9D001E0C	0x90820000  LBU	R2, 0(R4)
0x9D001E10	0x304300FF  ANDI	R3, R2, 255
0x9D001E14	0x34020002  ORI	R2, R0, 2
0x9D001E18	0x1062FFD2  BEQ	R3, R2, L_Pulse173
0x9D001E1C	0x70000000  NOP	
L__Pulse349:
0x9D001E20	0x0B400772  J	L_Pulse175
0x9D001E24	0x70000000  NOP	
L_Pulse165:
;Stepper.c, 619 :: 		return axis_No;
0x9D001E28	0x7C191620  SEH	R2, R25
;Stepper.c, 620 :: 		}
L_end_Pulse:
0x9D001E2C	0x8FBF0000  LW	RA, 0(SP)
0x9D001E30	0x03E00008  JR	RA
0x9D001E34	0x27BD0008  ADDIU	SP, SP, 8
; end of _Pulse
_AccDec:
;Stepper.c, 622 :: 		void AccDec(int axis_No){
;Stepper.c, 623 :: 		STPS[axis_No].accel_count++;
0x9D001724	0x7C191E20  SEH	R3, R25
0x9D001728	0x34020044  ORI	R2, R0, 68
0x9D00172C	0x00430019  MULTU	R2, R3
0x9D001730	0x00001812  MFLO	R3
0x9D001734	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001738	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D00173C	0x00431021  ADDU	R2, R2, R3
0x9D001740	0x24430018  ADDIU	R3, R2, 24
0x9D001744	0x8C620000  LW	R2, 0(R3)
0x9D001748	0x24420001  ADDIU	R2, R2, 1
0x9D00174C	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 624 :: 		STPS[axis_No].new_step_delay = STPS[axis_No].step_delay - (( STPS[axis_No].step_delay << 1) + STPS[axis_No].rest)/((STPS[axis_No].accel_count << 2) + 1);
0x9D001750	0x7C191E20  SEH	R3, R25
0x9D001754	0x34020044  ORI	R2, R0, 68
0x9D001758	0x00430019  MULTU	R2, R3
0x9D00175C	0x00001812  MFLO	R3
0x9D001760	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D001764	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001768	0x00433021  ADDU	R6, R2, R3
0x9D00176C	0x24C50028  ADDIU	R5, R6, 40
0x9D001770	0x24C20008  ADDIU	R2, R6, 8
0x9D001774	0x8C440000  LW	R4, 0(R2)
0x9D001778	0x00041840  SLL	R3, R4, 1
0x9D00177C	0x24C20038  ADDIU	R2, R6, 56
0x9D001780	0x8C420000  LW	R2, 0(R2)
0x9D001784	0x00621821  ADDU	R3, R3, R2
0x9D001788	0x24C20018  ADDIU	R2, R6, 24
0x9D00178C	0x8C420000  LW	R2, 0(R2)
0x9D001790	0x00021080  SLL	R2, R2, 2
0x9D001794	0x24420001  ADDIU	R2, R2, 1
0x9D001798	0x0062001A  DIV	R3, R2
0x9D00179C	0x00001012  MFLO	R2
0x9D0017A0	0x00821023  SUBU	R2, R4, R2
0x9D0017A4	0xACA20000  SW	R2, 0(R5)
;Stepper.c, 625 :: 		STPS[axis_No].rest = ((STPS[axis_No].step_delay << 1)+STPS[axis_No].rest)%((STPS[axis_No].accel_count << 2 ) + 1);
0x9D0017A8	0x7C191E20  SEH	R3, R25
0x9D0017AC	0x34020044  ORI	R2, R0, 68
0x9D0017B0	0x00430019  MULTU	R2, R3
0x9D0017B4	0x00001812  MFLO	R3
0x9D0017B8	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D0017BC	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D0017C0	0x00432821  ADDU	R5, R2, R3
0x9D0017C4	0x24A40038  ADDIU	R4, R5, 56
0x9D0017C8	0x24A20008  ADDIU	R2, R5, 8
0x9D0017CC	0x8C420000  LW	R2, 0(R2)
0x9D0017D0	0x00021840  SLL	R3, R2, 1
0x9D0017D4	0x8C820000  LW	R2, 0(R4)
0x9D0017D8	0x00621821  ADDU	R3, R3, R2
0x9D0017DC	0x24A20018  ADDIU	R2, R5, 24
0x9D0017E0	0x8C420000  LW	R2, 0(R2)
0x9D0017E4	0x00021080  SLL	R2, R2, 2
0x9D0017E8	0x24420001  ADDIU	R2, R2, 1
0x9D0017EC	0x0062001A  DIV	R3, R2
0x9D0017F0	0x00001010  MFHI	R2
0x9D0017F4	0xAC820000  SW	R2, 0(R4)
;Stepper.c, 626 :: 		STPS[axis_No].step_delay = STPS[axis_No].new_step_delay;
0x9D0017F8	0x7C191E20  SEH	R3, R25
0x9D0017FC	0x34020044  ORI	R2, R0, 68
0x9D001800	0x00430019  MULTU	R2, R3
0x9D001804	0x00001812  MFLO	R3
0x9D001808	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D00180C	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D001810	0x00431021  ADDU	R2, R2, R3
0x9D001814	0x24430008  ADDIU	R3, R2, 8
0x9D001818	0x24420028  ADDIU	R2, R2, 40
0x9D00181C	0x8C420000  LW	R2, 0(R2)
0x9D001820	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 628 :: 		}
L_end_AccDec:
0x9D001824	0x03E00008  JR	RA
0x9D001828	0x70000000  NOP	
; end of _AccDec
___BootStartUp:
;__Lib_System_MZ_EF.c, 93 :: 		
0xBFC00000	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System_MZ_EF.c, 95 :: 		
0xBFC00004	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 96 :: 		
0xBFC00008	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 97 :: 		
0xBFC0000C	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 98 :: 		
0xBFC00010	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 99 :: 		
0xBFC00014	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 100 :: 		
0xBFC00018	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 101 :: 		
0xBFC0001C	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 102 :: 		
0xBFC00020	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 103 :: 		
0xBFC00024	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 104 :: 		
0xBFC00028	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 105 :: 		
0xBFC0002C	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 106 :: 		
0xBFC00030	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 107 :: 		
0xBFC00034	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 108 :: 		
0xBFC00038	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 109 :: 		
0xBFC0003C	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 110 :: 		
0xBFC00040	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 111 :: 		
0xBFC00044	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 112 :: 		
0xBFC00048	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 113 :: 		
0xBFC0004C	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 114 :: 		
0xBFC00050	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 118 :: 		
0xBFC00054	0x3C1DA007  LUI	SP, 40967
0xBFC00058	0x37BDFFFC  ORI	SP, SP, 65532
;__Lib_System_MZ_EF.c, 119 :: 		
0xBFC0005C	0x3C01A000  LUI	GP, 40960
0xBFC00060	0x34218000  ORI	GP, GP, 32768
;__Lib_System_MZ_EF.c, 123 :: 		
0xBFC00064	0x401E6002  MFC0	R30, 12, 2
;__Lib_System_MZ_EF.c, 124 :: 		
0xBFC00068	0x03C0E020  ADD	R28, R30, R0
;__Lib_System_MZ_EF.c, 125 :: 		
0xBFC0006C	0x241B0007  ADDIU	R27, R0, 7
;__Lib_System_MZ_EF.c, 127 :: 		
__me_lab_set_srs:
;__Lib_System_MZ_EF.c, 128 :: 		
0xBFC00070	0x7F7E4984  INS	R30, R27, 6, 4
;__Lib_System_MZ_EF.c, 129 :: 		
0xBFC00074	0x409E6002  MTC0	R30, 12, 2
;__Lib_System_MZ_EF.c, 130 :: 		
0xBFC00078	0x000000C0  EHB	
;__Lib_System_MZ_EF.c, 131 :: 		
0xBFC0007C	0x41C10800  WRPGPR	GP, GP
;__Lib_System_MZ_EF.c, 132 :: 		
0xBFC00080	0x277BFFFF  ADDIU	R27, R27, -1
;__Lib_System_MZ_EF.c, 133 :: 		
0xBFC00084	0x1760FFFA  BNE	R27, R0, __me_lab_set_srs
;__Lib_System_MZ_EF.c, 134 :: 		
0xBFC00088	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 136 :: 		
0xBFC0008C	0x409C6002  MTC0	R28, 12, 2
;__Lib_System_MZ_EF.c, 137 :: 		
0xBFC00090	0x000000C0  EHB	
;__Lib_System_MZ_EF.c, 138 :: 		
0xBFC00094	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 142 :: 		
0xBFC00098	0x401B6000  MFC0	R27, 12, 0
;__Lib_System_MZ_EF.c, 143 :: 		
0xBFC0009C	0x241EFFFE  ADDIU	R30, R0, -2
;__Lib_System_MZ_EF.c, 144 :: 		
0xBFC000A0	0x03DBF024  AND	R30, R30, R27
;__Lib_System_MZ_EF.c, 145 :: 		
0xBFC000A4	0x37DE0004  ORI	R30, R30, 4
;__Lib_System_MZ_EF.c, 146 :: 		
0xBFC000A8	0x409E6000  MTC0	R30, 12, 0
;__Lib_System_MZ_EF.c, 147 :: 		
0xBFC000AC	0x000000C0  EHB	
;__Lib_System_MZ_EF.c, 149 :: 		
0xBFC000B0	0x4080D000  MTC0	R0, 26, 0
;__Lib_System_MZ_EF.c, 150 :: 		
0xBFC000B4	0x4080E000  MTC0	R0, 28, 0
;__Lib_System_MZ_EF.c, 151 :: 		
0xBFC000B8	0x000000C0  EHB	
;__Lib_System_MZ_EF.c, 153 :: 		
0xBFC000BC	0x3C1E9D00  LUI	R30, 40192
;__Lib_System_MZ_EF.c, 154 :: 		
0xBFC000C0	0x37DC4000  ORI	R28, R30, 16384
;__Lib_System_MZ_EF.c, 155 :: 		
__me_lab_i_cache_set:
;__Lib_System_MZ_EF.c, 156 :: 		
0xBFC000C4	0x27DE0010  ADDIU	R30, R30, 16
;__Lib_System_MZ_EF.c, 157 :: 		
0xBFC000C8	0x17DCFFFE  BNE	R30, R28, __me_lab_i_cache_set
;__Lib_System_MZ_EF.c, 158 :: 		
0xBFC000CC	0xBFC8FFFC  CACHE	8, -4(R30)
;__Lib_System_MZ_EF.c, 160 :: 		
0xBFC000D0	0x3C1E8000  LUI	R30, 32768
;__Lib_System_MZ_EF.c, 161 :: 		
0xBFC000D4	0x37DC1000  ORI	R28, R30, 4096
;__Lib_System_MZ_EF.c, 162 :: 		
__me_lab_d_cache_set:
;__Lib_System_MZ_EF.c, 163 :: 		
0xBFC000D8	0x27DE0010  ADDIU	R30, R30, 16
;__Lib_System_MZ_EF.c, 164 :: 		
0xBFC000DC	0x17DCFFFE  BNE	R30, R28, __me_lab_d_cache_set
;__Lib_System_MZ_EF.c, 165 :: 		
0xBFC000E0	0xBFC9FFFC  CACHE	9, -4(R30)
;__Lib_System_MZ_EF.c, 167 :: 		
0xBFC000E4	0x0000000F  SYNC	0
;__Lib_System_MZ_EF.c, 169 :: 		
0xBFC000E8	0x409B6000  MTC0	R27, 12, 0
;__Lib_System_MZ_EF.c, 170 :: 		
0xBFC000EC	0x000000C0  EHB	
;__Lib_System_MZ_EF.c, 171 :: 		
0xBFC000F0	0x401E8000  MFC0	R30, 16, 0
;__Lib_System_MZ_EF.c, 172 :: 		
0xBFC000F4	0x37DE0007  ORI	R30, R30, 7
;__Lib_System_MZ_EF.c, 173 :: 		
0xBFC000F8	0x3BDE0007  XORI	R30, R30, 7
;__Lib_System_MZ_EF.c, 174 :: 		
0xBFC000FC	0x37DE0003  ORI	R30, R30, 3
;__Lib_System_MZ_EF.c, 175 :: 		
0xBFC00100	0x409E8000  MTC0	R30, 16, 0
;__Lib_System_MZ_EF.c, 176 :: 		
0xBFC00104	0x000000C0  EHB	
;__Lib_System_MZ_EF.c, 179 :: 		
0xBFC00108	0x40804800  MTC0	R0, 9, 0
;__Lib_System_MZ_EF.c, 180 :: 		
0xBFC0010C	0x241EFFFF  ADDIU	R30, R0, -1
;__Lib_System_MZ_EF.c, 181 :: 		
0xBFC00110	0x409E5800  MTC0	R30, 11, 0
;__Lib_System_MZ_EF.c, 182 :: 		
0xBFC00114	0x3C1C0080  LUI	R28, 128
;__Lib_System_MZ_EF.c, 183 :: 		
0xBFC00118	0x409C6800  MTC0	R28, 13, 0
;__Lib_System_MZ_EF.c, 184 :: 		
0xBFC0011C	0x401B8000  MFC0	R27, 16, 0
;__Lib_System_MZ_EF.c, 185 :: 		
0xBFC00120	0x7F7C0580  EXT	R28, R27, 22, 1
;__Lib_System_MZ_EF.c, 186 :: 		
0xBFC00124	0x001CE440  SLL	R28, R28, 17
;__Lib_System_MZ_EF.c, 187 :: 		
0xBFC00128	0x401B6000  MFC0	R27, 12, 0
;__Lib_System_MZ_EF.c, 188 :: 		
0xBFC0012C	0x3C1A0058  LUI	R26, 88
;__Lib_System_MZ_EF.c, 189 :: 		
0xBFC00130	0x037AD824  AND	R27, R27, R26
;__Lib_System_MZ_EF.c, 190 :: 		
0xBFC00134	0x3C1E0100  LUI	R30, 256
;__Lib_System_MZ_EF.c, 191 :: 		
0xBFC00138	0x03DBD825  OR	R27, R30, R27
;__Lib_System_MZ_EF.c, 192 :: 		
0xBFC0013C	0x039BD825  OR	R27, R28, R27
;__Lib_System_MZ_EF.c, 193 :: 		
0xBFC00140	0x409B6000  MTC0	R27, 12, 0
;__Lib_System_MZ_EF.c, 194 :: 		
0xBFC00144	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 195 :: 		
0xBFC00148	0x401B6000  MFC0	R27, 12, 0
;__Lib_System_MZ_EF.c, 196 :: 		
0xBFC0014C	0x3C1AFFBF  LUI	R26, 65471
;__Lib_System_MZ_EF.c, 197 :: 		
0xBFC00150	0x375AFFFF  ORI	R26, R26, 65535
;__Lib_System_MZ_EF.c, 198 :: 		
0xBFC00154	0x037AD824  AND	R27, R27, R26
;__Lib_System_MZ_EF.c, 199 :: 		
0xBFC00158	0x409B6000  MTC0	R27, 12, 0
;__Lib_System_MZ_EF.c, 202 :: 		
0xBFC0015C	0x401E6000  MFC0	R30, 12, 0
;__Lib_System_MZ_EF.c, 203 :: 		
0xBFC00160	0x3C1B2500  LUI	R27, 9472
;__Lib_System_MZ_EF.c, 204 :: 		
0xBFC00164	0x03DBF025  OR	R30, R30, R27
;__Lib_System_MZ_EF.c, 205 :: 		
0xBFC00168	0x409E6000  MTC0	R30, 12, 0
;__Lib_System_MZ_EF.c, 210 :: 		
0xBFC0016C	0x445BF800  CFC1	R27, 31
;__Lib_System_MZ_EF.c, 211 :: 		
0xBFC00170	0x3C1EFFFF  LUI	R30, 65535
;__Lib_System_MZ_EF.c, 212 :: 		
0xBFC00174	0x37DEFFFC  ORI	R30, R30, 65532
;__Lib_System_MZ_EF.c, 213 :: 		
0xBFC00178	0x037ED824  AND	R27, R27, R30
;__Lib_System_MZ_EF.c, 214 :: 		
0xBFC0017C	0x377B0001  ORI	R27, R27, 1
;__Lib_System_MZ_EF.c, 215 :: 		
0xBFC00180	0x44DBF800  CTC1	R27, 31
;__Lib_System_MZ_EF.c, 216 :: 		
0xBFC00184	0x445EF800  CFC1	R30, 31
;__Lib_System_MZ_EF.c, 218 :: 		
0xBFC00188	0x3C029FC0  LUI	R2, 40896
0xBFC0018C	0x34421000  ORI	R2, R2, 4096
0xBFC00190	0x0040F00A  MOVZ	R30, R2, R0
0xBFC00194	0x409E7801  MTC0	R30, 15, 1
;__Lib_System_MZ_EF.c, 219 :: 		
0xBFC00198	0x34020020  ORI	R2, R0, 32
0xBFC0019C	0x0040F00A  MOVZ	R30, R2, R0
0xBFC001A0	0x409E6001  MTC0	R30, 12, 1
;__Lib_System_MZ_EF.c, 224 :: 		
0xBFC001A4	0x341E00D6  ORI	R30, R0, 214
;__Lib_System_MZ_EF.c, 225 :: 		
0xBFC001A8	0x3C1CBF81  LUI	R28, hi_addr(OFF000+0)
;__Lib_System_MZ_EF.c, 226 :: 		
0xBFC001AC	0x379C0540  ORI	R28, R28, lo_addr(OFF000+0)
;__Lib_System_MZ_EF.c, 227 :: 		
0xBFC001B0	0x3C1A9D00  LUI	R26, hi_addr(___OFFx_VALS+0)
;__Lib_System_MZ_EF.c, 228 :: 		
0xBFC001B4	0x375A3FEC  ORI	R26, R26, lo_addr(___OFFx_VALS+0)
;__Lib_System_MZ_EF.c, 229 :: 		
__me_lab_set_offx:
;__Lib_System_MZ_EF.c, 230 :: 		
0xBFC001B8	0x8F5B0000  LW	R27, 0(R26)
;__Lib_System_MZ_EF.c, 231 :: 		
0xBFC001BC	0xAF9B0000  SW	R27, 0(R28)
;__Lib_System_MZ_EF.c, 232 :: 		
0xBFC001C0	0x275A0004  ADDIU	R26, R26, 4
;__Lib_System_MZ_EF.c, 233 :: 		
0xBFC001C4	0x279C0004  ADDIU	R28, R28, 4
;__Lib_System_MZ_EF.c, 234 :: 		
0xBFC001C8	0x17C0FFFB  BNE	R30, R0, __me_lab_set_offx
;__Lib_System_MZ_EF.c, 235 :: 		
0xBFC001CC	0x27DEFFFF  ADDIU	R30, R30, -1
;__Lib_System_MZ_EF.c, 238 :: 		
0xBFC001D0	0x34021000  ORI	R2, R0, 4096
0xBFC001D4	0x3C1EBF81  LUI	R30, 49025
0xBFC001D8	0xAFC20000  SW	R2, 0(R30)
;__Lib_System_MZ_EF.c, 239 :: 		
0xBFC001DC	0x3C027654  LUI	R2, 30292
0xBFC001E0	0x34423210  ORI	R2, R2, 12816
0xBFC001E4	0x3C1EBF81  LUI	R30, 49025
0xBFC001E8	0xAFC20010  SW	R2, 16(R30)
;__Lib_System_MZ_EF.c, 242 :: 		
0xBFC001EC	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 243 :: 		
0xBFC001F0	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 244 :: 		
0xBFC001F4	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 245 :: 		
0xBFC001F8	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 246 :: 		
0xBFC001FC	0x34020032  ORI	R2, R0, 50
0xBFC00200	0x3C1EBF8E  LUI	R30, 49038
0xBFC00204	0xAFC20000  SW	R2, 0(R30)
;__Lib_System_MZ_EF.c, 247 :: 		
0xBFC00208	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 248 :: 		
0xBFC0020C	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 249 :: 		
0xBFC00210	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 250 :: 		
0xBFC00214	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 254 :: 		
0xBFC00218	0x3C1E9D00  LUI	R30, hi_addr(_main+0)
;__Lib_System_MZ_EF.c, 255 :: 		
0xBFC0021C	0x37DE36F4  ORI	R30, R30, lo_addr(_main+0)
;__Lib_System_MZ_EF.c, 257 :: 		
0xBFC00220	0x03C00008  JR	R30
;__Lib_System_MZ_EF.c, 258 :: 		
0xBFC00224	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 260 :: 		
L_end___BootStartUp:
0xBFC00228	0x03E00008  JR	RA
0xBFC0022C	0x27BD0004  ADDIU	SP, SP, 4
; end of ___BootStartUp
___BootGenExcept:
;__Lib_System_MZ_EF.c, 56 :: 		
0x9D003BF8	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System_MZ_EF.c, 57 :: 		
L___BootGenExcept6:
;__Lib_System_MZ_EF.c, 58 :: 		
0x9D003BFC	0x0B400EFF  J	L___BootGenExcept6
0x9D003C00	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 59 :: 		
L_end___BootGenExcept:
0x9D003C04	0x27BD0004  ADDIU	SP, SP, 4
0x9D003C08	0x42000018  ERET	
0x9D003C0C	0x70000000  NOP	
; end of ___BootGenExcept
___GenExcept:
;__Lib_System_MZ_EF.c, 61 :: 		
0x9D003C10	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System_MZ_EF.c, 62 :: 		
L___GenExcept8:
;__Lib_System_MZ_EF.c, 63 :: 		
0x9D003C14	0x0B400F05  J	L___GenExcept8
0x9D003C18	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 64 :: 		
L_end___GenExcept:
0x9D003C1C	0x27BD0004  ADDIU	SP, SP, 4
0x9D003C20	0x42000018  ERET	
0x9D003C24	0x70000000  NOP	
; end of ___GenExcept
___CacheErrorExcept:
;__Lib_System_MZ_EF.c, 66 :: 		
0x9D003AC0	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System_MZ_EF.c, 67 :: 		
L___CacheErrorExcept10:
;__Lib_System_MZ_EF.c, 68 :: 		
0x9D003AC4	0x0B400EB1  J	L___CacheErrorExcept10
0x9D003AC8	0x70000000  NOP	
;__Lib_System_MZ_EF.c, 69 :: 		
L_end___CacheErrorExcept:
0x9D003ACC	0x27BD0004  ADDIU	SP, SP, 4
0x9D003AD0	0x42000018  ERET	
0x9D003AD4	0x70000000  NOP	
; end of ___CacheErrorExcept
0x9D00436C	0x03E0C80A  MOVZ	R25, RA, R0
0x9D004370	0x3C17A000  LUI	R23, 40960
0x9D004374	0x36F72000  ORI	R23, R23, 8192
0x9D004378	0x3C16A000  LUI	R22, 40960
0x9D00437C	0x36D6200C  ORI	R22, R22, 8204
0x9D004380	0x3C189D00  LUI	R24, 40192
0x9D004384	0x3718435D  ORI	R24, R24, 17245
0x9D004388	0x0F400AC7  JAL	___CC2DW
0x9D00438C	0x70000000  NOP	
0x9D004390	0x3C17A000  LUI	R23, 40960
0x9D004394	0x36F72200  ORI	R23, R23, 8704
0x9D004398	0x3C16A000  LUI	R22, 40960
0x9D00439C	0x36D6220C  ORI	R22, R22, 8716
0x9D0043A0	0x3C189D00  LUI	R24, 40192
0x9D0043A4	0x37184351  ORI	R24, R24, 17233
0x9D0043A8	0x0F400AC7  JAL	___CC2DW
0x9D0043AC	0x70000000  NOP	
0x9D0043B0	0x0320F80A  MOVZ	RA, R25, R0
0x9D0043B4	0x03E00008  JR	RA
0x9D0043B8	0x70000000  NOP	
0x9D004418	0x03E0C80A  MOVZ	R25, RA, R0
0x9D00441C	0x3C17A000  LUI	R23, 40960
0x9D004420	0x36F70000  ORI	R23, R23, 0
0x9D004424	0x3C16A000  LUI	R22, 40960
0x9D004428	0x36D6220C  ORI	R22, R22, 8716
0x9D00442C	0x0F400ABF  JAL	___FillZeros
0x9D004430	0x70000000  NOP	
0x9D004434	0x0320F80A  MOVZ	RA, R25, R0
0x9D004438	0x03E00008  JR	RA
0x9D00443C	0x70000000  NOP	
_StepX:
;Stepper.c, 694 :: 		void StepX() iv IVT_OUTPUT_COMPARE_3 ilevel 3 ics ICS_AUTO {
0x9D003AD8	0x415DE800  RDPGPR	SP, SP
0x9D003ADC	0x27BDFFD4  ADDIU	SP, SP, -44
0x9D003AE0	0xAFBE000C  SW	R30, 12(SP)
0x9D003AE4	0x401E6002  MFC0	R30, 12, 2
0x9D003AE8	0xAFBE0008  SW	R30, 8(SP)
0x9D003AEC	0x401E7000  MFC0	R30, 14, 0
0x9D003AF0	0xAFBE0004  SW	R30, 4(SP)
0x9D003AF4	0x401E6000  MFC0	R30, 12, 0
0x9D003AF8	0xAFBE0000  SW	R30, 0(SP)
0x9D003AFC	0x7C1E7844  INS	R30, R0, 1, 15
0x9D003B00	0x341E0C00  ORI	R30, R0, 3072
0x9D003B04	0x409E6000  MTC0	R30, 12, 0
0x9D003B08	0x8FBE0008  LW	R30, 8(SP)
0x9D003B0C	0x33DE000F  ANDI	R30, R30, 15
0x9D003B10	0x141E0006  BNE	R0, R30, 24
0x9D003B14	0x70000000  NOP	
0x9D003B18	0xAFA20010  SW	R2, 16(SP)
0x9D003B1C	0xAFA30014  SW	R3, 20(SP)
0x9D003B20	0xAFA40018  SW	R4, 24(SP)
0x9D003B24	0xAFA5001C  SW	R5, 28(SP)
0x9D003B28	0xAFA60020  SW	R6, 32(SP)
0x9D003B2C	0x0000F012  MFLO	R30
0x9D003B30	0xAFBE0024  SW	R30, 36(SP)
0x9D003B34	0x0000F010  MFHI	R30
0x9D003B38	0xAFBE0028  SW	R30, 40(SP)
0x9D003B3C	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D003B40	0xAFBF0000  SW	RA, 0(SP)
;Stepper.c, 697 :: 		STPS[X].step_count++;
0x9D003B44	0x8C228084  LW	R2, Offset(_STPS+32)(GP)
0x9D003B48	0x24430001  ADDIU	R3, R2, 1
0x9D003B4C	0xAC238084  SW	R3, Offset(_STPS+32)(GP)
;Stepper.c, 698 :: 		OC3IF_bit = 0;
0x9D003B50	0x34020002  ORI	R2, R0, 0x0002
0x9D003B54	0x3C1EBF81  LUI	R30, 49025
0x9D003B58	0xA3C20046  SB	R2, 70(R30)
;Stepper.c, 699 :: 		if(STPS[X].step_count >= STPS[X].dist){
0x9D003B5C	0x8C228088  LW	R2, Offset(_STPS+36)(GP)
0x9D003B60	0x0062102A  SLT	R2, R3, R2
0x9D003B64	0x14400008  BNE	R2, R0, L_StepX186
0x9D003B68	0x70000000  NOP	
L__StepX361:
;Stepper.c, 700 :: 		OC3IE_bit = 0;
0x9D003B6C	0x34020002  ORI	R2, R0, 0x0002
0x9D003B70	0x3C1EBF81  LUI	R30, 49025
0x9D003B74	0xA3C200C6  SB	R2, 198(R30)
;Stepper.c, 701 :: 		OC3CONbits.ON = 0;
0x9D003B78	0x34028000  ORI	R2, R0, 32768
0x9D003B7C	0x3C1EBF84  LUI	R30, 49028
;Stepper.c, 702 :: 		}
0x9D003B80	0x0B400EE4  J	L_StepX187
0x9D003B84	0xAFC24404  SW	R2, 17412(R30)
L_StepX186:
;Stepper.c, 704 :: 		Step_Cycle(X);
0x9D003B88	0x0F400A4E  JAL	_Step_Cycle+0
0x9D003B8C	0x0000C80A  MOVZ	R25, R0, R0
L_StepX187:
;Stepper.c, 706 :: 		}
L_end_StepX:
0x9D003B90	0x8FBF0000  LW	RA, 0(SP)
0x9D003B94	0x27BD0004  ADDIU	SP, SP, 4
0x9D003B98	0x41606000  DI	
0x9D003B9C	0x000000C0  EHB	
0x9D003BA0	0x8FBE0004  LW	R30, 4(SP)
0x9D003BA4	0x409E7000  MTC0	R30, 14, 0
0x9D003BA8	0x8FBE0000  LW	R30, 0(SP)
0x9D003BAC	0x409E6000  MTC0	R30, 12, 0
0x9D003BB0	0x8FBE0008  LW	R30, 8(SP)
0x9D003BB4	0x409E6002  MTC0	R30, 12, 2
0x9D003BB8	0x33DE000F  ANDI	R30, R30, 15
0x9D003BBC	0x141E0006  BNE	R0, R30, 24
0x9D003BC0	0x70000000  NOP	
0x9D003BC4	0x8FA60020  LW	R6, 32(SP)
0x9D003BC8	0x8FA5001C  LW	R5, 28(SP)
0x9D003BCC	0x8FA40018  LW	R4, 24(SP)
0x9D003BD0	0x8FA30014  LW	R3, 20(SP)
0x9D003BD4	0x8FA20010  LW	R2, 16(SP)
0x9D003BD8	0x8FBE0028  LW	R30, 40(SP)
0x9D003BDC	0x03C00011  MTHI	R30
0x9D003BE0	0x8FBE0024  LW	R30, 36(SP)
0x9D003BE4	0x03C00013  MTLO	R30
0x9D003BE8	0x8FBE000C  LW	R30, 12(SP)
0x9D003BEC	0x27BD002C  ADDIU	SP, SP, 44
0x9D003BF0	0x41DDE800  WRPGPR	SP, SP
0x9D003BF4	0x42000018  ERET	
; end of _StepX
_StepY:
;Stepper.c, 707 :: 		void StepY() iv IVT_OUTPUT_COMPARE_5 ilevel 3 ics ICS_AUTO {
0x9D003DAC	0x415DE800  RDPGPR	SP, SP
0x9D003DB0	0x27BDFFD4  ADDIU	SP, SP, -44
0x9D003DB4	0xAFBE000C  SW	R30, 12(SP)
0x9D003DB8	0x401E6002  MFC0	R30, 12, 2
0x9D003DBC	0xAFBE0008  SW	R30, 8(SP)
0x9D003DC0	0x401E7000  MFC0	R30, 14, 0
0x9D003DC4	0xAFBE0004  SW	R30, 4(SP)
0x9D003DC8	0x401E6000  MFC0	R30, 12, 0
0x9D003DCC	0xAFBE0000  SW	R30, 0(SP)
0x9D003DD0	0x7C1E7844  INS	R30, R0, 1, 15
0x9D003DD4	0x341E0C00  ORI	R30, R0, 3072
0x9D003DD8	0x409E6000  MTC0	R30, 12, 0
0x9D003DDC	0x8FBE0008  LW	R30, 8(SP)
0x9D003DE0	0x33DE000F  ANDI	R30, R30, 15
0x9D003DE4	0x141E0006  BNE	R0, R30, 24
0x9D003DE8	0x70000000  NOP	
0x9D003DEC	0xAFA20010  SW	R2, 16(SP)
0x9D003DF0	0xAFA30014  SW	R3, 20(SP)
0x9D003DF4	0xAFA40018  SW	R4, 24(SP)
0x9D003DF8	0xAFA5001C  SW	R5, 28(SP)
0x9D003DFC	0xAFA60020  SW	R6, 32(SP)
0x9D003E00	0x0000F012  MFLO	R30
0x9D003E04	0xAFBE0024  SW	R30, 36(SP)
0x9D003E08	0x0000F010  MFHI	R30
0x9D003E0C	0xAFBE0028  SW	R30, 40(SP)
0x9D003E10	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D003E14	0xAFBF0000  SW	RA, 0(SP)
;Stepper.c, 710 :: 		STPS[Y].step_count++;
0x9D003E18	0x8C2280C8  LW	R2, Offset(_STPS+100)(GP)
0x9D003E1C	0x24430001  ADDIU	R3, R2, 1
0x9D003E20	0xAC2380C8  SW	R3, Offset(_STPS+100)(GP)
;Stepper.c, 711 :: 		OC5IF_bit = 0;
0x9D003E24	0x34020008  ORI	R2, R0, 0x0008
0x9D003E28	0x3C1EBF81  LUI	R30, 49025
0x9D003E2C	0xA3C20047  SB	R2, 71(R30)
;Stepper.c, 712 :: 		if(STPS[Y].step_count >= STPS[Y].dist){
0x9D003E30	0x8C2280CC  LW	R2, Offset(_STPS+104)(GP)
0x9D003E34	0x0062102A  SLT	R2, R3, R2
0x9D003E38	0x14400008  BNE	R2, R0, L_StepY188
0x9D003E3C	0x70000000  NOP	
L__StepY363:
;Stepper.c, 713 :: 		OC5IE_bit = 0;OC5CONbits.ON = 0;
0x9D003E40	0x34020008  ORI	R2, R0, 0x0008
0x9D003E44	0x3C1EBF81  LUI	R30, 49025
0x9D003E48	0xA3C200C7  SB	R2, 199(R30)
0x9D003E4C	0x34028000  ORI	R2, R0, 32768
0x9D003E50	0x3C1EBF84  LUI	R30, 49028
;Stepper.c, 714 :: 		}
0x9D003E54	0x0B400F99  J	L_StepY189
0x9D003E58	0xAFC24804  SW	R2, 18436(R30)
L_StepY188:
;Stepper.c, 716 :: 		Step_Cycle(Y);
0x9D003E5C	0x0F400A4E  JAL	_Step_Cycle+0
0x9D003E60	0x34190001  ORI	R25, R0, 1
L_StepY189:
;Stepper.c, 718 :: 		}
L_end_StepY:
0x9D003E64	0x8FBF0000  LW	RA, 0(SP)
0x9D003E68	0x27BD0004  ADDIU	SP, SP, 4
0x9D003E6C	0x41606000  DI	
0x9D003E70	0x000000C0  EHB	
0x9D003E74	0x8FBE0004  LW	R30, 4(SP)
0x9D003E78	0x409E7000  MTC0	R30, 14, 0
0x9D003E7C	0x8FBE0000  LW	R30, 0(SP)
0x9D003E80	0x409E6000  MTC0	R30, 12, 0
0x9D003E84	0x8FBE0008  LW	R30, 8(SP)
0x9D003E88	0x409E6002  MTC0	R30, 12, 2
0x9D003E8C	0x33DE000F  ANDI	R30, R30, 15
0x9D003E90	0x141E0006  BNE	R0, R30, 24
0x9D003E94	0x70000000  NOP	
0x9D003E98	0x8FA60020  LW	R6, 32(SP)
0x9D003E9C	0x8FA5001C  LW	R5, 28(SP)
0x9D003EA0	0x8FA40018  LW	R4, 24(SP)
0x9D003EA4	0x8FA30014  LW	R3, 20(SP)
0x9D003EA8	0x8FA20010  LW	R2, 16(SP)
0x9D003EAC	0x8FBE0028  LW	R30, 40(SP)
0x9D003EB0	0x03C00011  MTHI	R30
0x9D003EB4	0x8FBE0024  LW	R30, 36(SP)
0x9D003EB8	0x03C00013  MTLO	R30
0x9D003EBC	0x8FBE000C  LW	R30, 12(SP)
0x9D003EC0	0x27BD002C  ADDIU	SP, SP, 44
0x9D003EC4	0x41DDE800  WRPGPR	SP, SP
0x9D003EC8	0x42000018  ERET	
; end of _StepY
_StepZ:
;Stepper.c, 719 :: 		void StepZ() iv IVT_OUTPUT_COMPARE_8 ilevel 3 ics ICS_AUTO {
0x9D003ECC	0x415DE800  RDPGPR	SP, SP
0x9D003ED0	0x27BDFFD4  ADDIU	SP, SP, -44
0x9D003ED4	0xAFBE000C  SW	R30, 12(SP)
0x9D003ED8	0x401E6002  MFC0	R30, 12, 2
0x9D003EDC	0xAFBE0008  SW	R30, 8(SP)
0x9D003EE0	0x401E7000  MFC0	R30, 14, 0
0x9D003EE4	0xAFBE0004  SW	R30, 4(SP)
0x9D003EE8	0x401E6000  MFC0	R30, 12, 0
0x9D003EEC	0xAFBE0000  SW	R30, 0(SP)
0x9D003EF0	0x7C1E7844  INS	R30, R0, 1, 15
0x9D003EF4	0x341E0C00  ORI	R30, R0, 3072
0x9D003EF8	0x409E6000  MTC0	R30, 12, 0
0x9D003EFC	0x8FBE0008  LW	R30, 8(SP)
0x9D003F00	0x33DE000F  ANDI	R30, R30, 15
0x9D003F04	0x141E0006  BNE	R0, R30, 24
0x9D003F08	0x70000000  NOP	
0x9D003F0C	0xAFA20010  SW	R2, 16(SP)
0x9D003F10	0xAFA30014  SW	R3, 20(SP)
0x9D003F14	0xAFA40018  SW	R4, 24(SP)
0x9D003F18	0xAFA5001C  SW	R5, 28(SP)
0x9D003F1C	0xAFA60020  SW	R6, 32(SP)
0x9D003F20	0x0000F012  MFLO	R30
0x9D003F24	0xAFBE0024  SW	R30, 36(SP)
0x9D003F28	0x0000F010  MFHI	R30
0x9D003F2C	0xAFBE0028  SW	R30, 40(SP)
0x9D003F30	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D003F34	0xAFBF0000  SW	RA, 0(SP)
;Stepper.c, 722 :: 		STPS[Z].step_count++;
0x9D003F38	0x8C22810C  LW	R2, Offset(_STPS+168)(GP)
0x9D003F3C	0x24430001  ADDIU	R3, R2, 1
0x9D003F40	0xAC23810C  SW	R3, Offset(_STPS+168)(GP)
;Stepper.c, 723 :: 		OC8IF_bit = 0;
0x9D003F44	0x34020080  ORI	R2, R0, 0x0080
0x9D003F48	0x3C1EBF81  LUI	R30, 49025
0x9D003F4C	0xA3C20054  SB	R2, 84(R30)
;Stepper.c, 724 :: 		if(STPS[Z].step_count >= STPS[Z].dist){
0x9D003F50	0x8C228110  LW	R2, Offset(_STPS+172)(GP)
0x9D003F54	0x0062102A  SLT	R2, R3, R2
0x9D003F58	0x14400008  BNE	R2, R0, L_StepZ190
0x9D003F5C	0x70000000  NOP	
L__StepZ365:
;Stepper.c, 725 :: 		OC8IE_bit = 0;OC8CONbits.ON = 0;
0x9D003F60	0x34020080  ORI	R2, R0, 0x0080
0x9D003F64	0x3C1EBF81  LUI	R30, 49025
0x9D003F68	0xA3C200D4  SB	R2, 212(R30)
0x9D003F6C	0x34028000  ORI	R2, R0, 32768
0x9D003F70	0x3C1EBF84  LUI	R30, 49028
;Stepper.c, 726 :: 		}
0x9D003F74	0x0B400FE1  J	L_StepZ191
0x9D003F78	0xAFC24E04  SW	R2, 19972(R30)
L_StepZ190:
;Stepper.c, 728 :: 		Step_Cycle(Z);
0x9D003F7C	0x0F400A4E  JAL	_Step_Cycle+0
0x9D003F80	0x34190002  ORI	R25, R0, 2
L_StepZ191:
;Stepper.c, 730 :: 		}
L_end_StepZ:
0x9D003F84	0x8FBF0000  LW	RA, 0(SP)
0x9D003F88	0x27BD0004  ADDIU	SP, SP, 4
0x9D003F8C	0x41606000  DI	
0x9D003F90	0x000000C0  EHB	
0x9D003F94	0x8FBE0004  LW	R30, 4(SP)
0x9D003F98	0x409E7000  MTC0	R30, 14, 0
0x9D003F9C	0x8FBE0000  LW	R30, 0(SP)
0x9D003FA0	0x409E6000  MTC0	R30, 12, 0
0x9D003FA4	0x8FBE0008  LW	R30, 8(SP)
0x9D003FA8	0x409E6002  MTC0	R30, 12, 2
0x9D003FAC	0x33DE000F  ANDI	R30, R30, 15
0x9D003FB0	0x141E0006  BNE	R0, R30, 24
0x9D003FB4	0x70000000  NOP	
0x9D003FB8	0x8FA60020  LW	R6, 32(SP)
0x9D003FBC	0x8FA5001C  LW	R5, 28(SP)
0x9D003FC0	0x8FA40018  LW	R4, 24(SP)
0x9D003FC4	0x8FA30014  LW	R3, 20(SP)
0x9D003FC8	0x8FA20010  LW	R2, 16(SP)
0x9D003FCC	0x8FBE0028  LW	R30, 40(SP)
0x9D003FD0	0x03C00011  MTHI	R30
0x9D003FD4	0x8FBE0024  LW	R30, 36(SP)
0x9D003FD8	0x03C00013  MTLO	R30
0x9D003FDC	0x8FBE000C  LW	R30, 12(SP)
0x9D003FE0	0x27BD002C  ADDIU	SP, SP, 44
0x9D003FE4	0x41DDE800  WRPGPR	SP, SP
0x9D003FE8	0x42000018  ERET	
; end of _StepZ
_Timer8Interrupt:
;Timers.c, 30 :: 		void Timer8Interrupt() iv IVT_TIMER_8 ilevel 4 ics ICS_SRS {
0x9D003C28	0x415DE800  RDPGPR	SP, SP
0x9D003C2C	0x27BDFFEC  ADDIU	SP, SP, -20
0x9D003C30	0x401E6002  MFC0	R30, 12, 2
0x9D003C34	0xAFBE0008  SW	R30, 8(SP)
0x9D003C38	0x401E7000  MFC0	R30, 14, 0
0x9D003C3C	0xAFBE0004  SW	R30, 4(SP)
0x9D003C40	0x401E6000  MFC0	R30, 12, 0
0x9D003C44	0xAFBE0000  SW	R30, 0(SP)
0x9D003C48	0x7C1E7844  INS	R30, R0, 1, 15
0x9D003C4C	0x341E1000  ORI	R30, R0, 4096
0x9D003C50	0x409E6000  MTC0	R30, 12, 0
0x9D003C54	0x0000F012  MFLO	R30
0x9D003C58	0xAFBE000C  SW	R30, 12(SP)
0x9D003C5C	0x0000F010  MFHI	R30
0x9D003C60	0xAFBE0010  SW	R30, 16(SP)
0x9D003C64	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D003C68	0xAFBF0000  SW	RA, 0(SP)
;Timers.c, 33 :: 		if(oneShotA){
0x9D003C6C	0x9022801F  LBU	R2, Offset(_oneShotA+0)(GP)
0x9D003C70	0x7C420000  EXT	R2, R2, 0, 1
0x9D003C74	0x10400005  BEQ	R2, R0, L_Timer8Interrupt2
0x9D003C78	0x70000000  NOP	
L__Timer8Interrupt10:
;Timers.c, 34 :: 		CycleStart();
0x9D003C7C	0x0F400A69  JAL	_CycleStart+0
0x9D003C80	0x70000000  NOP	
;Timers.c, 35 :: 		}else{
0x9D003C84	0x0B400F25  J	L_Timer8Interrupt3
0x9D003C88	0x70000000  NOP	
L_Timer8Interrupt2:
;Timers.c, 36 :: 		CycleStop();
0x9D003C8C	0x0F400A86  JAL	_CycleStop+0
0x9D003C90	0x70000000  NOP	
;Timers.c, 37 :: 		}
L_Timer8Interrupt3:
;Timers.c, 38 :: 		T8IF_bit  = 0;
0x9D003C94	0x34020010  ORI	R2, R0, 0x0010
0x9D003C98	0x3C1EBF81  LUI	R30, 49025
0x9D003C9C	0xA3C20054  SB	R2, 84(R30)
;Timers.c, 39 :: 		}
L_end_Timer8Interrupt:
0x9D003CA0	0x8FBF0000  LW	RA, 0(SP)
0x9D003CA4	0x27BD0004  ADDIU	SP, SP, 4
0x9D003CA8	0x41606000  DI	
0x9D003CAC	0x000000C0  EHB	
0x9D003CB0	0x8FBE0008  LW	R30, 8(SP)
0x9D003CB4	0x409E6002  MTC0	R30, 12, 2
0x9D003CB8	0x8FBE0004  LW	R30, 4(SP)
0x9D003CBC	0x409E7000  MTC0	R30, 14, 0
0x9D003CC0	0x8FBE0000  LW	R30, 0(SP)
0x9D003CC4	0x409E6000  MTC0	R30, 12, 0
0x9D003CC8	0x8FBE0010  LW	R30, 16(SP)
0x9D003CCC	0x03C00011  MTHI	R30
0x9D003CD0	0x8FBE000C  LW	R30, 12(SP)
0x9D003CD4	0x03C00013  MTLO	R30
0x9D003CD8	0x27BD0014  ADDIU	SP, SP, 20
0x9D003CDC	0x41DDE800  WRPGPR	SP, SP
0x9D003CE0	0x42000018  ERET	
; end of _Timer8Interrupt
_CycleStart:
;Stepper.c, 225 :: 		void CycleStart(){
;Stepper.c, 228 :: 		if(SV.Tog == 0){
0x9D0029A4	0x8422802A  LH	R2, Offset(_SV+2)(GP)
0x9D0029A8	0x14400019  BNE	R2, R0, L_CycleStart24
0x9D0029AC	0x70000000  NOP	
L__CycleStart246:
;Stepper.c, 229 :: 		for(ii = 0; ii < NoOfAxis;ii++){
; ii start address is: 16 (R4)
0x9D0029B0	0x0000200A  MOVZ	R4, R0, R0
; ii end address is: 16 (R4)
L_CycleStart25:
; ii start address is: 16 (R4)
0x9D0029B4	0x7C041620  SEH	R2, R4
0x9D0029B8	0x28420003  SLTI	R2, R2, 3
0x9D0029BC	0x10400014  BEQ	R2, R0, L_CycleStart26
0x9D0029C0	0x70000000  NOP	
L__CycleStart247:
;Stepper.c, 230 :: 		if(ii > NoOfAxis)break;
0x9D0029C4	0x7C041620  SEH	R2, R4
0x9D0029C8	0x28420004  SLTI	R2, R2, 4
0x9D0029CC	0x14400003  BNE	R2, R0, L_CycleStart28
0x9D0029D0	0x70000000  NOP	
L__CycleStart248:
; ii end address is: 16 (R4)
0x9D0029D4	0x0B400A84  J	L_CycleStart26
0x9D0029D8	0x70000000  NOP	
L_CycleStart28:
;Stepper.c, 231 :: 		STPS[ii].microSec++;
; ii start address is: 16 (R4)
0x9D0029DC	0x7C041E20  SEH	R3, R4
0x9D0029E0	0x34020044  ORI	R2, R0, 68
0x9D0029E4	0x00430019  MULTU	R2, R3
0x9D0029E8	0x00001812  MFLO	R3
0x9D0029EC	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D0029F0	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D0029F4	0x00431821  ADDU	R3, R2, R3
0x9D0029F8	0x8C620000  LW	R2, 0(R3)
0x9D0029FC	0x24420001  ADDIU	R2, R2, 1
0x9D002A00	0xAC620000  SW	R2, 0(R3)
;Stepper.c, 229 :: 		for(ii = 0; ii < NoOfAxis;ii++){
0x9D002A04	0x24820001  ADDIU	R2, R4, 1
;Stepper.c, 232 :: 		}
; ii end address is: 16 (R4)
0x9D002A08	0x0B400A6D  J	L_CycleStart25
0x9D002A0C	0x7C022620  SEH	R4, R2
L_CycleStart26:
;Stepper.c, 233 :: 		}
L_CycleStart24:
;Stepper.c, 234 :: 		}
L_end_CycleStart:
0x9D002A10	0x03E00008  JR	RA
0x9D002A14	0x70000000  NOP	
; end of _CycleStart
_CycleStop:
;Stepper.c, 216 :: 		void CycleStop(){
;Stepper.c, 218 :: 		STmr.uSec = 0;
0x9D002A18	0xAC208010  SW	R0, Offset(_STmr+0)(GP)
;Stepper.c, 219 :: 		for(ii = 0;ii<NoOfAxis;ii++){
; ii start address is: 16 (R4)
0x9D002A1C	0x0000200A  MOVZ	R4, R0, R0
; ii end address is: 16 (R4)
L_CycleStop20:
; ii start address is: 16 (R4)
0x9D002A20	0x7C041620  SEH	R2, R4
0x9D002A24	0x28420003  SLTI	R2, R2, 3
0x9D002A28	0x10400012  BEQ	R2, R0, L_CycleStop21
0x9D002A2C	0x70000000  NOP	
L__CycleStop243:
;Stepper.c, 220 :: 		STPS[ii].microSec = 0;
0x9D002A30	0x7C041E20  SEH	R3, R4
0x9D002A34	0x34020044  ORI	R2, R0, 68
0x9D002A38	0x00430019  MULTU	R2, R3
0x9D002A3C	0x00001812  MFLO	R3
0x9D002A40	0x3C02A000  LUI	R2, hi_addr(_STPS+0)
0x9D002A44	0x34420064  ORI	R2, R2, lo_addr(_STPS+0)
0x9D002A48	0x00431021  ADDU	R2, R2, R3
0x9D002A4C	0xAC400000  SW	R0, 0(R2)
;Stepper.c, 221 :: 		if(ii > NoOfAxis)break;
0x9D002A50	0x7C041620  SEH	R2, R4
0x9D002A54	0x28420004  SLTI	R2, R2, 4
0x9D002A58	0x14400003  BNE	R2, R0, L_CycleStop23
0x9D002A5C	0x70000000  NOP	
L__CycleStop244:
; ii end address is: 16 (R4)
0x9D002A60	0x0B400A9D  J	L_CycleStop21
0x9D002A64	0x70000000  NOP	
L_CycleStop23:
;Stepper.c, 219 :: 		for(ii = 0;ii<NoOfAxis;ii++){
; ii start address is: 16 (R4)
0x9D002A68	0x24820001  ADDIU	R2, R4, 1
;Stepper.c, 222 :: 		}
; ii end address is: 16 (R4)
0x9D002A6C	0x0B400A88  J	L_CycleStop20
0x9D002A70	0x7C022620  SEH	R4, R2
L_CycleStop21:
;Stepper.c, 223 :: 		}
L_end_CycleStop:
0x9D002A74	0x03E00008  JR	RA
0x9D002A78	0x70000000  NOP	
; end of _CycleStop
_Timer7Interrupt:
;Timers.c, 15 :: 		void Timer7Interrupt() iv IVT_TIMER_7 ilevel 4 ics ICS_SRS{
0x9D003CE4	0x415DE800  RDPGPR	SP, SP
0x9D003CE8	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D003CEC	0x401E6002  MFC0	R30, 12, 2
0x9D003CF0	0xAFBE0008  SW	R30, 8(SP)
0x9D003CF4	0x401E7000  MFC0	R30, 14, 0
0x9D003CF8	0xAFBE0004  SW	R30, 4(SP)
0x9D003CFC	0x401E6000  MFC0	R30, 12, 0
0x9D003D00	0xAFBE0000  SW	R30, 0(SP)
0x9D003D04	0x7C1E7844  INS	R30, R0, 1, 15
0x9D003D08	0x341E1000  ORI	R30, R0, 4096
0x9D003D0C	0x409E6000  MTC0	R30, 12, 0
;Timers.c, 16 :: 		T7IF_bit  = 0;
0x9D003D10	0x34020001  ORI	R2, R0, 0x0001
0x9D003D14	0x3C1EBF81  LUI	R30, 49025
0x9D003D18	0xA3C20054  SB	R2, 84(R30)
;Timers.c, 18 :: 		TMR.mSec++;
0x9D003D1C	0x9422800C  LHU	R2, Offset(_TMR+8)(GP)
0x9D003D20	0x24420001  ADDIU	R2, R2, 1
0x9D003D24	0xA422800C  SH	R2, Offset(_TMR+8)(GP)
;Timers.c, 19 :: 		if(TMR.mSec > 999){
0x9D003D28	0x3042FFFF  ANDI	R2, R2, 65535
0x9D003D2C	0x2C4203E8  SLTIU	R2, R2, 1000
0x9D003D30	0x14400013  BNE	R2, R0, L_Timer7Interrupt0
0x9D003D34	0x70000000  NOP	
L__Timer7Interrupt6:
;Timers.c, 20 :: 		LATA9_bit = !LATA9_bit;
0x9D003D38	0x3C1EBF86  LUI	R30, 49030
0x9D003D3C	0x83C20031  LB	R2, 49(R30)
0x9D003D40	0x7C420040  EXT	R2, R2, 1, 1
0x9D003D44	0x38430001  XORI	R3, R2, 1
0x9D003D48	0x3C1EBF86  LUI	R30, 49030
0x9D003D4C	0x83C20031  LB	R2, 49(R30)
0x9D003D50	0x7C620844  INS	R2, R3, 1, 1
0x9D003D54	0x3C1EBF86  LUI	R30, 49030
0x9D003D58	0xA3C20031  SB	R2, 49(R30)
;Timers.c, 21 :: 		TMR.mSec = 0;
0x9D003D5C	0xA420800C  SH	R0, Offset(_TMR+8)(GP)
;Timers.c, 22 :: 		TMR.Sec++;
0x9D003D60	0x9022800E  LBU	R2, Offset(_TMR+10)(GP)
0x9D003D64	0x24420001  ADDIU	R2, R2, 1
0x9D003D68	0xA022800E  SB	R2, Offset(_TMR+10)(GP)
;Timers.c, 23 :: 		if(TMR.Sec > 59){
0x9D003D6C	0x304200FF  ANDI	R2, R2, 255
0x9D003D70	0x2C42003C  SLTIU	R2, R2, 60
0x9D003D74	0x14400002  BNE	R2, R0, L_Timer7Interrupt1
0x9D003D78	0x70000000  NOP	
L__Timer7Interrupt7:
;Timers.c, 24 :: 		TMR.Sec = 0;
0x9D003D7C	0xA020800E  SB	R0, Offset(_TMR+10)(GP)
;Timers.c, 25 :: 		}
L_Timer7Interrupt1:
;Timers.c, 26 :: 		}
L_Timer7Interrupt0:
;Timers.c, 27 :: 		}
L_end_Timer7Interrupt:
0x9D003D80	0x41606000  DI	
0x9D003D84	0x000000C0  EHB	
0x9D003D88	0x8FBE0008  LW	R30, 8(SP)
0x9D003D8C	0x409E6002  MTC0	R30, 12, 2
0x9D003D90	0x8FBE0004  LW	R30, 4(SP)
0x9D003D94	0x409E7000  MTC0	R30, 14, 0
0x9D003D98	0x8FBE0000  LW	R30, 0(SP)
0x9D003D9C	0x409E6000  MTC0	R30, 12, 0
0x9D003DA0	0x27BD000C  ADDIU	SP, SP, 12
0x9D003DA4	0x41DDE800  WRPGPR	SP, SP
0x9D003DA8	0x42000018  ERET	
; end of _Timer7Interrupt
_DMA_CH1_ISR:
;Main.c, 64 :: 		void DMA_CH1_ISR() iv IVT_DMA1 ilevel 5 ics ICS_AUTO {
0x9D00362C	0x415DE800  RDPGPR	SP, SP
0x9D003630	0x27BDFFEC  ADDIU	SP, SP, -20
0x9D003634	0xAFBE000C  SW	R30, 12(SP)
0x9D003638	0x401E6002  MFC0	R30, 12, 2
0x9D00363C	0xAFBE0008  SW	R30, 8(SP)
0x9D003640	0x401E7000  MFC0	R30, 14, 0
0x9D003644	0xAFBE0004  SW	R30, 4(SP)
0x9D003648	0x401E6000  MFC0	R30, 12, 0
0x9D00364C	0xAFBE0000  SW	R30, 0(SP)
0x9D003650	0x7C1E7844  INS	R30, R0, 1, 15
0x9D003654	0x341E1400  ORI	R30, R0, 5120
0x9D003658	0x409E6000  MTC0	R30, 12, 0
0x9D00365C	0xAFA20010  SW	R2, 16(SP)
;Main.c, 65 :: 		int ptr = 0;
;Main.c, 68 :: 		if (CHBCIF_DCH1INT_bit == 1){
0x9D003660	0x3C1EBF81  LUI	R30, 49025
0x9D003664	0x83C21140  LB	R2, 4416(R30)
0x9D003668	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D00366C	0x10400004  BEQ	R2, 1, L_DMA_CH1_ISR2
0x9D003670	0x70000000  NOP	
L__DMA_CH1_ISR43:
;Main.c, 69 :: 		CHBCIF_DCH1INT_bit = 0;             // clear flag
0x9D003674	0x34020008  ORI	R2, R0, 0x0008
0x9D003678	0x3C1EBF81  LUI	R30, 49025
0x9D00367C	0xA3C21144  SB	R2, 4420(R30)
;Main.c, 70 :: 		}
L_DMA_CH1_ISR2:
;Main.c, 72 :: 		if( CHERIF_DCH1INT_bit == 1){
0x9D003680	0x3C1EBF81  LUI	R30, 49025
0x9D003684	0x83C21140  LB	R2, 4416(R30)
0x9D003688	0x7C420000  EXT	R2, R2, 0, 1
0x9D00368C	0x10400004  BEQ	R2, 1, L_DMA_CH1_ISR3
0x9D003690	0x70000000  NOP	
L__DMA_CH1_ISR45:
;Main.c, 73 :: 		CHERIF_DCH1INT_bit = 0;
0x9D003694	0x34020001  ORI	R2, R0, 0x0001
0x9D003698	0x3C1EBF81  LUI	R30, 49025
0x9D00369C	0xA3C21144  SB	R2, 4420(R30)
;Main.c, 75 :: 		}
L_DMA_CH1_ISR3:
;Main.c, 77 :: 		dma1int_flag = 1;                          // user flag to inform this int was triggered. should be cleared in software
0x9D0036A0	0x34020001  ORI	R2, R0, 1
0x9D0036A4	0xA022801C  SB	R2, Offset(_dma1int_flag+0)(GP)
;Main.c, 78 :: 		DCH1INTCLR   = 0x00FF;                     // clear event flags
0x9D0036A8	0x340200FF  ORI	R2, R0, 255
0x9D0036AC	0x3C1EBF81  LUI	R30, 49025
0x9D0036B0	0xAFC21144  SW	R2, 4420(R30)
;Main.c, 79 :: 		DMA1IF_bit   = 0 ;
0x9D0036B4	0x34020080  ORI	R2, R0, 0x0080
0x9D0036B8	0x3C1EBF81  LUI	R30, 49025
0x9D0036BC	0xA3C20084  SB	R2, 132(R30)
;Main.c, 81 :: 		}
L_end_DMA_CH1_ISR:
0x9D0036C0	0x41606000  DI	
0x9D0036C4	0x000000C0  EHB	
0x9D0036C8	0x8FBE0004  LW	R30, 4(SP)
0x9D0036CC	0x409E7000  MTC0	R30, 14, 0
0x9D0036D0	0x8FBE0000  LW	R30, 0(SP)
0x9D0036D4	0x409E6000  MTC0	R30, 12, 0
0x9D0036D8	0x8FBE0008  LW	R30, 8(SP)
0x9D0036DC	0x409E6002  MTC0	R30, 12, 2
0x9D0036E0	0x8FA20010  LW	R2, 16(SP)
0x9D0036E4	0x8FBE000C  LW	R30, 12(SP)
0x9D0036E8	0x27BD0014  ADDIU	SP, SP, 20
0x9D0036EC	0x41DDE800  WRPGPR	SP, SP
0x9D0036F0	0x42000018  ERET	
; end of _DMA_CH1_ISR
_DMA_CH0_ISR:
;Main.c, 34 :: 		void DMA_CH0_ISR() iv IVT_DMA0 ilevel 5 ics ICS_AUTO {
0x9D00391C	0x415DE800  RDPGPR	SP, SP
0x9D003920	0x27BDFFD0  ADDIU	SP, SP, -48
0x9D003924	0xAFBE000C  SW	R30, 12(SP)
0x9D003928	0x401E6002  MFC0	R30, 12, 2
0x9D00392C	0xAFBE0008  SW	R30, 8(SP)
0x9D003930	0x401E7000  MFC0	R30, 14, 0
0x9D003934	0xAFBE0004  SW	R30, 4(SP)
0x9D003938	0x401E6000  MFC0	R30, 12, 0
0x9D00393C	0xAFBE0000  SW	R30, 0(SP)
0x9D003940	0x7C1E7844  INS	R30, R0, 1, 15
0x9D003944	0x341E1400  ORI	R30, R0, 5120
0x9D003948	0x409E6000  MTC0	R30, 12, 0
0x9D00394C	0x8FBE0008  LW	R30, 8(SP)
0x9D003950	0x33DE000F  ANDI	R30, R30, 15
0x9D003954	0x141E0009  BNE	R0, R30, 36
0x9D003958	0x70000000  NOP	
0x9D00395C	0xAFA20010  SW	R2, 16(SP)
0x9D003960	0xAFA30014  SW	R3, 20(SP)
0x9D003964	0xAFA40018  SW	R4, 24(SP)
0x9D003968	0xAFA5001C  SW	R5, 28(SP)
0x9D00396C	0xAFB60020  SW	R22, 32(SP)
0x9D003970	0xAFB70024  SW	R23, 36(SP)
0x9D003974	0xAFB80028  SW	R24, 40(SP)
0x9D003978	0xAFBB002C  SW	R27, 44(SP)
0x9D00397C	0x27BDFFEC  ADDIU	SP, SP, -20
0x9D003980	0xAFBF0000  SW	RA, 0(SP)
;Main.c, 37 :: 		if (CHBCIF_bit == 1) {         // Channel Block Transfer has Completed Interrupt Flag bit
0x9D003984	0x3C1EBF81  LUI	R30, 49025
0x9D003988	0x83C21080  LB	R2, 4224(R30)
0x9D00398C	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D003990	0x10400010  BEQ	R2, 1, L_DMA_CH0_ISR0
0x9D003994	0x70000000  NOP	
L__DMA_CH0_ISR38:
;Main.c, 41 :: 		i = strlen(rxBuf);
0x9D003998	0x3C19A000  LUI	R25, 40960
0x9D00399C	0x0F400AB1  JAL	_strlen+0
0x9D0039A0	0x37392000  ORI	R25, R25, 8192
0x9D0039A4	0xA7A20004  SH	R2, 4(SP)
;Main.c, 42 :: 		dma0int_flag = 1;          // user flag to inform this int was triggered. should be cleared in software
0x9D0039A8	0x34030001  ORI	R3, R0, 1
0x9D0039AC	0xA023801E  SB	R3, Offset(_dma0int_flag+0)(GP)
;Main.c, 43 :: 		memcpy(txBuf, rxBuf, i);   // copy RxBuf -> TxBuf  BUFFER_LENGTH
0x9D0039B0	0x7C02DE20  SEH	R27, R2
0x9D0039B4	0x3C1AA000  LUI	R26, 40960
0x9D0039B8	0x375A2000  ORI	R26, R26, 8192
0x9D0039BC	0x3C19A000  LUI	R25, 40960
0x9D0039C0	0x0F400A9F  JAL	_memcpy+0
0x9D0039C4	0x37392200  ORI	R25, R25, 8704
;Main.c, 44 :: 		CHEN_DCH1CON_bit = 1;     // Enable the DMA1 channel to transmit back what was received
0x9D0039C8	0x34020080  ORI	R2, R0, 0x0080
0x9D0039CC	0x3C1EBF81  LUI	R30, 49025
0x9D0039D0	0xA3C21128  SB	R2, 4392(R30)
;Main.c, 45 :: 		}
L_DMA_CH0_ISR0:
;Main.c, 46 :: 		DCH1SSIZ            = i ;
0x9D0039D4	0x87A20004  LH	R2, 4(SP)
0x9D0039D8	0x3C1EBF81  LUI	R30, 49025
0x9D0039DC	0xAFC21170  SW	R2, 4464(R30)
;Main.c, 49 :: 		if( CHERIF_bit == 1){                     // clear channel error int flag
0x9D0039E0	0x3C1EBF81  LUI	R30, 49025
0x9D0039E4	0x83C21080  LB	R2, 4224(R30)
0x9D0039E8	0x7C420000  EXT	R2, R2, 0, 1
0x9D0039EC	0x1040000F  BEQ	R2, 1, L_DMA_CH0_ISR1
0x9D0039F0	0x70000000  NOP	
L__DMA_CH0_ISR40:
;Main.c, 50 :: 		CHERIF_bit = 0;
0x9D0039F4	0x34020001  ORI	R2, R0, 0x0001
0x9D0039F8	0x3C1EBF81  LUI	R30, 49025
0x9D0039FC	0xA3C21084  SB	R2, 4228(R30)
;Main.c, 51 :: 		memcpy(txBuf,"CHERIF Error",13);
0x9D003A00	0x27B70006  ADDIU	R23, SP, 6
0x9D003A04	0x26F6000D  ADDIU	R22, R23, 13
0x9D003A08	0x3C189D00  LUI	R24, hi_addr(?ICS?lstr1_Main+0)
0x9D003A0C	0x0F400AC7  JAL	___CC2DW+0
0x9D003A10	0x37184344  ORI	R24, R24, lo_addr(?ICS?lstr1_Main+0)
0x9D003A14	0x27A20006  ADDIU	R2, SP, 6
0x9D003A18	0x341B000D  ORI	R27, R0, 13
0x9D003A1C	0x0040D00A  MOVZ	R26, R2, R0
0x9D003A20	0x3C19A000  LUI	R25, 40960
0x9D003A24	0x0F400A9F  JAL	_memcpy+0
0x9D003A28	0x37392200  ORI	R25, R25, 8704
;Main.c, 52 :: 		}
L_DMA_CH0_ISR1:
;Main.c, 53 :: 		DCH0INTCLR          = 0x00FF;             // clear DMA 0 int flags
0x9D003A2C	0x340200FF  ORI	R2, R0, 255
0x9D003A30	0x3C1EBF81  LUI	R30, 49025
0x9D003A34	0xAFC21084  SW	R2, 4228(R30)
;Main.c, 56 :: 		CHEN_bit            = 1 ;                 // Enable channel - may want to do this when you are ready to receive...
0x9D003A38	0x34020080  ORI	R2, R0, 0x0080
0x9D003A3C	0x3C1EBF81  LUI	R30, 49025
0x9D003A40	0xA3C21068  SB	R2, 4200(R30)
;Main.c, 58 :: 		CFORCE_DCH1ECON_bit = 1 ;                 // force DMA1 interrupt trigger
0x9D003A44	0x34020080  ORI	R2, R0, 0x0080
0x9D003A48	0x3C1EBF81  LUI	R30, 49025
0x9D003A4C	0xA3C21138  SB	R2, 4408(R30)
;Main.c, 59 :: 		DMA0IF_bit          = 0 ;                 // clear DMA0 int flag
0x9D003A50	0x34020040  ORI	R2, R0, 0x0040
0x9D003A54	0x3C1EBF81  LUI	R30, 49025
0x9D003A58	0xA3C20084  SB	R2, 132(R30)
;Main.c, 61 :: 		}
L_end_DMA_CH0_ISR:
0x9D003A5C	0x8FBF0000  LW	RA, 0(SP)
0x9D003A60	0x27BD0014  ADDIU	SP, SP, 20
0x9D003A64	0x41606000  DI	
0x9D003A68	0x000000C0  EHB	
0x9D003A6C	0x8FBE0004  LW	R30, 4(SP)
0x9D003A70	0x409E7000  MTC0	R30, 14, 0
0x9D003A74	0x8FBE0000  LW	R30, 0(SP)
0x9D003A78	0x409E6000  MTC0	R30, 12, 0
0x9D003A7C	0x8FBE0008  LW	R30, 8(SP)
0x9D003A80	0x409E6002  MTC0	R30, 12, 2
0x9D003A84	0x33DE000F  ANDI	R30, R30, 15
0x9D003A88	0x141E0009  BNE	R0, R30, 36
0x9D003A8C	0x70000000  NOP	
0x9D003A90	0x8FBB002C  LW	R27, 44(SP)
0x9D003A94	0x8FB80028  LW	R24, 40(SP)
0x9D003A98	0x8FB70024  LW	R23, 36(SP)
0x9D003A9C	0x8FB60020  LW	R22, 32(SP)
0x9D003AA0	0x8FA5001C  LW	R5, 28(SP)
0x9D003AA4	0x8FA40018  LW	R4, 24(SP)
0x9D003AA8	0x8FA30014  LW	R3, 20(SP)
0x9D003AAC	0x8FA20010  LW	R2, 16(SP)
0x9D003AB0	0x8FBE000C  LW	R30, 12(SP)
0x9D003AB4	0x27BD0030  ADDIU	SP, SP, 48
0x9D003AB8	0x41DDE800  WRPGPR	SP, SP
0x9D003ABC	0x42000018  ERET	
; end of _DMA_CH0_ISR
_strlen:
;__Lib_CString.c, 143 :: 		
0x9D002AC4	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_CString.c, 146 :: 		
; cp start address is: 16 (R4)
0x9D002AC8	0x0320200A  MOVZ	R4, R25, R0
; cp end address is: 16 (R4)
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 16 (R4)
0x9D002ACC	0x0080180A  MOVZ	R3, R4, R0
0x9D002AD0	0x24820001  ADDIU	R2, R4, 1
0x9D002AD4	0x0040200A  MOVZ	R4, R2, R0
0x9D002AD8	0x90620000  LBU	R2, 0(R3)
0x9D002ADC	0x10400003  BEQ	R2, R0, L_strlen37
0x9D002AE0	0x70000000  NOP	
L__strlen145:
;__Lib_CString.c, 148 :: 		
0x9D002AE4	0x0B400AB3  J	L_strlen36
0x9D002AE8	0x70000000  NOP	
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x9D002AEC	0x00991023  SUBU	R2, R4, R25
; cp end address is: 16 (R4)
0x9D002AF0	0x2442FFFF  ADDIU	R2, R2, -1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x9D002AF4	0x03E00008  JR	RA
0x9D002AF8	0x27BD0004  ADDIU	SP, SP, 4
; end of _strlen
_memcpy:
;__Lib_CString.c, 44 :: 		
0x9D002A7C	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_CString.c, 48 :: 		
; ss start address is: 16 (R4)
0x9D002A80	0x0340200A  MOVZ	R4, R26, R0
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x9D002A84	0x0320280A  MOVZ	R5, R25, R0
; dd end address is: 20 (R5)
; ss end address is: 16 (R4)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 16 (R4)
0x9D002A88	0x7C1B1E20  SEH	R3, R27
0x9D002A8C	0x2762FFFF  ADDIU	R2, R27, -1
0x9D002A90	0x10600009  BEQ	R3, R0, L_memcpy8
0x9D002A94	0x7C02DE20  SEH	R27, R2
L__memcpy117:
;__Lib_CString.c, 51 :: 		
0x9D002A98	0x90820000  LBU	R2, 0(R4)
0x9D002A9C	0xA0A20000  SB	R2, 0(R5)
0x9D002AA0	0x24A20001  ADDIU	R2, R5, 1
; dd end address is: 20 (R5)
; dd start address is: 12 (R3)
0x9D002AA4	0x0040180A  MOVZ	R3, R2, R0
0x9D002AA8	0x24820001  ADDIU	R2, R4, 1
0x9D002AAC	0x0040200A  MOVZ	R4, R2, R0
; dd end address is: 12 (R3)
; ss end address is: 16 (R4)
0x9D002AB0	0x0B400AA2  J	L_memcpy7
0x9D002AB4	0x0060280A  MOVZ	R5, R3, R0
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x9D002AB8	0x0320100A  MOVZ	R2, R25, R0
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x9D002ABC	0x03E00008  JR	RA
0x9D002AC0	0x27BD0004  ADDIU	SP, SP, 4
; end of _memcpy
_uart2_Rx_interrupt:
;Main.c, 25 :: 		void uart2_Rx_interrupt() iv IVT_UART2_RX ilevel 7 ics ICS_AUTO {
0x9D003884	0x415DE800  RDPGPR	SP, SP
0x9D003888	0x27BDFFEC  ADDIU	SP, SP, -20
0x9D00388C	0xAFBE000C  SW	R30, 12(SP)
0x9D003890	0x401E6002  MFC0	R30, 12, 2
0x9D003894	0xAFBE0008  SW	R30, 8(SP)
0x9D003898	0x401E7000  MFC0	R30, 14, 0
0x9D00389C	0xAFBE0004  SW	R30, 4(SP)
0x9D0038A0	0x401E6000  MFC0	R30, 12, 0
0x9D0038A4	0xAFBE0000  SW	R30, 0(SP)
0x9D0038A8	0x7C1E7844  INS	R30, R0, 1, 15
0x9D0038AC	0x341E1C00  ORI	R30, R0, 7168
0x9D0038B0	0x409E6000  MTC0	R30, 12, 0
0x9D0038B4	0xAFA20010  SW	R2, 16(SP)
0x9D0038B8	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D0038BC	0xAFBF0000  SW	RA, 0(SP)
;Main.c, 26 :: 		uart_rd = UART2_Read();
0x9D0038C0	0x0F400A64  JAL	_UART2_Read+0
0x9D0038C4	0x70000000  NOP	
0x9D0038C8	0xA022801D  SB	R2, Offset(_uart_rd+0)(GP)
;Main.c, 27 :: 		UART2_Write( uart_rd );
0x9D0038CC	0x0F400A57  JAL	_UART2_Write+0
0x9D0038D0	0x305900FF  ANDI	R25, R2, 255
;Main.c, 29 :: 		U2RXIF_bit = 0;            // Ensure interrupt is not pending
0x9D0038D4	0x34020004  ORI	R2, R0, 0x0004
0x9D0038D8	0x3C1EBF81  LUI	R30, 49025
0x9D0038DC	0xA3C20086  SB	R2, 134(R30)
;Main.c, 30 :: 		}
L_end_uart2_Rx_interrupt:
0x9D0038E0	0x8FBF0000  LW	RA, 0(SP)
0x9D0038E4	0x27BD0004  ADDIU	SP, SP, 4
0x9D0038E8	0x41606000  DI	
0x9D0038EC	0x000000C0  EHB	
0x9D0038F0	0x8FBE0004  LW	R30, 4(SP)
0x9D0038F4	0x409E7000  MTC0	R30, 14, 0
0x9D0038F8	0x8FBE0000  LW	R30, 0(SP)
0x9D0038FC	0x409E6000  MTC0	R30, 12, 0
0x9D003900	0x8FBE0008  LW	R30, 8(SP)
0x9D003904	0x409E6002  MTC0	R30, 12, 2
0x9D003908	0x8FA20010  LW	R2, 16(SP)
0x9D00390C	0x8FBE000C  LW	R30, 12(SP)
0x9D003910	0x27BD0014  ADDIU	SP, SP, 20
0x9D003914	0x41DDE800  WRPGPR	SP, SP
0x9D003918	0x42000018  ERET	
; end of _uart2_Rx_interrupt
_UART2_Read:
;__Lib_UART_123456_MZ.c, 174 :: 		
0x9D002990	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456_MZ.c, 175 :: 		
0x9D002994	0x3C1EBF82  LUI	R30, 49026
0x9D002998	0x8FC22230  LW	R2, 8752(R30)
;__Lib_UART_123456_MZ.c, 176 :: 		
L_end_UART2_Read:
0x9D00299C	0x03E00008  JR	RA
0x9D0029A0	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART2_Read
_UART2_Write:
;__Lib_UART_123456_MZ.c, 156 :: 		
0x9D00295C	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456_MZ.c, 159 :: 		
L_UART2_Write22:
0x9D002960	0x3C1EBF82  LUI	R30, 49026
0x9D002964	0x93C22211  LBU	R2, 8721(R30)
0x9D002968	0x7C420000  EXT	R2, R2, 0, 1
0x9D00296C	0x14400003  BNE	R2, R0, L_UART2_Write23
0x9D002970	0x70000000  NOP	
L__UART2_Write175:
0x9D002974	0x0B400A58  J	L_UART2_Write22
0x9D002978	0x70000000  NOP	
L_UART2_Write23:
;__Lib_UART_123456_MZ.c, 160 :: 		
0x9D00297C	0x3322FFFF  ANDI	R2, R25, 65535
0x9D002980	0x3C1EBF82  LUI	R30, 49026
0x9D002984	0xAFC22220  SW	R2, 8736(R30)
;__Lib_UART_123456_MZ.c, 161 :: 		
L_end_UART2_Write:
0x9D002988	0x03E00008  JR	RA
0x9D00298C	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART2_Write
_Timer1Interrupt:
;Timers.c, 9 :: 		void Timer1Interrupt() iv IVT_TIMER_1 ilevel 7 ics ICS_SRS {
0x9D0035E0	0x415DE800  RDPGPR	SP, SP
0x9D0035E4	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D0035E8	0x401E7000  MFC0	R30, 14, 0
0x9D0035EC	0xAFBE0004  SW	R30, 4(SP)
0x9D0035F0	0x401E6000  MFC0	R30, 12, 0
0x9D0035F4	0xAFBE0000  SW	R30, 0(SP)
0x9D0035F8	0x7C1E7844  INS	R30, R0, 1, 15
0x9D0035FC	0x341E1C00  ORI	R30, R0, 7168
0x9D003600	0x409E6000  MTC0	R30, 12, 0
;Timers.c, 10 :: 		T1IF_bit         = 0;
0x9D003604	0x34020010  ORI	R2, R0, 0x0010
0x9D003608	0x3C1EBF81  LUI	R30, 49025
0x9D00360C	0xA3C20044  SB	R2, 68(R30)
;Timers.c, 12 :: 		}
L_end_Timer1Interrupt:
0x9D003610	0x8FBE0004  LW	R30, 4(SP)
0x9D003614	0x409E7000  MTC0	R30, 14, 0
0x9D003618	0x8FBE0000  LW	R30, 0(SP)
0x9D00361C	0x409E6000  MTC0	R30, 12, 0
0x9D003620	0x27BD0008  ADDIU	SP, SP, 8
0x9D003624	0x41DDE800  WRPGPR	SP, SP
0x9D003628	0x42000018  ERET	
; end of _Timer1Interrupt
;__Lib_System_MZ_EF.c,91 :: ___OFFx_VALS [856]
0x9D003FEC	0x000001D0 ;___OFFx_VALS+0
0x9D003FF0	0x000001D0 ;___OFFx_VALS+4
0x9D003FF4	0x000001D0 ;___OFFx_VALS+8
0x9D003FF8	0x000001D0 ;___OFFx_VALS+12
0x9D003FFC	0x000001C8 ;___OFFx_VALS+16
0x9D004000	0x000001D0 ;___OFFx_VALS+20
0x9D004004	0x000001D0 ;___OFFx_VALS+24
0x9D004008	0x000001D0 ;___OFFx_VALS+28
0x9D00400C	0x000001D0 ;___OFFx_VALS+32
0x9D004010	0x000001D0 ;___OFFx_VALS+36
0x9D004014	0x000001D0 ;___OFFx_VALS+40
0x9D004018	0x000001D0 ;___OFFx_VALS+44
0x9D00401C	0x000001D0 ;___OFFx_VALS+48
0x9D004020	0x000001D0 ;___OFFx_VALS+52
0x9D004024	0x000001D0 ;___OFFx_VALS+56
0x9D004028	0x000001D0 ;___OFFx_VALS+60
0x9D00402C	0x000001D0 ;___OFFx_VALS+64
0x9D004030	0x00000188 ;___OFFx_VALS+68
0x9D004034	0x000001D0 ;___OFFx_VALS+72
0x9D004038	0x000001D0 ;___OFFx_VALS+76
0x9D00403C	0x000001D0 ;___OFFx_VALS+80
0x9D004040	0x000001D0 ;___OFFx_VALS+84
0x9D004044	0x000001D0 ;___OFFx_VALS+88
0x9D004048	0x000001D0 ;___OFFx_VALS+92
0x9D00404C	0x000001D0 ;___OFFx_VALS+96
0x9D004050	0x000001D0 ;___OFFx_VALS+100
0x9D004054	0x000001D0 ;___OFFx_VALS+104
0x9D004058	0x00000190 ;___OFFx_VALS+108
0x9D00405C	0x000001D0 ;___OFFx_VALS+112
0x9D004060	0x000001D0 ;___OFFx_VALS+116
0x9D004064	0x000001D0 ;___OFFx_VALS+120
0x9D004068	0x000001D0 ;___OFFx_VALS+124
0x9D00406C	0x000001A8 ;___OFFx_VALS+128
0x9D004070	0x000001D0 ;___OFFx_VALS+132
0x9D004074	0x000001D0 ;___OFFx_VALS+136
0x9D004078	0x000001D0 ;___OFFx_VALS+140
0x9D00407C	0x000001A0 ;___OFFx_VALS+144
0x9D004080	0x000001D0 ;___OFFx_VALS+148
0x9D004084	0x000001D0 ;___OFFx_VALS+152
0x9D004088	0x00000198 ;___OFFx_VALS+156
0x9D00408C	0x000001D0 ;___OFFx_VALS+160
0x9D004090	0x000001D0 ;___OFFx_VALS+164
0x9D004094	0x000001D0 ;___OFFx_VALS+168
0x9D004098	0x000001D0 ;___OFFx_VALS+172
0x9D00409C	0x000001D0 ;___OFFx_VALS+176
0x9D0040A0	0x000001D0 ;___OFFx_VALS+180
0x9D0040A4	0x000001D0 ;___OFFx_VALS+184
0x9D0040A8	0x000001D0 ;___OFFx_VALS+188
0x9D0040AC	0x000001D0 ;___OFFx_VALS+192
0x9D0040B0	0x000001D0 ;___OFFx_VALS+196
0x9D0040B4	0x000001D0 ;___OFFx_VALS+200
0x9D0040B8	0x000001D0 ;___OFFx_VALS+204
0x9D0040BC	0x000001D0 ;___OFFx_VALS+208
0x9D0040C0	0x000001D0 ;___OFFx_VALS+212
0x9D0040C4	0x000001D0 ;___OFFx_VALS+216
0x9D0040C8	0x000001D0 ;___OFFx_VALS+220
0x9D0040CC	0x000001D0 ;___OFFx_VALS+224
0x9D0040D0	0x000001D0 ;___OFFx_VALS+228
0x9D0040D4	0x000001D0 ;___OFFx_VALS+232
0x9D0040D8	0x000001D0 ;___OFFx_VALS+236
0x9D0040DC	0x000001D0 ;___OFFx_VALS+240
0x9D0040E0	0x000001D0 ;___OFFx_VALS+244
0x9D0040E4	0x000001D0 ;___OFFx_VALS+248
0x9D0040E8	0x000001D0 ;___OFFx_VALS+252
0x9D0040EC	0x000001D0 ;___OFFx_VALS+256
0x9D0040F0	0x000001D0 ;___OFFx_VALS+260
0x9D0040F4	0x000001D0 ;___OFFx_VALS+264
0x9D0040F8	0x000001D0 ;___OFFx_VALS+268
0x9D0040FC	0x000001D0 ;___OFFx_VALS+272
0x9D004100	0x000001D0 ;___OFFx_VALS+276
0x9D004104	0x000001D0 ;___OFFx_VALS+280
0x9D004108	0x000001D0 ;___OFFx_VALS+284
0x9D00410C	0x000001D0 ;___OFFx_VALS+288
0x9D004110	0x000001D0 ;___OFFx_VALS+292
0x9D004114	0x000001D0 ;___OFFx_VALS+296
0x9D004118	0x000001D0 ;___OFFx_VALS+300
0x9D00411C	0x000001D0 ;___OFFx_VALS+304
0x9D004120	0x000001D0 ;___OFFx_VALS+308
0x9D004124	0x000001D0 ;___OFFx_VALS+312
0x9D004128	0x000001D0 ;___OFFx_VALS+316
0x9D00412C	0x000001D0 ;___OFFx_VALS+320
0x9D004130	0x000001D0 ;___OFFx_VALS+324
0x9D004134	0x000001D0 ;___OFFx_VALS+328
0x9D004138	0x000001D0 ;___OFFx_VALS+332
0x9D00413C	0x000001D0 ;___OFFx_VALS+336
0x9D004140	0x000001D0 ;___OFFx_VALS+340
0x9D004144	0x000001D0 ;___OFFx_VALS+344
0x9D004148	0x000001D0 ;___OFFx_VALS+348
0x9D00414C	0x000001D0 ;___OFFx_VALS+352
0x9D004150	0x000001D0 ;___OFFx_VALS+356
0x9D004154	0x000001D0 ;___OFFx_VALS+360
0x9D004158	0x000001D0 ;___OFFx_VALS+364
0x9D00415C	0x000001D0 ;___OFFx_VALS+368
0x9D004160	0x000001D0 ;___OFFx_VALS+372
0x9D004164	0x000001D0 ;___OFFx_VALS+376
0x9D004168	0x000001D0 ;___OFFx_VALS+380
0x9D00416C	0x000001D0 ;___OFFx_VALS+384
0x9D004170	0x000001D0 ;___OFFx_VALS+388
0x9D004174	0x000001D0 ;___OFFx_VALS+392
0x9D004178	0x000001D0 ;___OFFx_VALS+396
0x9D00417C	0x000001D0 ;___OFFx_VALS+400
0x9D004180	0x000001D0 ;___OFFx_VALS+404
0x9D004184	0x000001D0 ;___OFFx_VALS+408
0x9D004188	0x000001D0 ;___OFFx_VALS+412
0x9D00418C	0x000001D0 ;___OFFx_VALS+416
0x9D004190	0x000001D0 ;___OFFx_VALS+420
0x9D004194	0x000001D0 ;___OFFx_VALS+424
0x9D004198	0x000001D0 ;___OFFx_VALS+428
0x9D00419C	0x000001D0 ;___OFFx_VALS+432
0x9D0041A0	0x000001D0 ;___OFFx_VALS+436
0x9D0041A4	0x000001D0 ;___OFFx_VALS+440
0x9D0041A8	0x000001D0 ;___OFFx_VALS+444
0x9D0041AC	0x000001D0 ;___OFFx_VALS+448
0x9D0041B0	0x000001D0 ;___OFFx_VALS+452
0x9D0041B4	0x000001D0 ;___OFFx_VALS+456
0x9D0041B8	0x000001D0 ;___OFFx_VALS+460
0x9D0041BC	0x000001D0 ;___OFFx_VALS+464
0x9D0041C0	0x000001D0 ;___OFFx_VALS+468
0x9D0041C4	0x000001D0 ;___OFFx_VALS+472
0x9D0041C8	0x000001D0 ;___OFFx_VALS+476
0x9D0041CC	0x000001D0 ;___OFFx_VALS+480
0x9D0041D0	0x000001D0 ;___OFFx_VALS+484
0x9D0041D4	0x000001D0 ;___OFFx_VALS+488
0x9D0041D8	0x000001D0 ;___OFFx_VALS+492
0x9D0041DC	0x000001D0 ;___OFFx_VALS+496
0x9D0041E0	0x000001D0 ;___OFFx_VALS+500
0x9D0041E4	0x000001D0 ;___OFFx_VALS+504
0x9D0041E8	0x000001D0 ;___OFFx_VALS+508
0x9D0041EC	0x000001D0 ;___OFFx_VALS+512
0x9D0041F0	0x000001D0 ;___OFFx_VALS+516
0x9D0041F4	0x000001D0 ;___OFFx_VALS+520
0x9D0041F8	0x000001D0 ;___OFFx_VALS+524
0x9D0041FC	0x000001D0 ;___OFFx_VALS+528
0x9D004200	0x000001D0 ;___OFFx_VALS+532
0x9D004204	0x000001B8 ;___OFFx_VALS+536
0x9D004208	0x000001B0 ;___OFFx_VALS+540
0x9D00420C	0x000001D0 ;___OFFx_VALS+544
0x9D004210	0x000001D0 ;___OFFx_VALS+548
0x9D004214	0x000001D0 ;___OFFx_VALS+552
0x9D004218	0x000001D0 ;___OFFx_VALS+556
0x9D00421C	0x000001D0 ;___OFFx_VALS+560
0x9D004220	0x000001D0 ;___OFFx_VALS+564
0x9D004224	0x000001D0 ;___OFFx_VALS+568
0x9D004228	0x000001D0 ;___OFFx_VALS+572
0x9D00422C	0x000001D0 ;___OFFx_VALS+576
0x9D004230	0x000001D0 ;___OFFx_VALS+580
0x9D004234	0x000001C0 ;___OFFx_VALS+584
0x9D004238	0x000001D0 ;___OFFx_VALS+588
0x9D00423C	0x000001D0 ;___OFFx_VALS+592
0x9D004240	0x000001D0 ;___OFFx_VALS+596
0x9D004244	0x000001D0 ;___OFFx_VALS+600
0x9D004248	0x000001D0 ;___OFFx_VALS+604
0x9D00424C	0x000001D0 ;___OFFx_VALS+608
0x9D004250	0x000001D0 ;___OFFx_VALS+612
0x9D004254	0x000001D0 ;___OFFx_VALS+616
0x9D004258	0x000001D0 ;___OFFx_VALS+620
0x9D00425C	0x000001D0 ;___OFFx_VALS+624
0x9D004260	0x000001D0 ;___OFFx_VALS+628
0x9D004264	0x000001D0 ;___OFFx_VALS+632
0x9D004268	0x000001D0 ;___OFFx_VALS+636
0x9D00426C	0x000001D0 ;___OFFx_VALS+640
0x9D004270	0x000001D0 ;___OFFx_VALS+644
0x9D004274	0x000001D0 ;___OFFx_VALS+648
0x9D004278	0x000001D0 ;___OFFx_VALS+652
0x9D00427C	0x000001D0 ;___OFFx_VALS+656
0x9D004280	0x000001D0 ;___OFFx_VALS+660
0x9D004284	0x000001D0 ;___OFFx_VALS+664
0x9D004288	0x000001D0 ;___OFFx_VALS+668
0x9D00428C	0x000001D0 ;___OFFx_VALS+672
0x9D004290	0x000001D0 ;___OFFx_VALS+676
0x9D004294	0x000001D0 ;___OFFx_VALS+680
0x9D004298	0x000001D0 ;___OFFx_VALS+684
0x9D00429C	0x000001D0 ;___OFFx_VALS+688
0x9D0042A0	0x000001D0 ;___OFFx_VALS+692
0x9D0042A4	0x000001D0 ;___OFFx_VALS+696
0x9D0042A8	0x000001D0 ;___OFFx_VALS+700
0x9D0042AC	0x000001D0 ;___OFFx_VALS+704
0x9D0042B0	0x000001D0 ;___OFFx_VALS+708
0x9D0042B4	0x000001D0 ;___OFFx_VALS+712
0x9D0042B8	0x000001D0 ;___OFFx_VALS+716
0x9D0042BC	0x000001D0 ;___OFFx_VALS+720
0x9D0042C0	0x000001D0 ;___OFFx_VALS+724
0x9D0042C4	0x000001D0 ;___OFFx_VALS+728
0x9D0042C8	0x000001D0 ;___OFFx_VALS+732
0x9D0042CC	0x000001D0 ;___OFFx_VALS+736
0x9D0042D0	0x000001D0 ;___OFFx_VALS+740
0x9D0042D4	0x000001D0 ;___OFFx_VALS+744
0x9D0042D8	0x000001D0 ;___OFFx_VALS+748
0x9D0042DC	0x000001D0 ;___OFFx_VALS+752
0x9D0042E0	0x000001D0 ;___OFFx_VALS+756
0x9D0042E4	0x000001D0 ;___OFFx_VALS+760
0x9D0042E8	0x000001D0 ;___OFFx_VALS+764
0x9D0042EC	0x000001D0 ;___OFFx_VALS+768
0x9D0042F0	0x000001D0 ;___OFFx_VALS+772
0x9D0042F4	0x000001D0 ;___OFFx_VALS+776
0x9D0042F8	0x000001D0 ;___OFFx_VALS+780
0x9D0042FC	0x000001D0 ;___OFFx_VALS+784
0x9D004300	0x000001D0 ;___OFFx_VALS+788
0x9D004304	0x000001D0 ;___OFFx_VALS+792
0x9D004308	0x000001D0 ;___OFFx_VALS+796
0x9D00430C	0x000001D0 ;___OFFx_VALS+800
0x9D004310	0x000001D0 ;___OFFx_VALS+804
0x9D004314	0x000001D0 ;___OFFx_VALS+808
0x9D004318	0x000001D0 ;___OFFx_VALS+812
0x9D00431C	0x000001D0 ;___OFFx_VALS+816
0x9D004320	0x000001D0 ;___OFFx_VALS+820
0x9D004324	0x000001D0 ;___OFFx_VALS+824
0x9D004328	0x000001D0 ;___OFFx_VALS+828
0x9D00432C	0x000001D0 ;___OFFx_VALS+832
0x9D004330	0x000001D0 ;___OFFx_VALS+836
0x9D004334	0x000001D0 ;___OFFx_VALS+840
0x9D004338	0x000001D0 ;___OFFx_VALS+844
0x9D00433C	0x000001D0 ;___OFFx_VALS+848
0x9D004340	0x000001D0 ;___OFFx_VALS+852
; end of ___OFFx_VALS
;,0 :: _initBlock_1 [37]
; Containing: ?ICS?lstr1_Main [13]
;             ?ICS_txBuf [12]
;             ?ICS_rxBuf [12]
0x9D004344	0x52454843 ;_initBlock_1+0 : ?ICS?lstr1_Main at 0x9D004344
0x9D004348	0x45204649 ;_initBlock_1+4
0x9D00434C	0x726F7272 ;_initBlock_1+8
0x9D004350	0x00000000 ;_initBlock_1+12 : ?ICS_txBuf at 0x9D004351
0x9D004354	0x00000000 ;_initBlock_1+16
0x9D004358	0x00000000 ;_initBlock_1+20
0x9D00435C	0x00000000 ;_initBlock_1+24 : ?ICS_rxBuf at 0x9D00435D
0x9D004360	0x00000000 ;_initBlock_1+28
0x9D004364	0x00000000 ;_initBlock_1+32
0x9D004368	0x00 ;_initBlock_1+36
; end of _initBlock_1
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x9D000000     [128]    _Lock_IOLOCK
0x9D000080     [144]    __Lib_UART_123456_MZ_UART_Calc_BRG
0x9D000110    [5236]    __Lib_PPS_P32MZ_100CAN__PPS_MAPPING
0x9D001584      [28]    _UART_Set_Active
0x9D0015A0     [388]    _UART2_Init_Advanced
0x9D001724     [264]    _AccDec
0x9D00182C     [128]    Stepper_sqrt_
0x9D0018AC      [44]    _abs
0x9D0018D8      [32]    _initDMA_global
0x9D0018F8     [300]    _initDMA0
0x9D001A24    [1044]    _Pulse
0x9D001E38     [524]    _OutPutPulseXYZ
0x9D002044     [244]    _toggleOCx
0x9D002138     [244]    _initDMA1
0x9D00222C     [124]    _InitTimer8
0x9D0022A8      [36]    _PPS_Mapping_NoLock
0x9D0022CC     [128]    _Unlock_IOLOCK
0x9D00234C     [144]    _UartConfig
0x9D0023DC     [104]    _Uart2InterruptSetup
0x9D002444     [660]    _set_performance_mode
0x9D0026D8     [608]    _SingleAxisStep
0x9D002938      [36]    _Step_Cycle
0x9D00295C      [52]    _UART2_Write
0x9D002990      [20]    _UART2_Read
0x9D0029A4     [116]    _CycleStart
0x9D002A18     [100]    _CycleStop
0x9D002A7C      [72]    _memcpy
0x9D002AC4      [56]    _strlen
0x9D002AFC      [32]    ___FillZeros
0x9D002B1C      [32]    ___CC2DW
0x9D002B3C     [568]    _PinMode
0x9D002D74     [132]    _SetPinMode
0x9D002DF8      [16]    _StepperConstants
0x9D002E08      [20]    _EnStepperZ
0x9D002E1C      [20]    _EnStepperY
0x9D002E30    [1896]    _speed_cntr_Move
0x9D003598      [52]    _calcSteps
0x9D0035CC      [20]    _EnStepperX
0x9D0035E0      [76]    _Timer1Interrupt
0x9D00362C     [200]    _DMA_CH1_ISR
0x9D0036F4     [400]    _main
0x9D003884     [152]    _uart2_Rx_interrupt
0x9D00391C     [420]    _DMA_CH0_ISR
0x9D003AC0      [24]    ___CacheErrorExcept
0x9D003AD8     [288]    _StepX
0x9D003BF8      [24]    ___BootGenExcept
0x9D003C10      [24]    ___GenExcept
0x9D003C28     [188]    _Timer8Interrupt
0x9D003CE4     [200]    _Timer7Interrupt
0x9D003DAC     [288]    _StepY
0x9D003ECC     [288]    _StepZ
0xBFC00000     [560]    ___BootStartUp
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0xA0000000       [4]    _UART_Tx_Idle_Ptr
0xA0000004      [12]    _TMR
0xA0000010      [12]    _STmr
0xA000001C       [1]    _dma1int_flag
0xA000001D       [1]    _uart_rd
0xA000001E       [1]    _dma0int_flag
0xA000001F       [0]    _oneShotA
0xA0000020       [4]    _UART_Rdy_Ptr
0xA0000024       [2]    _Toggle
0xA0000026       [2]    Main_a
0xA0000028      [60]    _SV
0xA0000064     [204]    _STPS
0xA0000130       [1]    _AxisNo
0xA0000134       [4]    _UART_Wr_Ptr
0xA0000138       [4]    _UART_Rd_Ptr
0xA0002000      [12]    _rxBuf
0xA0002200      [12]    _txBuf
0x0060       [4]    FARG_tanh_x
0x0060       [4]    FARG_asin_x
0x0060       [4]    FARG_sqrt_x
0x0060       [4]    FARG_sinh_x
0x0060       [4]    FARG_sin_f
0x0060       [4]    FARG_log10_x
0x0060       [4]    FARG_tan_x
0x0060       [4]    FARG_acos_x
0x0060       [4]    FARG_pow_x
0x0060       [4]    FARG_exp_x
0x0060       [4]    FARG_atan2_y
0x0060       [4]    FARG_cos_f
0x0060       [4]    FARG_log_x
0x0060       [4]    FARG_atan_f
0x0060       [4]    FARG_cosh_x
0x0060       [4]    FARG_QuadrantStart_i
0x0060       [4]    FARG_ceil_x
0x0060       [8]    FARG_LongDoubleToStr_dnum
0x0060       [4]    FARG_frexp_value
0x0060       [4]    FARG_floor_x
0x0060       [4]    FARG_Cir_Interpolation_xPresent
0x0060       [4]    FARG_fabs_d
0x0060       [4]    FARG_calcSteps_mmsToMove
0x0060       [4]    FARG_FloatToStr_fnum
0x0060       [4]    FARG___Lib_CMath_EF_eval_poly_x
0x0060       [4]    FARG_modf_val
0x0060       [4]    FARG_ldexp_value
0x0068       [4]    FARG_QuadrantStart_j
0x0068       [4]    FARG_Cir_Interpolation_yPresent
0x0068       [4]    FARG_atan2_x
0x0068       [4]    FARG_pow_y
0x0068       [4]    FARG_calcSteps_Dia
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x9D003FEC     [856]    ___OFFx_VALS
0x9D004344      [13]    ?ICS?lstr1_Main
0x9D004351      [12]    ?ICS_txBuf
0x9D00435D      [12]    ?ICS_rxBuf
