
*** Running vivado
    with args -log Testbench_Synchronous_FIFO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Testbench_Synchronous_FIFO.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon May 12 16:57:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Testbench_Synchronous_FIFO.tcl -notrace
Command: synth_design -top Testbench_Synchronous_FIFO -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43140
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 844.309 ; gain = 475.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Testbench_Synchronous_FIFO' [C:/Users/Vidyadheesha M Pandurangi/Downloads/Synchronous_FIFO/Synchronous_FIFO.srcs/sources_1/new/Testbench_Synchronous_FIFO.v:3]
INFO: [Synth 8-251] ----- WRITING TO FIFO ----- [C:/Users/Vidyadheesha M Pandurangi/Downloads/Synchronous_FIFO/Synchronous_FIFO.srcs/sources_1/new/Testbench_Synchronous_FIFO.v:54]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [C:/Users/Vidyadheesha M Pandurangi/Downloads/Synchronous_FIFO/Synchronous_FIFO.srcs/sources_1/new/Testbench_Synchronous_FIFO.v:56]
INFO: [Synth 8-6157] synthesizing module 'Synchronous_FIFO' [C:/Users/Vidyadheesha M Pandurangi/Downloads/Synchronous_FIFO/Synchronous_FIFO.srcs/sources_1/new/Synchronous_FIFO.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Synchronous_FIFO' (0#1) [C:/Users/Vidyadheesha M Pandurangi/Downloads/Synchronous_FIFO/Synchronous_FIFO.srcs/sources_1/new/Synchronous_FIFO.v:1]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Vidyadheesha M Pandurangi/Downloads/Synchronous_FIFO/Synchronous_FIFO.srcs/sources_1/new/Testbench_Synchronous_FIFO.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Testbench_Synchronous_FIFO' (0#1) [C:/Users/Vidyadheesha M Pandurangi/Downloads/Synchronous_FIFO/Synchronous_FIFO.srcs/sources_1/new/Testbench_Synchronous_FIFO.v:3]
WARNING: [Synth 8-3848] Net rst in module/entity Testbench_Synchronous_FIFO does not have driver. [C:/Users/Vidyadheesha M Pandurangi/Downloads/Synchronous_FIFO/Synchronous_FIFO.srcs/sources_1/new/Testbench_Synchronous_FIFO.v:11]
WARNING: [Synth 8-3848] Net wr_en in module/entity Testbench_Synchronous_FIFO does not have driver. [C:/Users/Vidyadheesha M Pandurangi/Downloads/Synchronous_FIFO/Synchronous_FIFO.srcs/sources_1/new/Testbench_Synchronous_FIFO.v:12]
WARNING: [Synth 8-3848] Net rd_en in module/entity Testbench_Synchronous_FIFO does not have driver. [C:/Users/Vidyadheesha M Pandurangi/Downloads/Synchronous_FIFO/Synchronous_FIFO.srcs/sources_1/new/Testbench_Synchronous_FIFO.v:13]
WARNING: [Synth 8-3848] Net din in module/entity Testbench_Synchronous_FIFO does not have driver. [C:/Users/Vidyadheesha M Pandurangi/Downloads/Synchronous_FIFO/Synchronous_FIFO.srcs/sources_1/new/Testbench_Synchronous_FIFO.v:14]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 949.801 ; gain = 581.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 949.801 ; gain = 581.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 949.801 ; gain = 581.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 949.801 ; gain = 581.043
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit	(16 X 8 bit)          RAMs := 1     
+---Muxes : 
	   3 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element uut/mem_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1089.223 ; gain = 720.465
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.043 ; gain = 745.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.043 ; gain = 745.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1315.492 ; gain = 946.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1315.492 ; gain = 946.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1315.492 ; gain = 946.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1315.492 ; gain = 946.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1315.492 ; gain = 946.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1315.492 ; gain = 946.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1315.492 ; gain = 946.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1315.492 ; gain = 946.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1315.492 ; gain = 946.734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1316.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1439.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 361c24f9
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vidyadheesha M Pandurangi/Downloads/Synchronous_FIFO/Synchronous_FIFO.runs/synth_1/Testbench_Synchronous_FIFO.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Testbench_Synchronous_FIFO_utilization_synth.rpt -pb Testbench_Synchronous_FIFO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 12 16:57:43 2025...
