v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 48700 47000 1 180 1 opamp-1.sym
{
T 49400 46200 5 10 0 0 180 6 1
device=OPAMP
T 49200 46100 5 10 1 1 180 6 1
refdes=Gnd
T 49400 45600 5 10 0 0 180 6 1
symversion=0.1
T 49200 47100 5 10 1 1 0 0 1
source=+Vcc
T 48700 47000 5 10 1 1 0 0 1
model=741
}
C 50300 45500 1 270 1 resistor-1.sym
{
T 50700 45800 5 10 0 0 90 2 1
device=RESISTOR
T 50800 45700 5 10 1 1 180 2 1
refdes=R1
T 50500 45500 5 10 1 1 0 0 1
value=35k
}
C 48600 48100 1 0 0 resistor-1.sym
{
T 48900 48500 5 10 0 0 0 0 1
device=RESISTOR
T 48800 48400 5 10 1 1 0 0 1
refdes=R
T 49100 48400 5 10 1 1 0 0 1
value=50k
}
C 50300 44300 1 270 1 resistor-1.sym
{
T 50700 44600 5 10 0 0 90 2 1
device=RESISTOR
T 50800 44500 5 10 1 1 180 2 1
refdes=R2
T 50500 44300 5 10 1 1 0 0 1
value=30k
}
C 47100 45100 1 90 0 capacitor-1.sym
{
T 46400 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 46600 45500 5 10 1 1 180 0 1
refdes=C
T 46200 45300 5 10 0 0 90 0 1
symversion=0.1
T 47100 45100 5 10 1 1 0 0 1
value=0.01uF
}
N 48700 46800 46900 46800 4
N 46900 46000 46900 48200 4
N 48600 48200 46900 48200 4
N 49700 46600 50400 46600 4
N 50400 46400 50400 48200 4
N 49500 48200 50400 48200 4
N 50400 45500 50400 45200 4
N 50400 44300 46900 44300 4
N 46900 44300 46900 45100 4
N 50400 45400 48100 45400 4
N 48100 45400 48100 46400 4
N 48100 46400 48700 46400 4
N 50400 46600 51600 46600 4
C 48800 44000 1 0 0 gnd-1.sym
C 51600 46500 1 0 0 output-1.sym
{
T 51700 46800 5 10 0 0 0 0 1
device=OUTPUT
T 51800 46500 5 10 1 1 0 0 1
value=CLK
}
T 50000 40700 9 10 1 0 0 0 1
Clock generator
T 53800 40400 9 10 1 0 0 0 1
1.0
T 50000 40100 9 10 1 0 0 0 1
1
T 51500 40100 9 10 1 0 0 0 1
1
T 50000 40400 9 10 1 0 0 0 1
clock.sch
T 53900 40100 9 10 1 0 0 0 1
Mathieu Moneyron
