# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831229

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 12960 
				add                 sp, sp, t1
i0000000000:	li                  x25, 10   
				la                  sp, begin_signature
				li                  t1, 5816  
				add                 sp, sp, t1
i0000000001:	lhu                 s1, 574(sp)         
i0000000002:	fsrmi               x0, 7     
				la                  sp, begin_signature
				li                  t1, 4296  
				add                 sp, sp, t1
i0000000003:	ld                  s6, 104(sp)         
i0000000004:	addw                a5, a5, s0
i0000000005:	addw                a4, a4, a5
i0000000006:	srli                s1, s1, 13
i0000000007:	sub                 a4, a4, a0
i0000000008:	lw                  s11, 124(sp)        
i0000000009:	add                 s7, zero, t5
i000000000a:	srai                a3, a3, 10
i000000000b:	remw                a3, tp, gp
i000000000c:	subw                a2, a2, a4
i000000000d:	sw                  a4, -1784(sp)       
				la                  sp, begin_signature
				li                  t1, 4416  
				add                 sp, sp, t1
i000000000e:	lw                  a3, 36(sp)          
i000000000f:	lw                  s7, 84(sp)          
i0000000010:	ld                  a4, -1768(sp)       
i0000000011:	addi                sp, sp, -256
i0000000012:	ld                  t0, -416(sp)        
i0000000013:	sd                  a3, 56(sp)          
i0000000014:	sd                  t6, 304(sp)         
i0000000015:	sraiw               a0, s7, 8 
i0000000016:	srai                a1, a1, 11
i0000000017:	fence.i                       
i0000000018:	fence                         
i0000000019:	srli                s0, s0, 7 
i000000001a:	add                 s4, a4, s1
i000000001b:	srai                a1, a1, 16
i000000001c:	sraiw               s5, s7, 14
i000000001d:	addi                sp, sp, 256
i000000001e:	addi                a0, sp, 456
i000000001f:	srli                a5, a5, 12
i0000000020:	lui                 s0, 9     
i0000000021:	srli                a0, a0, 11
i0000000022:	addi                a2, sp, 160
i0000000023:	sll                 a0, tp, s8
i0000000024:	fence.i                       
				la                  sp, begin_signature
				li                  t1, 5184  
				add                 sp, sp, t1
i0000000025:	ld                  s2, 24(sp)          
i0000000026:	sw                  a0, 0(sp)           
i0000000027:	fence.i                       
i0000000028:	addiw               a4, a4, -7
				la                  sp, begin_signature
				li                  t1, 5208  
				add                 sp, sp, t1
i0000000029:	lbu                 s8, 1907(sp)        
				li                  x24, 10   
				li                  x25, 10   
				la                  sp, begin_signature
				li                  t1, 12480 
				add                 sp, sp, t1
				lw                  a4, 24(sp)          
				addi                a5, sp, 384
				srli                a5, a5, 13
				sltu                s0, s0, a4
				ld                  t2, 248(sp)         
				sltiu               s1, a4, -1208
				srli                a4, a4, 8 
	
b000000002a:
				pre_branch_macro                        
				bne                 x25, x24, i0000000049
				post_branch_macro                       
	
				sraw                a4, s4, s11
				srai                a5, a5, 4 
				xor                 s0, s0, s0
				srai                s1, s1, 11
				mul                 a5, s4, t6
				srai                a4, a4, 3 
				lw                  s1, -1008(sp)       
				li                  x25, 10   
i000000002a:	fence.i                       
i000000002b:	srl                 s1, a0, a3
i000000002c:	xori                t6, s4, 1658
i000000002d:	sra                 s10, t2, t4
i000000002e:	remuw               t6, gp, t5
i000000002f:	lw                  a3, 28(sp)          
i0000000030:	srli                a4, a4, 4 
i0000000031:	mulhu               a0, s10, t2
i0000000032:	srai                s1, s1, 32
i0000000033:	srai                s0, s0, 10
i0000000034:	sd                  a3, 32(sp)          
i0000000035:	addi                sp, sp, 144
i0000000036:	sraiw               a4, s5, 14
i0000000037:	fence.i                       
i0000000038:	ld                  s0, 0(sp)           
i0000000039:	srai                a1, a1, 13
i000000003a:	lw                  s7, 520(sp)         
i000000003b:	ld                  gp, 168(sp)         
i000000003c:	sd                  a5, 56(sp)          
i000000003d:	slt                 a0, zero, a2
i000000003e:	remu                gp, tp, t5
i000000003f:	sraiw               a4, s0, 5 
				la                  sp, begin_signature
				li                  t1, 11560 
				add                 sp, sp, t1
i0000000040:	ld                  a5, 1840(sp)        
i0000000041:	addiw               t2, a4, -1523
i0000000042:	sd                  s1, 96(sp)          
i0000000043:	rem                 a1, a4, s1
				la                  sp, begin_signature
				li                  t1, 13512 
				add                 sp, sp, t1
i0000000044:	lw                  s6, 72(sp)          
i0000000045:	srli                a2, a2, 31
i0000000046:	srai                a5, a5, 3 
i0000000047:	lwu                 t5, 1020(sp)        
i0000000048:	ld                  s10, 224(sp)        
i0000000049:	srai                a5, a5, 24
i000000004a:	addi                sp, sp, -464
i000000004b:	fence.i                       
i000000004c:	lhu                 a5, -1678(sp)       
i000000004d:	subw                a4, a4, a4
i000000004e:	sd                  a2, 0(sp)           
i000000004f:	lbu                 a5, 882(sp)         
i0000000050:	sb                  a5, -1224(sp)       
i0000000051:	add                 a5, zero, s2
				li                  x16, 12   
				li                  x25, 10   
				ld                  a5, 2024(sp)        
				divuw               t6, t4, s2
				srli                s11, a4, 21
				addi                s0, sp, 84
				ld                  t4, -1424(sp)       
				sd                  s1, 328(sp)         
				rem                 gp, s4, s1
	
b0000000052:
				pre_branch_macro                        
				blt                 x25, x16, i000000005d
				post_branch_macro                       
	
				sb                  a4, -59(sp)         
				srli                a5, a5, 25
				addi                s0, sp, 304
				mulhsu              a5, t4, s1
				or                  a4, a4, s0
				div                 a5, t3, s1
				sd                  s1, 64(sp)          
				li                  x25, 10   
i0000000052:	lw                  a3, 28(sp)          
i0000000053:	fence.i                       
i0000000054:	add                 t5, zero, a3
i0000000055:	addi                a3, a3, 8 
i0000000056:	sh                  a5, -1768(sp)       
i0000000057:	ld                  a4, 1440(sp)        
i0000000058:	sd                  a7, 80(sp)          
i0000000059:	div                 s11, t6, s11
i000000005a:	srai                a0, a0, 8 
i000000005b:	sh                  a6, 1580(sp)        
i000000005c:	mulh                s3, a7, t6
i000000005d:	remuw               a6, a4, a4
i000000005e:	fence.i                       
i000000005f:	divu                s0, a4, a5
i0000000060:	ld                  s5, 168(sp)         
i0000000061:	lw                  a5, 84(sp)          
i0000000062:	sd                  a0, 32(sp)          
i0000000063:	fsrmi               x0, 6     
i0000000064:	ld                  s1, 8(sp)           
i0000000065:	sub                 a3, a3, a1
i0000000066:	sh                  s2, -1868(sp)       
i0000000067:	addi                a3, sp, 376
i0000000068:	fence                         
i0000000069:	slliw               s8, a0, 3 
i000000006a:	ld                  a4, 128(sp)         
i000000006b:	srai                s2, a7, 0 
i000000006c:	remw                t5, a4, a3
i000000006d:	addi                a3, sp, 268
i000000006e:	mulhu               t6, s3, a1
i000000006f:	srai                s1, s1, 7 
i0000000070:	srai                s1, s1, 20
				la                  sp, begin_signature
				li                  t1, 10800 
				add                 sp, sp, t1
i0000000071:	lh                  a4, -210(sp)        
i0000000072:	fence.i                       
i0000000073:	addi                sp, sp, -16
i0000000074:	sw                  a4, 56(sp)          
i0000000075:	fence.i                       
i0000000076:	and                 t4, a3, a5
i0000000077:	sw                  a4, 76(sp)          
i0000000078:	srai                a5, a5, 4 
i0000000079:	lb                  a4, -652(sp)        
i000000007a:	srai                a3, a3, 11
				li                  x31, 10   
				la                  sp, begin_signature
				li                  t1, 7848  
				add                 sp, sp, t1
				sllw                zero, s4, s5
				remw                a5, t3, s8
				andi                a4, gp, 190
				sd                  s0, 112(sp)         
				divuw               s2, s3, s7
				divw                a4, s1, a5
				divu                a4, a4, s1
	
b000000007b:
				beq                 x25, x31, 1f        
				jal                 x10, i0000000069    
				1: li x25, 10                           
	
				srli                a4, a4, 22
				sw                  s1, 104(sp)         
				addi                sp, sp, -400
				lhu                 tp, -962(sp)        
				andi                s0, s0, -1
				addi                a4, sp, 488
				fence.i                       
i000000007b:	sub                 a4, a4, a5
i000000007c:	addiw               a0, a0, 8 
i000000007d:	divuw               a4, s6, t3
i000000007e:	or                  t1, a3, a3
i000000007f:	subw                a5, s4, s11
i0000000080:	fence                         
i0000000081:	xori                a3, s1, 860
i0000000082:	mulhu               a1, a1, s1
i0000000083:	srli                a0, a0, 13
i0000000084:	fence                         
i0000000085:	or                  zero, t5, tp
i0000000086:	sub                 s1, s1, a2
i0000000087:	sltiu               s8, a5, -1847
i0000000088:	lwu                 gp, 1736(sp)        
i0000000089:	mulhu               t4, s7, tp
i000000008a:	subw                s0, s0, a5
i000000008b:	divuw               a4, s8, a1
i000000008c:	mulhsu              a4, a4, a4
i000000008d:	srli                a4, a4, 7 
i000000008e:	remu                a5, gp, s3
i000000008f:	srli                a2, a2, 15
i0000000090:	mulh                a4, a3, a3
i0000000091:	srli                a3, a3, 13
i0000000092:	addw                a3, a5, a4
i0000000093:	fence                         
i0000000094:	fence                         
i0000000095:	lui                 s4, 9     
i0000000096:	mulhu               a7, a4, a5
i0000000097:	srli                s0, s0, 9 
i0000000098:	mulhsu              a4, a4, a5
i0000000099:	srli                a5, a5, 3 
i000000009a:	srli                a1, a1, 8 
i000000009b:	mul                 zero, a6, s7
				la                  sp, begin_signature
				li                  t1, 13664 
				add                 sp, sp, t1
i000000009c:	lw                  t3, 8(sp)           
i000000009d:	srli                a3, a3, 7 
i000000009e:	addi                s0, sp, 356
i000000009f:	slliw               a3, s0, 16
i00000000a0:	addi                sp, sp, 16
i00000000a1:	srai                a4, a4, 11
i00000000a2:	addi                sp, sp, 176
				slt                 t6, a5, a4
				lwu                 a4, -636(sp)        
				srli                s0, s0, 4 
				mulw                a4, s7, t2
				remw                s1, t4, s7
				remu                a5, a4, a5
				srai                s0, s0, 15
	
b00000000a3:
				jal                 x1, i00000000b2     
	
				ld                  a5, 184(sp)         
				remu                a4, a7, t4
				srai                s0, s0, 14
				divw                s10, a5, s0
				fence                         
				sllw                s0, s0, s0
				addw                s1, s1, a4
i00000000a3:	mulw                a1, a3, a3
i00000000a4:	mulw                a3, a5, a5
i00000000a5:	srli                a4, a4, 16
i00000000a6:	fence                         
i00000000a7:	fence                         
i00000000a8:	srli                s0, s0, 12
i00000000a9:	add                 s1, s1, a3
i00000000aa:	ori                 a4, a0, -1268
i00000000ab:	sraw                a5, a3, a5
				la                  sp, begin_signature
				li                  t1, 12144 
				add                 sp, sp, t1
i00000000ac:	lwu                 s4, -428(sp)        
i00000000ad:	add                 a5, a5, a4
i00000000ae:	sw                  a5, 28(sp)          
				la                  sp, begin_signature
				li                  t1, 11120 
				add                 sp, sp, t1
i00000000af:	sw                  s1, 20(sp)          
i00000000b0:	srai                a4, a4, 12
i00000000b1:	slti                a3, a5, -1722
i00000000b2:	divw                tp, s6, t2
i00000000b3:	divw                a3, t5, s2
i00000000b4:	sh                  a6, -2010(sp)       
i00000000b5:	fence                         
i00000000b6:	addi                s1, s1, -8
i00000000b7:	addi                a4, sp, 236
i00000000b8:	fence                         
i00000000b9:	addi                a5, zero, -19
i00000000ba:	sw                  a4, 4(sp)           
i00000000bb:	srai                a7, t6, 1 
i00000000bc:	ld                  a3, 168(sp)         
i00000000bd:	srliw               a7, a4, 10
i00000000be:	sd                  gp, 1176(sp)        
i00000000bf:	addi                a4, sp, 200
i00000000c0:	or                  s0, s0, a2
i00000000c1:	sb                  t4, 1677(sp)        
i00000000c2:	lui                 a0, 30    
i00000000c3:	remuw               a3, a5, a5
i00000000c4:	fence.i                       
i00000000c5:	ld                  a0, 112(sp)         
i00000000c6:	slli                a1, a1, 27
i00000000c7:	div                 gp, a4, a5
i00000000c8:	mul                 tp, s11, s4
i00000000c9:	fence.i                       
i00000000ca:	sd                  a5, -32(sp)         
				li                  x29, 12   
				addi                x25, x25, 1
				sw                  a5, 68(sp)          
				mulhsu              s7, a4, s0
				lw                  a5, 4(sp)           
				slli                a5, t6, 44
				lui                 tp, 21    
				sraw                a4, a4, a5
				divw                s5, a4, s1
	
b00000000cb:
				beq                 x25, x29, 1f        
				la                  x29, i00000000bf    
				jalr                x10, x29, 0         
				1: li x25, 10                           
	
				addi                s0, s0, -6
				fence.i                       
				addi                s0, sp, 156
				mulhsu              a7, s6, s7
				addiw               s0, s0, -29
				mulh                s7, s8, a7
				addi                sp, sp, 144
i00000000cb:	xor                 a4, t0, t6
i00000000cc:	sw                  s0, -1116(sp)       
i00000000cd:	ld                  a4, 80(sp)          
i00000000ce:	andi                s4, s11, -1246
i00000000cf:	srli                a4, a4, 16
i00000000d0:	sd                  s1, -952(sp)        
i00000000d1:	sd                  s10, 80(sp)         
i00000000d2:	ld                  t4, 656(sp)         
i00000000d3:	xor                 s0, a1, a1
i00000000d4:	add                 s6, s6, a4
i00000000d5:	addw                s1, s1, a2
i00000000d6:	srli                a5, a5, 32
i00000000d7:	ld                  a4, 56(sp)          
i00000000d8:	lwu                 a1, 1968(sp)        
i00000000d9:	sub                 a4, a4, s1
i00000000da:	srai                a5, a5, 13
i00000000db:	lh                  t0, 1488(sp)        
i00000000dc:	subw                t4, s3, s7
i00000000dd:	and                 a4, a4, s0
i00000000de:	lw                  a3, 56(sp)          
i00000000df:	srli                a5, a5, 13
i00000000e0:	addw                a1, a3, a3
i00000000e1:	sllw                a4, t2, s8
i00000000e2:	fence                         
i00000000e3:	div                 a3, s0, t6
i00000000e4:	remu                t5, t3, s6
i00000000e5:	fence                         
				la                  sp, begin_signature
				li                  t1, 11032 
				add                 sp, sp, t1
i00000000e6:	ld                  a5, 128(sp)         
i00000000e7:	remu                a5, s5, s3
i00000000e8:	addiw               a5, s11, -35
i00000000e9:	mul                 a5, t2, s7
i00000000ea:	sll                 a5, s11, t3
i00000000eb:	addi                sp, sp, -128
i00000000ec:	fence                         
i00000000ed:	lwu                 a4, 1568(sp)        
i00000000ee:	sd                  t0, -128(sp)        
i00000000ef:	fence                         
i00000000f0:	srli                s1, s1, 2 
i00000000f1:	sraw                a5, s3, gp
i00000000f2:	add                 a4, zero, a4
				addi                sp, sp, 48
				ld                  s1, -1560(sp)       
				sb                  a7, -1212(sp)       
				fence.i                       
				addiw               s0, s0, -10
				fence                         
				sd                  s1, -1584(sp)       
	
b00000000f3:
				jal                 x10, i0000000109    
	
				srli                a5, a5, 21
				srai                a5, a5, 12
				fence                         
				fence                         
				slli                s5, s10, 60
				addiw               a4, a4, -11
				lw                  s0, 12(sp)          
i00000000f3:	mulh                a4, a5, a4
i00000000f4:	srli                a2, a2, 5 
i00000000f5:	lh                  s1, -116(sp)        
i00000000f6:	srli                a3, a3, 7 
i00000000f7:	remu                s10, s10, s4
i00000000f8:	lb                  a4, 982(sp)         
i00000000f9:	addi                a4, a4, -11
				la                  sp, begin_signature
				li                  t1, 7552  
				add                 sp, sp, t1
i00000000fa:	lw                  a5, 8(sp)           
i00000000fb:	subw                a5, a1, t6
i00000000fc:	addi                sp, sp, -512
i00000000fd:	srai                a2, a2, 11
i00000000fe:	mulh                a5, a4, a4
i00000000ff:	remu                s3, a3, a3
i0000000100:	sllw                tp, s4, s11
i0000000101:	addw                s0, s0, a4
i0000000102:	sll                 tp, s0, t1
i0000000103:	or                  a4, t3, s5
i0000000104:	lw                  t4, 44(sp)          
i0000000105:	addiw               a1, a0, -1091
i0000000106:	lhu                 a4, -1996(sp)       
i0000000107:	addiw               s1, s1, -18
i0000000108:	subw                s0, s0, a1
i0000000109:	lh                  zero, 406(sp)       
