

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Sun Nov 13 15:47:49 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        DFT
    * Solution:       opt2_unroll (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+-----------+-------------+-------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |          |           |             |             |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |    DSP    |      FF     |     LUT     | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+-----------+-------------+-------------+-----+
    |+ dft                               |     -|  0.04|    50210|  2.812e+05|         -|    50211|      -|        no|  84 (30%)|  212 (96%)|  32729 (30%)|  32735 (61%)|    -|
    | o VITIS_LOOP_18_1_VITIS_LOOP_20_2  |     -|  4.09|    50208|  2.812e+05|        34|        1|  50176|       yes|         -|          -|            -|            -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| imag_op_0_address0   | 6        |
| imag_op_0_address1   | 6        |
| imag_op_0_d0         | 32       |
| imag_op_0_q1         | 32       |
| imag_op_10_address0  | 6        |
| imag_op_10_address1  | 6        |
| imag_op_10_d0        | 32       |
| imag_op_10_q1        | 32       |
| imag_op_11_address0  | 6        |
| imag_op_11_address1  | 6        |
| imag_op_11_d0        | 32       |
| imag_op_11_q1        | 32       |
| imag_op_12_address0  | 6        |
| imag_op_12_address1  | 6        |
| imag_op_12_d0        | 32       |
| imag_op_12_q1        | 32       |
| imag_op_13_address0  | 6        |
| imag_op_13_address1  | 6        |
| imag_op_13_d0        | 32       |
| imag_op_13_q1        | 32       |
| imag_op_14_address0  | 6        |
| imag_op_14_address1  | 6        |
| imag_op_14_d0        | 32       |
| imag_op_14_q1        | 32       |
| imag_op_15_address0  | 6        |
| imag_op_15_address1  | 6        |
| imag_op_15_d0        | 32       |
| imag_op_15_q1        | 32       |
| imag_op_16_address0  | 6        |
| imag_op_16_address1  | 6        |
| imag_op_16_d0        | 32       |
| imag_op_16_q1        | 32       |
| imag_op_17_address0  | 6        |
| imag_op_17_address1  | 6        |
| imag_op_17_d0        | 32       |
| imag_op_17_q1        | 32       |
| imag_op_18_address0  | 6        |
| imag_op_18_address1  | 6        |
| imag_op_18_d0        | 32       |
| imag_op_18_q1        | 32       |
| imag_op_19_address0  | 6        |
| imag_op_19_address1  | 6        |
| imag_op_19_d0        | 32       |
| imag_op_19_q1        | 32       |
| imag_op_1_address0   | 6        |
| imag_op_1_address1   | 6        |
| imag_op_1_d0         | 32       |
| imag_op_1_q1         | 32       |
| imag_op_20_address0  | 6        |
| imag_op_20_address1  | 6        |
| imag_op_20_d0        | 32       |
| imag_op_20_q1        | 32       |
| imag_op_2_address0   | 6        |
| imag_op_2_address1   | 6        |
| imag_op_2_d0         | 32       |
| imag_op_2_q1         | 32       |
| imag_op_3_address0   | 6        |
| imag_op_3_address1   | 6        |
| imag_op_3_d0         | 32       |
| imag_op_3_q1         | 32       |
| imag_op_4_address0   | 6        |
| imag_op_4_address1   | 6        |
| imag_op_4_d0         | 32       |
| imag_op_4_q1         | 32       |
| imag_op_5_address0   | 6        |
| imag_op_5_address1   | 6        |
| imag_op_5_d0         | 32       |
| imag_op_5_q1         | 32       |
| imag_op_6_address0   | 6        |
| imag_op_6_address1   | 6        |
| imag_op_6_d0         | 32       |
| imag_op_6_q1         | 32       |
| imag_op_7_address0   | 6        |
| imag_op_7_address1   | 6        |
| imag_op_7_d0         | 32       |
| imag_op_7_q1         | 32       |
| imag_op_8_address0   | 6        |
| imag_op_8_address1   | 6        |
| imag_op_8_d0         | 32       |
| imag_op_8_q1         | 32       |
| imag_op_9_address0   | 6        |
| imag_op_9_address1   | 6        |
| imag_op_9_d0         | 32       |
| imag_op_9_q1         | 32       |
| imag_sample_address0 | 10       |
| imag_sample_address1 | 10       |
| imag_sample_d0       | 32       |
| imag_sample_d1       | 32       |
| imag_sample_q0       | 32       |
| imag_sample_q1       | 32       |
| real_op_0_address0   | 6        |
| real_op_0_address1   | 6        |
| real_op_0_d0         | 32       |
| real_op_0_q1         | 32       |
| real_op_10_address0  | 6        |
| real_op_10_address1  | 6        |
| real_op_10_d0        | 32       |
| real_op_10_q1        | 32       |
| real_op_11_address0  | 6        |
| real_op_11_address1  | 6        |
| real_op_11_d0        | 32       |
| real_op_11_q1        | 32       |
| real_op_12_address0  | 6        |
| real_op_12_address1  | 6        |
| real_op_12_d0        | 32       |
| real_op_12_q1        | 32       |
| real_op_13_address0  | 6        |
| real_op_13_address1  | 6        |
| real_op_13_d0        | 32       |
| real_op_13_q1        | 32       |
| real_op_14_address0  | 6        |
| real_op_14_address1  | 6        |
| real_op_14_d0        | 32       |
| real_op_14_q1        | 32       |
| real_op_15_address0  | 6        |
| real_op_15_address1  | 6        |
| real_op_15_d0        | 32       |
| real_op_15_q1        | 32       |
| real_op_16_address0  | 6        |
| real_op_16_address1  | 6        |
| real_op_16_d0        | 32       |
| real_op_16_q1        | 32       |
| real_op_17_address0  | 6        |
| real_op_17_address1  | 6        |
| real_op_17_d0        | 32       |
| real_op_17_q1        | 32       |
| real_op_18_address0  | 6        |
| real_op_18_address1  | 6        |
| real_op_18_d0        | 32       |
| real_op_18_q1        | 32       |
| real_op_19_address0  | 6        |
| real_op_19_address1  | 6        |
| real_op_19_d0        | 32       |
| real_op_19_q1        | 32       |
| real_op_1_address0   | 6        |
| real_op_1_address1   | 6        |
| real_op_1_d0         | 32       |
| real_op_1_q1         | 32       |
| real_op_20_address0  | 6        |
| real_op_20_address1  | 6        |
| real_op_20_d0        | 32       |
| real_op_20_q1        | 32       |
| real_op_2_address0   | 6        |
| real_op_2_address1   | 6        |
| real_op_2_d0         | 32       |
| real_op_2_q1         | 32       |
| real_op_3_address0   | 6        |
| real_op_3_address1   | 6        |
| real_op_3_d0         | 32       |
| real_op_3_q1         | 32       |
| real_op_4_address0   | 6        |
| real_op_4_address1   | 6        |
| real_op_4_d0         | 32       |
| real_op_4_q1         | 32       |
| real_op_5_address0   | 6        |
| real_op_5_address1   | 6        |
| real_op_5_d0         | 32       |
| real_op_5_q1         | 32       |
| real_op_6_address0   | 6        |
| real_op_6_address1   | 6        |
| real_op_6_d0         | 32       |
| real_op_6_q1         | 32       |
| real_op_7_address0   | 6        |
| real_op_7_address1   | 6        |
| real_op_7_d0         | 32       |
| real_op_7_q1         | 32       |
| real_op_8_address0   | 6        |
| real_op_8_address1   | 6        |
| real_op_8_d0         | 32       |
| real_op_8_q1         | 32       |
| real_op_9_address0   | 6        |
| real_op_9_address1   | 6        |
| real_op_9_d0         | 32       |
| real_op_9_q1         | 32       |
| real_sample_address0 | 10       |
| real_sample_q0       | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | in        | float*   |
| imag_sample | unused    | float*   |
| real_op     | inout     | float*   |
| imag_op     | inout     | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| real_sample | real_sample_address0 | port    | offset   |
| real_sample | real_sample_ce0      | port    |          |
| real_sample | real_sample_q0       | port    |          |
| imag_sample | imag_sample_address0 | port    | offset   |
| imag_sample | imag_sample_ce0      | port    |          |
| imag_sample | imag_sample_we0      | port    |          |
| imag_sample | imag_sample_d0       | port    |          |
| imag_sample | imag_sample_q0       | port    |          |
| imag_sample | imag_sample_address1 | port    | offset   |
| imag_sample | imag_sample_ce1      | port    |          |
| imag_sample | imag_sample_we1      | port    |          |
| imag_sample | imag_sample_d1       | port    |          |
| imag_sample | imag_sample_q1       | port    |          |
| real_op     | real_op_0_address0   | port    | offset   |
| real_op     | real_op_0_ce0        | port    |          |
| real_op     | real_op_0_we0        | port    |          |
| real_op     | real_op_0_d0         | port    |          |
| real_op     | real_op_0_address1   | port    | offset   |
| real_op     | real_op_0_ce1        | port    |          |
| real_op     | real_op_0_q1         | port    |          |
| real_op     | real_op_1_address0   | port    | offset   |
| real_op     | real_op_1_ce0        | port    |          |
| real_op     | real_op_1_we0        | port    |          |
| real_op     | real_op_1_d0         | port    |          |
| real_op     | real_op_1_address1   | port    | offset   |
| real_op     | real_op_1_ce1        | port    |          |
| real_op     | real_op_1_q1         | port    |          |
| real_op     | real_op_2_address0   | port    | offset   |
| real_op     | real_op_2_ce0        | port    |          |
| real_op     | real_op_2_we0        | port    |          |
| real_op     | real_op_2_d0         | port    |          |
| real_op     | real_op_2_address1   | port    | offset   |
| real_op     | real_op_2_ce1        | port    |          |
| real_op     | real_op_2_q1         | port    |          |
| real_op     | real_op_3_address0   | port    | offset   |
| real_op     | real_op_3_ce0        | port    |          |
| real_op     | real_op_3_we0        | port    |          |
| real_op     | real_op_3_d0         | port    |          |
| real_op     | real_op_3_address1   | port    | offset   |
| real_op     | real_op_3_ce1        | port    |          |
| real_op     | real_op_3_q1         | port    |          |
| real_op     | real_op_4_address0   | port    | offset   |
| real_op     | real_op_4_ce0        | port    |          |
| real_op     | real_op_4_we0        | port    |          |
| real_op     | real_op_4_d0         | port    |          |
| real_op     | real_op_4_address1   | port    | offset   |
| real_op     | real_op_4_ce1        | port    |          |
| real_op     | real_op_4_q1         | port    |          |
| real_op     | real_op_5_address0   | port    | offset   |
| real_op     | real_op_5_ce0        | port    |          |
| real_op     | real_op_5_we0        | port    |          |
| real_op     | real_op_5_d0         | port    |          |
| real_op     | real_op_5_address1   | port    | offset   |
| real_op     | real_op_5_ce1        | port    |          |
| real_op     | real_op_5_q1         | port    |          |
| real_op     | real_op_6_address0   | port    | offset   |
| real_op     | real_op_6_ce0        | port    |          |
| real_op     | real_op_6_we0        | port    |          |
| real_op     | real_op_6_d0         | port    |          |
| real_op     | real_op_6_address1   | port    | offset   |
| real_op     | real_op_6_ce1        | port    |          |
| real_op     | real_op_6_q1         | port    |          |
| real_op     | real_op_7_address0   | port    | offset   |
| real_op     | real_op_7_ce0        | port    |          |
| real_op     | real_op_7_we0        | port    |          |
| real_op     | real_op_7_d0         | port    |          |
| real_op     | real_op_7_address1   | port    | offset   |
| real_op     | real_op_7_ce1        | port    |          |
| real_op     | real_op_7_q1         | port    |          |
| real_op     | real_op_8_address0   | port    | offset   |
| real_op     | real_op_8_ce0        | port    |          |
| real_op     | real_op_8_we0        | port    |          |
| real_op     | real_op_8_d0         | port    |          |
| real_op     | real_op_8_address1   | port    | offset   |
| real_op     | real_op_8_ce1        | port    |          |
| real_op     | real_op_8_q1         | port    |          |
| real_op     | real_op_9_address0   | port    | offset   |
| real_op     | real_op_9_ce0        | port    |          |
| real_op     | real_op_9_we0        | port    |          |
| real_op     | real_op_9_d0         | port    |          |
| real_op     | real_op_9_address1   | port    | offset   |
| real_op     | real_op_9_ce1        | port    |          |
| real_op     | real_op_9_q1         | port    |          |
| real_op     | real_op_10_address0  | port    | offset   |
| real_op     | real_op_10_ce0       | port    |          |
| real_op     | real_op_10_we0       | port    |          |
| real_op     | real_op_10_d0        | port    |          |
| real_op     | real_op_10_address1  | port    | offset   |
| real_op     | real_op_10_ce1       | port    |          |
| real_op     | real_op_10_q1        | port    |          |
| real_op     | real_op_11_address0  | port    | offset   |
| real_op     | real_op_11_ce0       | port    |          |
| real_op     | real_op_11_we0       | port    |          |
| real_op     | real_op_11_d0        | port    |          |
| real_op     | real_op_11_address1  | port    | offset   |
| real_op     | real_op_11_ce1       | port    |          |
| real_op     | real_op_11_q1        | port    |          |
| real_op     | real_op_12_address0  | port    | offset   |
| real_op     | real_op_12_ce0       | port    |          |
| real_op     | real_op_12_we0       | port    |          |
| real_op     | real_op_12_d0        | port    |          |
| real_op     | real_op_12_address1  | port    | offset   |
| real_op     | real_op_12_ce1       | port    |          |
| real_op     | real_op_12_q1        | port    |          |
| real_op     | real_op_13_address0  | port    | offset   |
| real_op     | real_op_13_ce0       | port    |          |
| real_op     | real_op_13_we0       | port    |          |
| real_op     | real_op_13_d0        | port    |          |
| real_op     | real_op_13_address1  | port    | offset   |
| real_op     | real_op_13_ce1       | port    |          |
| real_op     | real_op_13_q1        | port    |          |
| real_op     | real_op_14_address0  | port    | offset   |
| real_op     | real_op_14_ce0       | port    |          |
| real_op     | real_op_14_we0       | port    |          |
| real_op     | real_op_14_d0        | port    |          |
| real_op     | real_op_14_address1  | port    | offset   |
| real_op     | real_op_14_ce1       | port    |          |
| real_op     | real_op_14_q1        | port    |          |
| real_op     | real_op_15_address0  | port    | offset   |
| real_op     | real_op_15_ce0       | port    |          |
| real_op     | real_op_15_we0       | port    |          |
| real_op     | real_op_15_d0        | port    |          |
| real_op     | real_op_15_address1  | port    | offset   |
| real_op     | real_op_15_ce1       | port    |          |
| real_op     | real_op_15_q1        | port    |          |
| real_op     | real_op_16_address0  | port    | offset   |
| real_op     | real_op_16_ce0       | port    |          |
| real_op     | real_op_16_we0       | port    |          |
| real_op     | real_op_16_d0        | port    |          |
| real_op     | real_op_16_address1  | port    | offset   |
| real_op     | real_op_16_ce1       | port    |          |
| real_op     | real_op_16_q1        | port    |          |
| real_op     | real_op_17_address0  | port    | offset   |
| real_op     | real_op_17_ce0       | port    |          |
| real_op     | real_op_17_we0       | port    |          |
| real_op     | real_op_17_d0        | port    |          |
| real_op     | real_op_17_address1  | port    | offset   |
| real_op     | real_op_17_ce1       | port    |          |
| real_op     | real_op_17_q1        | port    |          |
| real_op     | real_op_18_address0  | port    | offset   |
| real_op     | real_op_18_ce0       | port    |          |
| real_op     | real_op_18_we0       | port    |          |
| real_op     | real_op_18_d0        | port    |          |
| real_op     | real_op_18_address1  | port    | offset   |
| real_op     | real_op_18_ce1       | port    |          |
| real_op     | real_op_18_q1        | port    |          |
| real_op     | real_op_19_address0  | port    | offset   |
| real_op     | real_op_19_ce0       | port    |          |
| real_op     | real_op_19_we0       | port    |          |
| real_op     | real_op_19_d0        | port    |          |
| real_op     | real_op_19_address1  | port    | offset   |
| real_op     | real_op_19_ce1       | port    |          |
| real_op     | real_op_19_q1        | port    |          |
| real_op     | real_op_20_address0  | port    | offset   |
| real_op     | real_op_20_ce0       | port    |          |
| real_op     | real_op_20_we0       | port    |          |
| real_op     | real_op_20_d0        | port    |          |
| real_op     | real_op_20_address1  | port    | offset   |
| real_op     | real_op_20_ce1       | port    |          |
| real_op     | real_op_20_q1        | port    |          |
| imag_op     | imag_op_0_address0   | port    | offset   |
| imag_op     | imag_op_0_ce0        | port    |          |
| imag_op     | imag_op_0_we0        | port    |          |
| imag_op     | imag_op_0_d0         | port    |          |
| imag_op     | imag_op_0_address1   | port    | offset   |
| imag_op     | imag_op_0_ce1        | port    |          |
| imag_op     | imag_op_0_q1         | port    |          |
| imag_op     | imag_op_1_address0   | port    | offset   |
| imag_op     | imag_op_1_ce0        | port    |          |
| imag_op     | imag_op_1_we0        | port    |          |
| imag_op     | imag_op_1_d0         | port    |          |
| imag_op     | imag_op_1_address1   | port    | offset   |
| imag_op     | imag_op_1_ce1        | port    |          |
| imag_op     | imag_op_1_q1         | port    |          |
| imag_op     | imag_op_2_address0   | port    | offset   |
| imag_op     | imag_op_2_ce0        | port    |          |
| imag_op     | imag_op_2_we0        | port    |          |
| imag_op     | imag_op_2_d0         | port    |          |
| imag_op     | imag_op_2_address1   | port    | offset   |
| imag_op     | imag_op_2_ce1        | port    |          |
| imag_op     | imag_op_2_q1         | port    |          |
| imag_op     | imag_op_3_address0   | port    | offset   |
| imag_op     | imag_op_3_ce0        | port    |          |
| imag_op     | imag_op_3_we0        | port    |          |
| imag_op     | imag_op_3_d0         | port    |          |
| imag_op     | imag_op_3_address1   | port    | offset   |
| imag_op     | imag_op_3_ce1        | port    |          |
| imag_op     | imag_op_3_q1         | port    |          |
| imag_op     | imag_op_4_address0   | port    | offset   |
| imag_op     | imag_op_4_ce0        | port    |          |
| imag_op     | imag_op_4_we0        | port    |          |
| imag_op     | imag_op_4_d0         | port    |          |
| imag_op     | imag_op_4_address1   | port    | offset   |
| imag_op     | imag_op_4_ce1        | port    |          |
| imag_op     | imag_op_4_q1         | port    |          |
| imag_op     | imag_op_5_address0   | port    | offset   |
| imag_op     | imag_op_5_ce0        | port    |          |
| imag_op     | imag_op_5_we0        | port    |          |
| imag_op     | imag_op_5_d0         | port    |          |
| imag_op     | imag_op_5_address1   | port    | offset   |
| imag_op     | imag_op_5_ce1        | port    |          |
| imag_op     | imag_op_5_q1         | port    |          |
| imag_op     | imag_op_6_address0   | port    | offset   |
| imag_op     | imag_op_6_ce0        | port    |          |
| imag_op     | imag_op_6_we0        | port    |          |
| imag_op     | imag_op_6_d0         | port    |          |
| imag_op     | imag_op_6_address1   | port    | offset   |
| imag_op     | imag_op_6_ce1        | port    |          |
| imag_op     | imag_op_6_q1         | port    |          |
| imag_op     | imag_op_7_address0   | port    | offset   |
| imag_op     | imag_op_7_ce0        | port    |          |
| imag_op     | imag_op_7_we0        | port    |          |
| imag_op     | imag_op_7_d0         | port    |          |
| imag_op     | imag_op_7_address1   | port    | offset   |
| imag_op     | imag_op_7_ce1        | port    |          |
| imag_op     | imag_op_7_q1         | port    |          |
| imag_op     | imag_op_8_address0   | port    | offset   |
| imag_op     | imag_op_8_ce0        | port    |          |
| imag_op     | imag_op_8_we0        | port    |          |
| imag_op     | imag_op_8_d0         | port    |          |
| imag_op     | imag_op_8_address1   | port    | offset   |
| imag_op     | imag_op_8_ce1        | port    |          |
| imag_op     | imag_op_8_q1         | port    |          |
| imag_op     | imag_op_9_address0   | port    | offset   |
| imag_op     | imag_op_9_ce0        | port    |          |
| imag_op     | imag_op_9_we0        | port    |          |
| imag_op     | imag_op_9_d0         | port    |          |
| imag_op     | imag_op_9_address1   | port    | offset   |
| imag_op     | imag_op_9_ce1        | port    |          |
| imag_op     | imag_op_9_q1         | port    |          |
| imag_op     | imag_op_10_address0  | port    | offset   |
| imag_op     | imag_op_10_ce0       | port    |          |
| imag_op     | imag_op_10_we0       | port    |          |
| imag_op     | imag_op_10_d0        | port    |          |
| imag_op     | imag_op_10_address1  | port    | offset   |
| imag_op     | imag_op_10_ce1       | port    |          |
| imag_op     | imag_op_10_q1        | port    |          |
| imag_op     | imag_op_11_address0  | port    | offset   |
| imag_op     | imag_op_11_ce0       | port    |          |
| imag_op     | imag_op_11_we0       | port    |          |
| imag_op     | imag_op_11_d0        | port    |          |
| imag_op     | imag_op_11_address1  | port    | offset   |
| imag_op     | imag_op_11_ce1       | port    |          |
| imag_op     | imag_op_11_q1        | port    |          |
| imag_op     | imag_op_12_address0  | port    | offset   |
| imag_op     | imag_op_12_ce0       | port    |          |
| imag_op     | imag_op_12_we0       | port    |          |
| imag_op     | imag_op_12_d0        | port    |          |
| imag_op     | imag_op_12_address1  | port    | offset   |
| imag_op     | imag_op_12_ce1       | port    |          |
| imag_op     | imag_op_12_q1        | port    |          |
| imag_op     | imag_op_13_address0  | port    | offset   |
| imag_op     | imag_op_13_ce0       | port    |          |
| imag_op     | imag_op_13_we0       | port    |          |
| imag_op     | imag_op_13_d0        | port    |          |
| imag_op     | imag_op_13_address1  | port    | offset   |
| imag_op     | imag_op_13_ce1       | port    |          |
| imag_op     | imag_op_13_q1        | port    |          |
| imag_op     | imag_op_14_address0  | port    | offset   |
| imag_op     | imag_op_14_ce0       | port    |          |
| imag_op     | imag_op_14_we0       | port    |          |
| imag_op     | imag_op_14_d0        | port    |          |
| imag_op     | imag_op_14_address1  | port    | offset   |
| imag_op     | imag_op_14_ce1       | port    |          |
| imag_op     | imag_op_14_q1        | port    |          |
| imag_op     | imag_op_15_address0  | port    | offset   |
| imag_op     | imag_op_15_ce0       | port    |          |
| imag_op     | imag_op_15_we0       | port    |          |
| imag_op     | imag_op_15_d0        | port    |          |
| imag_op     | imag_op_15_address1  | port    | offset   |
| imag_op     | imag_op_15_ce1       | port    |          |
| imag_op     | imag_op_15_q1        | port    |          |
| imag_op     | imag_op_16_address0  | port    | offset   |
| imag_op     | imag_op_16_ce0       | port    |          |
| imag_op     | imag_op_16_we0       | port    |          |
| imag_op     | imag_op_16_d0        | port    |          |
| imag_op     | imag_op_16_address1  | port    | offset   |
| imag_op     | imag_op_16_ce1       | port    |          |
| imag_op     | imag_op_16_q1        | port    |          |
| imag_op     | imag_op_17_address0  | port    | offset   |
| imag_op     | imag_op_17_ce0       | port    |          |
| imag_op     | imag_op_17_we0       | port    |          |
| imag_op     | imag_op_17_d0        | port    |          |
| imag_op     | imag_op_17_address1  | port    | offset   |
| imag_op     | imag_op_17_ce1       | port    |          |
| imag_op     | imag_op_17_q1        | port    |          |
| imag_op     | imag_op_18_address0  | port    | offset   |
| imag_op     | imag_op_18_ce0       | port    |          |
| imag_op     | imag_op_18_we0       | port    |          |
| imag_op     | imag_op_18_d0        | port    |          |
| imag_op     | imag_op_18_address1  | port    | offset   |
| imag_op     | imag_op_18_ce1       | port    |          |
| imag_op     | imag_op_18_q1        | port    |          |
| imag_op     | imag_op_19_address0  | port    | offset   |
| imag_op     | imag_op_19_ce0       | port    |          |
| imag_op     | imag_op_19_we0       | port    |          |
| imag_op     | imag_op_19_d0        | port    |          |
| imag_op     | imag_op_19_address1  | port    | offset   |
| imag_op     | imag_op_19_ce1       | port    |          |
| imag_op     | imag_op_19_q1        | port    |          |
| imag_op     | imag_op_20_address0  | port    | offset   |
| imag_op     | imag_op_20_ce0       | port    |          |
| imag_op     | imag_op_20_we0       | port    |          |
| imag_op     | imag_op_20_d0        | port    |          |
| imag_op     | imag_op_20_address1  | port    | offset   |
| imag_op     | imag_op_20_ce1       | port    |          |
| imag_op     | imag_op_20_q1        | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+------------+------+---------+---------+
| + dft                                 | 212 |        |            |      |         |         |
|   add_ln18_fu_1869_p2                 | -   |        | add_ln18   | add  | fabric  | 0       |
|   add_ln18_1_fu_1897_p2               | -   |        | add_ln18_1 | add  | fabric  | 0       |
|   mul_10s_10s_10_3_1_U85              | 1   |        | index0     | mul  | dsp     | 2       |
|   index1_fu_1967_p2                   | -   |        | index1     | add  | fabric  | 0       |
|   index2_fu_1971_p2                   | -   |        | index2     | add  | fabric  | 0       |
|   index3_fu_1981_p2                   | -   |        | index3     | add  | fabric  | 0       |
|   index4_fu_1985_p2                   | -   |        | index4     | add  | fabric  | 0       |
|   index5_fu_2005_p2                   | -   |        | index5     | add  | fabric  | 0       |
|   index6_fu_2009_p2                   | -   |        | index6     | add  | fabric  | 0       |
|   index7_fu_2024_p2                   | -   |        | index7     | add  | fabric  | 0       |
|   index8_fu_2028_p2                   | -   |        | index8     | add  | fabric  | 0       |
|   index9_fu_2043_p2                   | -   |        | index9     | add  | fabric  | 0       |
|   index10_fu_2047_p2                  | -   |        | index10    | add  | fabric  | 0       |
|   index11_fu_2062_p2                  | -   |        | index11    | add  | fabric  | 0       |
|   index12_fu_2066_p2                  | -   |        | index12    | add  | fabric  | 0       |
|   index13_fu_2081_p2                  | -   |        | index13    | add  | fabric  | 0       |
|   index14_fu_2085_p2                  | -   |        | index14    | add  | fabric  | 0       |
|   index15_fu_2100_p2                  | -   |        | index15    | add  | fabric  | 0       |
|   index16_fu_2104_p2                  | -   |        | index16    | add  | fabric  | 0       |
|   index17_fu_2124_p2                  | -   |        | index17    | add  | fabric  | 0       |
|   index18_fu_2128_p2                  | -   |        | index18    | add  | fabric  | 0       |
|   index19_fu_2143_p2                  | -   |        | index19    | add  | fabric  | 0       |
|   index20_fu_2147_p2                  | -   |        | index20    | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U43   | 3   |        | mul        | fmul | maxdsp  | 6       |
|   mul_mul_11ns_12ns_23_4_1_U86        | 1   |        | mul_ln45   | mul  | dsp48   | 3       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U1  | 2   |        | add        | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U44   | 3   |        | mul1       | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U2  | 2   |        | add1       | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U45   | 3   |        | mul2       | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U3  | 2   |        | add2       | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U46   | 3   |        | mul3       | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U4  | 2   |        | add3       | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U47   | 3   |        | mul4       | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U5  | 2   |        | add4       | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U48   | 3   |        | mul5       | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U6  | 2   |        | add5       | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U49   | 3   |        | mul6       | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U7  | 2   |        | add6       | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U50   | 3   |        | mul7       | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U8  | 2   |        | add7       | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U51   | 3   |        | mul8       | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U9  | 2   |        | add8       | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U52   | 3   |        | mul9       | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U10 | 2   |        | add9       | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U53   | 3   |        | mul10      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U11 | 2   |        | add10      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U54   | 3   |        | mul11      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U12 | 2   |        | add11      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U55   | 3   |        | mul12      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U13 | 2   |        | add12      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U56   | 3   |        | mul13      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U14 | 2   |        | add13      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U57   | 3   |        | mul14      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U15 | 2   |        | add14      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U58   | 3   |        | mul15      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U16 | 2   |        | add15      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U59   | 3   |        | mul16      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U17 | 2   |        | add16      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U60   | 3   |        | mul17      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U18 | 2   |        | add17      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U61   | 3   |        | mul18      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U19 | 2   |        | add18      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U62   | 3   |        | mul19      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U20 | 2   |        | add19      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U63   | 3   |        | mul20      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U21 | 2   |        | add20      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U64   | 3   |        | mul21      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U22 | 2   |        | add21      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U65   | 3   |        | mul22      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U23 | 2   |        | add22      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U66   | 3   |        | mul23      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U24 | 2   |        | add23      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U67   | 3   |        | mul24      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U25 | 2   |        | add24      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U68   | 3   |        | mul25      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U26 | 2   |        | add25      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U69   | 3   |        | mul26      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U27 | 2   |        | add26      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U70   | 3   |        | mul27      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U28 | 2   |        | add27      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U71   | 3   |        | mul28      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U29 | 2   |        | add28      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U72   | 3   |        | mul29      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U30 | 2   |        | add29      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U73   | 3   |        | mul30      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U31 | 2   |        | add30      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U74   | 3   |        | mul31      | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U32 | 2   |        | add31      | fadd | fulldsp | 9       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U75   | 3   |        | temp_r16   | fmul | maxdsp  | 6       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U76   | 3   |        | temp_i16   | fmul | maxdsp  | 6       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U77   | 3   |        | temp_r17   | fmul | maxdsp  | 6       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U78   | 3   |        | temp_i17   | fmul | maxdsp  | 6       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U79   | 3   |        | temp_r18   | fmul | maxdsp  | 6       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U80   | 3   |        | temp_i18   | fmul | maxdsp  | 6       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U81   | 3   |        | temp_r19   | fmul | maxdsp  | 6       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U82   | 3   |        | temp_i19   | fmul | maxdsp  | 6       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U83   | 3   |        | temp_r20   | fmul | maxdsp  | 6       |
|   fmul_32ns_32ns_32_7_max_dsp_1_U84   | 3   |        | temp_i20   | fmul | maxdsp  | 6       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U33 | 2   |        | add32      | fadd | fulldsp | 9       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U34 | 2   |        | add33      | fadd | fulldsp | 9       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U35 | 2   |        | add34      | fadd | fulldsp | 9       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U36 | 2   |        | add35      | fadd | fulldsp | 9       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U37 | 2   |        | add36      | fadd | fulldsp | 9       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U38 | 2   |        | add37      | fadd | fulldsp | 9       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U39 | 2   |        | add38      | fadd | fulldsp | 9       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U40 | 2   |        | add39      | fadd | fulldsp | 9       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U41 | 2   |        | add40      | fadd | fulldsp | 9       |
|   fadd_32ns_32ns_32_10_full_dsp_1_U42 | 2   |        | add41      | fadd | fulldsp | 9       |
|   add_ln20_fu_1929_p2                 | -   |        | add_ln20   | add  | fabric  | 0       |
+---------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------+------+------+--------+---------------------------------+---------+------+---------+
| Name                                | BRAM | URAM | Pragma | Variable                        | Storage | Impl | Latency |
+-------------------------------------+------+------+--------+---------------------------------+---------+------+---------+
| + dft                               | 84   | 0    |        |                                 |         |      |         |
|   p_ZL22cos_coefficients_table_0_U  | 2    | -    |        | p_ZL22cos_coefficients_table_0  | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_0_U  | 2    | -    |        | p_ZL22sin_coefficients_table_0  | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_1_U  | 2    | -    |        | p_ZL22cos_coefficients_table_1  | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_1_U  | 2    | -    |        | p_ZL22sin_coefficients_table_1  | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_2_U  | 2    | -    |        | p_ZL22cos_coefficients_table_2  | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_2_U  | 2    | -    |        | p_ZL22sin_coefficients_table_2  | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_3_U  | 2    | -    |        | p_ZL22cos_coefficients_table_3  | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_3_U  | 2    | -    |        | p_ZL22sin_coefficients_table_3  | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_4_U  | 2    | -    |        | p_ZL22cos_coefficients_table_4  | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_4_U  | 2    | -    |        | p_ZL22sin_coefficients_table_4  | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_5_U  | 2    | -    |        | p_ZL22cos_coefficients_table_5  | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_5_U  | 2    | -    |        | p_ZL22sin_coefficients_table_5  | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_6_U  | 2    | -    |        | p_ZL22cos_coefficients_table_6  | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_6_U  | 2    | -    |        | p_ZL22sin_coefficients_table_6  | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_7_U  | 2    | -    |        | p_ZL22cos_coefficients_table_7  | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_7_U  | 2    | -    |        | p_ZL22sin_coefficients_table_7  | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_8_U  | 2    | -    |        | p_ZL22cos_coefficients_table_8  | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_8_U  | 2    | -    |        | p_ZL22sin_coefficients_table_8  | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_9_U  | 2    | -    |        | p_ZL22cos_coefficients_table_9  | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_9_U  | 2    | -    |        | p_ZL22sin_coefficients_table_9  | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_10_U | 2    | -    |        | p_ZL22cos_coefficients_table_10 | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_10_U | 2    | -    |        | p_ZL22sin_coefficients_table_10 | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_11_U | 2    | -    |        | p_ZL22cos_coefficients_table_11 | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_11_U | 2    | -    |        | p_ZL22sin_coefficients_table_11 | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_12_U | 2    | -    |        | p_ZL22cos_coefficients_table_12 | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_12_U | 2    | -    |        | p_ZL22sin_coefficients_table_12 | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_13_U | 2    | -    |        | p_ZL22cos_coefficients_table_13 | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_13_U | 2    | -    |        | p_ZL22sin_coefficients_table_13 | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_14_U | 2    | -    |        | p_ZL22cos_coefficients_table_14 | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_14_U | 2    | -    |        | p_ZL22sin_coefficients_table_14 | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_15_U | 2    | -    |        | p_ZL22cos_coefficients_table_15 | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_15_U | 2    | -    |        | p_ZL22sin_coefficients_table_15 | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_16_U | 2    | -    |        | p_ZL22cos_coefficients_table_16 | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_16_U | 2    | -    |        | p_ZL22sin_coefficients_table_16 | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_17_U | 2    | -    |        | p_ZL22cos_coefficients_table_17 | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_17_U | 2    | -    |        | p_ZL22sin_coefficients_table_17 | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_18_U | 2    | -    |        | p_ZL22cos_coefficients_table_18 | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_18_U | 2    | -    |        | p_ZL22sin_coefficients_table_18 | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_19_U | 2    | -    |        | p_ZL22cos_coefficients_table_19 | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_19_U | 2    | -    |        | p_ZL22sin_coefficients_table_19 | rom_1p  | auto | 1       |
|   p_ZL22cos_coefficients_table_20_U | 2    | -    |        | p_ZL22cos_coefficients_table_20 | rom_1p  | auto | 1       |
|   p_ZL22sin_coefficients_table_20_U | 2    | -    |        | p_ZL22sin_coefficients_table_20 | rom_1p  | auto | 1       |
+-------------------------------------+------+------+--------+---------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+--------------+------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| Type         | Options                      | Location                      | Messages                                                                                                                         |
+--------------+------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| bind_storage | variable=real_op type=ram_2p | DFT/dft.cpp:7 in dft, real_op | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
| bind_storage | variable=imag_op type=ram_2p | DFT/dft.cpp:8 in dft, imag_op | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
+--------------+------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------------+--------------------------------------------------+
| Type            | Options                                      | Location                                         |
+-----------------+----------------------------------------------+--------------------------------------------------+
| array_partition | dim=1 factor=21 type=cyclic variable=real_op | DFT/dft.cpp:15 in dft, real_op                   |
| array_partition | dim=1 factor=21 type=cyclic variable=imag_op | DFT/dft.cpp:16 in dft, imag_op                   |
| pipeline        | II=1                                         | DFT/dft.cpp:21 in dft                            |
| bind_op         | variable=real_op op=fadd                     | DFT/opt2_unroll/directives.tcl:7 in dft, real_op |
+-----------------+----------------------------------------------+--------------------------------------------------+


