###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       372170   # Number of WRITE/WRITEP commands
num_reads_done                 =      1644154   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1321851   # Number of read row buffer hits
num_read_cmds                  =      1644144   # Number of READ/READP commands
num_writes_done                =       372202   # Number of read requests issued
num_write_row_hits             =       285328   # Number of write row buffer hits
num_act_cmds                   =       414112   # Number of ACT commands
num_pre_cmds                   =       414087   # Number of PRE commands
num_ondemand_pres              =       387752   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9617760   # Cyles of rank active rank.0
rank_active_cycles.1           =      9507375   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       382240   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       492625   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1954842   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27441   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4719   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3231   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2044   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1550   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1214   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1022   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          924   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          893   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18516   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           20   # Write cmd latency (cycles)
write_latency[20-39]           =          207   # Write cmd latency (cycles)
write_latency[40-59]           =          273   # Write cmd latency (cycles)
write_latency[60-79]           =          455   # Write cmd latency (cycles)
write_latency[80-99]           =          629   # Write cmd latency (cycles)
write_latency[100-119]         =          849   # Write cmd latency (cycles)
write_latency[120-139]         =         1074   # Write cmd latency (cycles)
write_latency[140-159]         =         1359   # Write cmd latency (cycles)
write_latency[160-179]         =         1717   # Write cmd latency (cycles)
write_latency[180-199]         =         2033   # Write cmd latency (cycles)
write_latency[200-]            =       363554   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       269779   # Read request latency (cycles)
read_latency[40-59]            =       127349   # Read request latency (cycles)
read_latency[60-79]            =       123764   # Read request latency (cycles)
read_latency[80-99]            =        88834   # Read request latency (cycles)
read_latency[100-119]          =        75355   # Read request latency (cycles)
read_latency[120-139]          =        67231   # Read request latency (cycles)
read_latency[140-159]          =        58482   # Read request latency (cycles)
read_latency[160-179]          =        51941   # Read request latency (cycles)
read_latency[180-199]          =        47461   # Read request latency (cycles)
read_latency[200-]             =       733944   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.85787e+09   # Write energy
read_energy                    =  6.62919e+09   # Read energy
act_energy                     =  1.13301e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.83475e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.3646e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00148e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.9326e+09   # Active standby energy rank.1
average_read_latency           =        319.4   # Average read request latency (cycles)
average_interarrival           =      4.95918   # Average request interarrival latency (cycles)
total_energy                   =  2.26787e+10   # Total energy (pJ)
average_power                  =      2267.87   # Average power (mW)
average_bandwidth              =      17.2062   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       367680   # Number of WRITE/WRITEP commands
num_reads_done                 =      1671234   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1348718   # Number of read row buffer hits
num_read_cmds                  =      1671228   # Number of READ/READP commands
num_writes_done                =       367698   # Number of read requests issued
num_write_row_hits             =       279180   # Number of write row buffer hits
num_act_cmds                   =       415721   # Number of ACT commands
num_pre_cmds                   =       415689   # Number of PRE commands
num_ondemand_pres              =       388564   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9592070   # Cyles of rank active rank.0
rank_active_cycles.1           =      9568965   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       407930   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       431035   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1976075   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29066   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4576   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3233   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1970   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1549   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1161   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1036   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          950   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          889   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18469   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           29   # Write cmd latency (cycles)
write_latency[20-39]           =          236   # Write cmd latency (cycles)
write_latency[40-59]           =          303   # Write cmd latency (cycles)
write_latency[60-79]           =          467   # Write cmd latency (cycles)
write_latency[80-99]           =          623   # Write cmd latency (cycles)
write_latency[100-119]         =          867   # Write cmd latency (cycles)
write_latency[120-139]         =         1014   # Write cmd latency (cycles)
write_latency[140-159]         =         1326   # Write cmd latency (cycles)
write_latency[160-179]         =         1652   # Write cmd latency (cycles)
write_latency[180-199]         =         1949   # Write cmd latency (cycles)
write_latency[200-]            =       359214   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       280069   # Read request latency (cycles)
read_latency[40-59]            =       132802   # Read request latency (cycles)
read_latency[60-79]            =       133032   # Read request latency (cycles)
read_latency[80-99]            =        96736   # Read request latency (cycles)
read_latency[100-119]          =        81860   # Read request latency (cycles)
read_latency[120-139]          =        72884   # Read request latency (cycles)
read_latency[140-159]          =        62580   # Read request latency (cycles)
read_latency[160-179]          =        55800   # Read request latency (cycles)
read_latency[180-199]          =        49730   # Read request latency (cycles)
read_latency[200-]             =       705735   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.83546e+09   # Write energy
read_energy                    =  6.73839e+09   # Read energy
act_energy                     =  1.13741e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.95806e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.06897e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98545e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.97103e+09   # Active standby energy rank.1
average_read_latency           =      293.619   # Average read request latency (cycles)
average_interarrival           =      4.90426   # Average request interarrival latency (cycles)
total_energy                   =  2.27751e+10   # Total energy (pJ)
average_power                  =      2277.51   # Average power (mW)
average_bandwidth              =      17.3989   # Average bandwidth
