

================================================================
== Vitis HLS Report for 'makePatch_alignedToLine'
================================================================
* Date:           Thu Jul 18 14:10:47 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_add_patch6_fu_624                     |add_patch6                     |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_makeSuperPoint_alignedToLine8_fu_645  |makeSuperPoint_alignedToLine8  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_wedgePatch_init_fu_672                |wedgePatch_init                |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1120_3  |      160|      160|         1|          1|          1|   160|       yes|
        |- makeSuperpoint_loop                                    |        ?|        ?|         ?|          -|          -|     5|        no|
        |- VITIS_LOOP_1141_4_VITIS_LOOP_1143_5_VITIS_LOOP_1145_6  |      160|      160|         1|          1|          1|   160|       yes|
        |- VITIS_LOOP_1153_7_VITIS_LOOP_1155_8_VITIS_LOOP_1157_9  |      120|      120|         1|          1|          1|   120|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      421|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|    33|    12722|    19142|    -|
|Memory               |        0|     -|      420|      435|    -|
|Multiplexer          |        -|     -|        -|     1495|    -|
|Register             |        -|     -|      133|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    33|    13275|    21493|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     3|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |grp_add_patch6_fu_624                     |add_patch6                     |        0|  16|  7821|  7642|    0|
    |grp_makeSuperPoint_alignedToLine8_fu_645  |makeSuperPoint_alignedToLine8  |        0|   5|  2183|  4996|    0|
    |grp_wedgePatch_init_fu_672                |wedgePatch_init                |        0|  12|  2718|  6504|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                     |                               |        0|  33| 12722| 19142|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                       Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |NPpatches_parameters_V_0_U   |makePatch_alignedToLine_NPpatches_parameters_V_0   |        0|  32|  33|    0|    24|   32|     1|          768|
    |NPpatches_parameters_V_4_U   |makePatch_alignedToLine_NPpatches_parameters_V_0   |        0|  32|  33|    0|    24|   32|     1|          768|
    |NPpatches_parameters_V_1_U   |makePatch_alignedToLine_NPpatches_parameters_V_1   |        0|   2|   3|    0|    24|    1|     1|           24|
    |NPpatches_parameters_V_3_U   |makePatch_alignedToLine_NPpatches_parameters_V_1   |        0|   2|   3|    0|    24|    1|     1|           24|
    |NPpatches_parameters_V_2_U   |makePatch_alignedToLine_NPpatches_parameters_V_2   |        0|  32|  33|    0|    24|   32|     1|          768|
    |NPpatches_superpoints_0_V_U  |makePatch_alignedToLine_NPpatches_superpoints_0_V  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |NPpatches_superpoints_1_V_U  |makePatch_alignedToLine_NPpatches_superpoints_0_V  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |NPpatches_superpoints_2_V_U  |makePatch_alignedToLine_NPpatches_superpoints_0_V  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |NPpatches_superpoints_3_V_U  |makePatch_alignedToLine_NPpatches_superpoints_0_V  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |NPpatches_superpoints_4_V_U  |makePatch_alignedToLine_NPpatches_superpoints_0_V  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |init_patch_V_0_U             |makePatch_alignedToLine_init_patch_V_0             |        0|  32|  33|    0|    32|   32|     1|         1024|
    |init_patch_V_1_U             |makePatch_alignedToLine_init_patch_V_0             |        0|  32|  33|    0|    32|   32|     1|         1024|
    |init_patch_V_2_U             |makePatch_alignedToLine_init_patch_V_0             |        0|  32|  33|    0|    32|   32|     1|         1024|
    |init_patch_V_3_U             |makePatch_alignedToLine_init_patch_V_0             |        0|  32|  33|    0|    32|   32|     1|         1024|
    |init_patch_V_4_U             |makePatch_alignedToLine_init_patch_V_0             |        0|  32|  33|    0|    32|   32|     1|         1024|
    +-----------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                   |        0| 420| 435|    0|   440|  418|    15|        12592|
    +-----------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln1116_2_fu_696_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln1116_fu_708_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln1118_2_fu_839_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln1118_fu_754_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln1120_fu_833_p2        |         +|   0|  0|   9|           2|           1|
    |add_ln1122_fu_818_p2        |         +|   0|  0|  12|           5|           5|
    |add_ln1134_fu_853_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln1141_2_fu_873_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln1141_fu_885_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln1143_2_fu_1016_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1143_fu_931_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln1145_fu_1010_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1147_fu_995_p2        |         +|   0|  0|  12|           5|           5|
    |add_ln1153_2_fu_1030_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1153_fu_1042_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1155_2_fu_1171_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln1155_fu_1088_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1157_fu_1165_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1159_fu_1150_p2       |         +|   0|  0|  10|           5|           5|
    |sub_ln1159_fu_1140_p2       |         -|   0|  0|  10|           5|           5|
    |and_ln1116_fu_740_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln1141_fu_917_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln1153_fu_1074_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1116_fu_702_p2       |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1118_fu_714_p2       |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1120_fu_734_p2       |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1134_fu_859_p2       |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln1141_fu_879_p2       |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1143_fu_891_p2       |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1145_fu_911_p2       |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1153_fu_1036_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln1155_fu_1048_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln1157_fu_1068_p2      |      icmp|   0|  0|   8|           3|           3|
    |or_ln1118_fu_760_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln1143_fu_937_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln1155_fu_1094_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln1116_3_fu_746_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln1116_4_fu_782_p3   |    select|   0|  0|   4|           1|           1|
    |select_ln1116_fu_720_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln1118_4_fu_790_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln1118_5_fu_806_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln1118_6_fu_845_p3   |    select|   0|  0|   7|           1|           1|
    |select_ln1118_fu_766_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln1141_3_fu_923_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln1141_4_fu_959_p3   |    select|   0|  0|   4|           1|           1|
    |select_ln1141_fu_897_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln1143_4_fu_967_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln1143_5_fu_983_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln1143_6_fu_1022_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln1143_fu_943_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln1153_2_fu_1080_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1153_fu_1054_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln1155_3_fu_1108_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1155_4_fu_1177_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln1155_fu_1100_p3    |    select|   0|  0|   3|           1|           1|
    |xor_ln1116_fu_728_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln1141_fu_905_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln1153_fu_1062_p2       |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 421|         176|         139|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |NPpatches_parameters_V_0_address0   |  20|          4|    5|         20|
    |NPpatches_parameters_V_0_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_0_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_0_d0         |  14|          3|   32|         96|
    |NPpatches_parameters_V_0_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_0_we1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_1_address0   |  20|          4|    5|         20|
    |NPpatches_parameters_V_1_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_1_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_1_d0         |  14|          3|    1|          3|
    |NPpatches_parameters_V_1_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_1_we1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_2_address0   |  20|          4|    5|         20|
    |NPpatches_parameters_V_2_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_2_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_2_d0         |  14|          3|   32|         96|
    |NPpatches_parameters_V_2_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_2_we1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_3_address0   |  20|          4|    5|         20|
    |NPpatches_parameters_V_3_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_3_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_3_d0         |  14|          3|    1|          3|
    |NPpatches_parameters_V_3_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_3_we1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_4_address0   |  20|          4|    5|         20|
    |NPpatches_parameters_V_4_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_4_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_4_d0         |  14|          3|   32|         96|
    |NPpatches_parameters_V_4_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_4_we1        |   9|          2|    1|          2|
    |NPpatches_superpoints_0_V_address0  |  20|          4|    5|         20|
    |NPpatches_superpoints_0_V_address1  |  14|          3|    5|         15|
    |NPpatches_superpoints_0_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_0_V_ce1       |  14|          3|    1|          3|
    |NPpatches_superpoints_0_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_0_V_we0       |  14|          3|    1|          3|
    |NPpatches_superpoints_1_V_address0  |  20|          4|    5|         20|
    |NPpatches_superpoints_1_V_address1  |  14|          3|    5|         15|
    |NPpatches_superpoints_1_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_1_V_ce1       |  14|          3|    1|          3|
    |NPpatches_superpoints_1_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_1_V_we0       |  14|          3|    1|          3|
    |NPpatches_superpoints_2_V_address0  |  20|          4|    5|         20|
    |NPpatches_superpoints_2_V_address1  |  14|          3|    5|         15|
    |NPpatches_superpoints_2_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_2_V_ce1       |  14|          3|    1|          3|
    |NPpatches_superpoints_2_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_2_V_we0       |  14|          3|    1|          3|
    |NPpatches_superpoints_3_V_address0  |  20|          4|    5|         20|
    |NPpatches_superpoints_3_V_address1  |  14|          3|    5|         15|
    |NPpatches_superpoints_3_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_3_V_ce1       |  14|          3|    1|          3|
    |NPpatches_superpoints_3_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_3_V_we0       |  14|          3|    1|          3|
    |NPpatches_superpoints_4_V_address0  |  20|          4|    5|         20|
    |NPpatches_superpoints_4_V_address1  |  14|          3|    5|         15|
    |NPpatches_superpoints_4_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_4_V_ce1       |  14|          3|    1|          3|
    |NPpatches_superpoints_4_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_4_V_we0       |  14|          3|    1|          3|
    |a_reg_436                           |   9|          2|    3|          6|
    |ap_NS_fsm                           |  65|         13|    1|         13|
    |b_3_reg_525                         |   9|          2|    3|          6|
    |b_4_reg_580                         |   9|          2|    3|          6|
    |b_reg_458                           |   9|          2|    5|         10|
    |c_3_reg_547                         |   9|          2|    5|         10|
    |c_4_reg_602                         |   9|          2|    3|          6|
    |c_reg_469                           |   9|          2|    2|          4|
    |d_2_reg_613                         |   9|          2|    3|          6|
    |d_reg_558                           |   9|          2|    2|          4|
    |i_reg_502                           |   9|          2|    3|          6|
    |indvar_flatten13_reg_425            |   9|          2|    8|         16|
    |indvar_flatten21_reg_536            |   9|          2|    7|         14|
    |indvar_flatten35_reg_514            |   9|          2|    8|         16|
    |indvar_flatten43_reg_591            |   9|          2|    6|         12|
    |indvar_flatten57_reg_569            |   9|          2|    7|         14|
    |indvar_flatten_reg_447              |   9|          2|    7|         14|
    |init_patch_V_0_address0             |  20|          4|    5|         20|
    |init_patch_V_0_ce0                  |  20|          4|    1|          4|
    |init_patch_V_0_d0                   |  14|          3|   32|         96|
    |init_patch_V_0_we0                  |  14|          3|    1|          3|
    |init_patch_V_1_address0             |  20|          4|    5|         20|
    |init_patch_V_1_ce0                  |  20|          4|    1|          4|
    |init_patch_V_1_d0                   |  14|          3|   32|         96|
    |init_patch_V_1_we0                  |  14|          3|    1|          3|
    |init_patch_V_2_address0             |  20|          4|    5|         20|
    |init_patch_V_2_ce0                  |  20|          4|    1|          4|
    |init_patch_V_2_d0                   |  14|          3|   32|         96|
    |init_patch_V_2_we0                  |  14|          3|    1|          3|
    |init_patch_V_3_address0             |  20|          4|    5|         20|
    |init_patch_V_3_ce0                  |  20|          4|    1|          4|
    |init_patch_V_3_d0                   |  14|          3|   32|         96|
    |init_patch_V_3_we0                  |  14|          3|    1|          3|
    |init_patch_V_4_address0             |  20|          4|    5|         20|
    |init_patch_V_4_ce0                  |  20|          4|    1|          4|
    |init_patch_V_4_d0                   |  14|          3|   32|         96|
    |init_patch_V_4_we0                  |  14|          3|    1|          3|
    |init_patch_size_0_reg_480           |   9|          2|    8|         16|
    |n_patches_o                         |   9|          2|    8|         16|
    |n_patches_o_ap_vld                  |   9|          2|    1|          2|
    |ppl_0_reg_492                       |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |1495|        313|  688|       2030|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |a_reg_436                                              |   3|   0|    3|          0|
    |add_ln1134_reg_1235                                    |   3|   0|    3|          0|
    |ap_CS_fsm                                              |  12|   0|   12|          0|
    |b_3_reg_525                                            |   3|   0|    3|          0|
    |b_4_reg_580                                            |   3|   0|    3|          0|
    |b_reg_458                                              |   5|   0|    5|          0|
    |c_3_reg_547                                            |   5|   0|    5|          0|
    |c_4_reg_602                                            |   3|   0|    3|          0|
    |c_reg_469                                              |   2|   0|    2|          0|
    |d_2_reg_613                                            |   3|   0|    3|          0|
    |d_reg_558                                              |   2|   0|    2|          0|
    |grp_add_patch6_fu_624_ap_start_reg                     |   1|   0|    1|          0|
    |grp_makeSuperPoint_alignedToLine8_fu_645_ap_start_reg  |   1|   0|    1|          0|
    |grp_wedgePatch_init_fu_672_ap_start_reg                |   1|   0|    1|          0|
    |i_reg_502                                              |   3|   0|    3|          0|
    |indvar_flatten13_reg_425                               |   8|   0|    8|          0|
    |indvar_flatten21_reg_536                               |   7|   0|    7|          0|
    |indvar_flatten35_reg_514                               |   8|   0|    8|          0|
    |indvar_flatten43_reg_591                               |   6|   0|    6|          0|
    |indvar_flatten57_reg_569                               |   7|   0|    7|          0|
    |indvar_flatten_reg_447                                 |   7|   0|    7|          0|
    |init_patch_size_0_reg_480                              |   8|   0|    8|          0|
    |ppl_0_reg_492                                          |  32|   0|   32|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 133|   0|  133|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_return                     |  out|   32|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|n_patches_i                   |   in|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o                   |  out|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o_ap_vld            |  out|    1|     ap_ovld|                n_patches|       pointer|
|GDn_points_address0           |  out|    3|   ap_memory|               GDn_points|         array|
|GDn_points_ce0                |  out|    1|   ap_memory|               GDn_points|         array|
|GDn_points_q0                 |   in|   32|   ap_memory|               GDn_points|         array|
|patches_superpoints_address0  |  out|   12|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_d0        |  out|   64|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_q0        |   in|   64|   ap_memory|      patches_superpoints|         array|
|apexZ0                        |   in|   32|     ap_none|                   apexZ0|        scalar|
|z_top                         |   in|   32|     ap_none|                    z_top|        scalar|
|p_read                        |   in|   32|     ap_none|                   p_read|        scalar|
|leftRight                     |   in|    1|     ap_none|                leftRight|        scalar|
|GDarrayDecoded_address0       |  out|   11|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_ce0            |  out|    1|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_q0             |   in|   32|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_address1       |  out|   11|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_ce1            |  out|    1|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_q1             |   in|   32|   ap_memory|           GDarrayDecoded|         array|
|patches_parameters_address0   |  out|   12|   ap_memory|       patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_d0         |  out|   32|   ap_memory|       patches_parameters|         array|
|patches_parameters_q0         |   in|   32|   ap_memory|       patches_parameters|         array|
|temp_V_address0               |  out|    8|   ap_memory|                   temp_V|         array|
|temp_V_ce0                    |  out|    1|   ap_memory|                   temp_V|         array|
|temp_V_we0                    |  out|    1|   ap_memory|                   temp_V|         array|
|temp_V_d0                     |  out|   32|   ap_memory|                   temp_V|         array|
|temp_V_q0                     |   in|   32|   ap_memory|                   temp_V|         array|
|temp_V_address1               |  out|    8|   ap_memory|                   temp_V|         array|
|temp_V_ce1                    |  out|    1|   ap_memory|                   temp_V|         array|
|temp_V_we1                    |  out|    1|   ap_memory|                   temp_V|         array|
|temp_V_d1                     |  out|   32|   ap_memory|                   temp_V|         array|
+------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 6 }
  Pipeline-2 : II = 1, D = 1, States = { 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 6 
7 --> 8 
8 --> 9 8 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight"   --->   Operation 15 'read' 'leftRight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 16 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top"   --->   Operation 17 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0"   --->   Operation 18 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.69ns)   --->   "%init_patch_V_0 = alloca i64 1" [patchMaker.cpp:1114]   --->   Operation 19 'alloca' 'init_patch_V_0' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.69ns)   --->   "%init_patch_V_1 = alloca i64 1" [patchMaker.cpp:1114]   --->   Operation 20 'alloca' 'init_patch_V_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%init_patch_V_2 = alloca i64 1" [patchMaker.cpp:1114]   --->   Operation 21 'alloca' 'init_patch_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.69ns)   --->   "%init_patch_V_3 = alloca i64 1" [patchMaker.cpp:1114]   --->   Operation 22 'alloca' 'init_patch_V_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (0.69ns)   --->   "%init_patch_V_4 = alloca i64 1" [patchMaker.cpp:1114]   --->   Operation 23 'alloca' 'init_patch_V_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.69ns)   --->   "%NPpatches_superpoints_0_V = alloca i64 1" [patchMaker.cpp:1140]   --->   Operation 24 'alloca' 'NPpatches_superpoints_0_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.69ns)   --->   "%NPpatches_superpoints_1_V = alloca i64 1" [patchMaker.cpp:1140]   --->   Operation 25 'alloca' 'NPpatches_superpoints_1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%NPpatches_superpoints_2_V = alloca i64 1" [patchMaker.cpp:1140]   --->   Operation 26 'alloca' 'NPpatches_superpoints_2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "%NPpatches_superpoints_3_V = alloca i64 1" [patchMaker.cpp:1140]   --->   Operation 27 'alloca' 'NPpatches_superpoints_3_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (0.69ns)   --->   "%NPpatches_superpoints_4_V = alloca i64 1" [patchMaker.cpp:1140]   --->   Operation 28 'alloca' 'NPpatches_superpoints_4_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.69ns)   --->   "%NPpatches_parameters_V_0 = alloca i64 1" [patchMaker.cpp:1152]   --->   Operation 29 'alloca' 'NPpatches_parameters_V_0' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 30 [1/1] (0.63ns)   --->   "%NPpatches_parameters_V_1 = alloca i64 1" [patchMaker.cpp:1152]   --->   Operation 30 'alloca' 'NPpatches_parameters_V_1' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_1 : Operation 31 [1/1] (0.69ns)   --->   "%NPpatches_parameters_V_2 = alloca i64 1" [patchMaker.cpp:1152]   --->   Operation 31 'alloca' 'NPpatches_parameters_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 32 [1/1] (0.63ns)   --->   "%NPpatches_parameters_V_3 = alloca i64 1" [patchMaker.cpp:1152]   --->   Operation 32 'alloca' 'NPpatches_parameters_V_3' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_1 : Operation 33 [1/1] (0.69ns)   --->   "%NPpatches_parameters_V_4 = alloca i64 1" [patchMaker.cpp:1152]   --->   Operation 33 'alloca' 'NPpatches_parameters_V_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln1116 = br void" [patchMaker.cpp:1116]   --->   Operation 34 'br' 'br_ln1116' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %add_ln1116_2, void %.split197" [patchMaker.cpp:1116]   --->   Operation 35 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%a = phi i3 0, void, i3 %select_ln1116_3, void %.split197" [patchMaker.cpp:1122]   --->   Operation 36 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln1118_6, void %.split197" [patchMaker.cpp:1118]   --->   Operation 37 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%b = phi i5 0, void, i5 %select_ln1118_5, void %.split197" [patchMaker.cpp:1118]   --->   Operation 38 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%c = phi i2 0, void, i2 %add_ln1120, void %.split197" [patchMaker.cpp:1120]   --->   Operation 39 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln1116_2 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:1116]   --->   Operation 40 'add' 'add_ln1116_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.58ns)   --->   "%icmp_ln1116 = icmp_eq  i8 %indvar_flatten13, i8 160" [patchMaker.cpp:1116]   --->   Operation 42 'icmp' 'icmp_ln1116' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1116 = br i1 %icmp_ln1116, void %.split23, void %.preheader27.preheader" [patchMaker.cpp:1116]   --->   Operation 43 'br' 'br_ln1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.57ns)   --->   "%add_ln1116 = add i3 %a, i3 1" [patchMaker.cpp:1116]   --->   Operation 44 'add' 'add_ln1116' <Predicate = (!icmp_ln1116)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1120_3_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.59ns)   --->   "%icmp_ln1118 = icmp_eq  i7 %indvar_flatten, i7 32" [patchMaker.cpp:1118]   --->   Operation 47 'icmp' 'icmp_ln1118' <Predicate = (!icmp_ln1116)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln1116 = select i1 %icmp_ln1118, i5 0, i5 %b" [patchMaker.cpp:1116]   --->   Operation 48 'select' 'select_ln1116' <Predicate = (!icmp_ln1116)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln1116)   --->   "%xor_ln1116 = xor i1 %icmp_ln1118, i1 1" [patchMaker.cpp:1116]   --->   Operation 50 'xor' 'xor_ln1116' <Predicate = (!icmp_ln1116)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.34ns)   --->   "%icmp_ln1120 = icmp_eq  i2 %c, i2 2" [patchMaker.cpp:1120]   --->   Operation 51 'icmp' 'icmp_ln1120' <Predicate = (!icmp_ln1116)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1116 = and i1 %icmp_ln1120, i1 %xor_ln1116" [patchMaker.cpp:1116]   --->   Operation 52 'and' 'and_ln1116' <Predicate = (!icmp_ln1116)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.27ns)   --->   "%select_ln1116_3 = select i1 %icmp_ln1118, i3 %add_ln1116, i3 %a" [patchMaker.cpp:1116]   --->   Operation 53 'select' 'select_ln1116_3' <Predicate = (!icmp_ln1116)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln1118 = add i5 %select_ln1116, i5 1" [patchMaker.cpp:1118]   --->   Operation 54 'add' 'add_ln1118' <Predicate = (!icmp_ln1116)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1118_2_VITIS_LOOP_1120_3_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln1118)   --->   "%or_ln1118 = or i1 %and_ln1116, i1 %icmp_ln1118" [patchMaker.cpp:1118]   --->   Operation 56 'or' 'or_ln1118' <Predicate = (!icmp_ln1116)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1118 = select i1 %or_ln1118, i2 0, i2 %c" [patchMaker.cpp:1118]   --->   Operation 57 'select' 'select_ln1118' <Predicate = (!icmp_ln1116)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln1122)   --->   "%trunc_ln1122 = trunc i5 %add_ln1118" [patchMaker.cpp:1122]   --->   Operation 58 'trunc' 'trunc_ln1122' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln1122)   --->   "%trunc_ln1122_2 = trunc i5 %b" [patchMaker.cpp:1122]   --->   Operation 59 'trunc' 'trunc_ln1122_2' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln1122)   --->   "%select_ln1116_4 = select i1 %icmp_ln1118, i4 0, i4 %trunc_ln1122_2" [patchMaker.cpp:1116]   --->   Operation 60 'select' 'select_ln1116_4' <Predicate = (!icmp_ln1116)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln1122)   --->   "%select_ln1118_4 = select i1 %and_ln1116, i4 %trunc_ln1122, i4 %select_ln1116_4" [patchMaker.cpp:1118]   --->   Operation 61 'select' 'select_ln1118_4' <Predicate = (!icmp_ln1116)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln1122)   --->   "%tmp_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln1118_4, i1 0" [patchMaker.cpp:1118]   --->   Operation 62 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.27ns)   --->   "%select_ln1118_5 = select i1 %and_ln1116, i5 %add_ln1118, i5 %select_ln1116" [patchMaker.cpp:1118]   --->   Operation 64 'select' 'select_ln1118_5' <Predicate = (!icmp_ln1116)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln1122)   --->   "%zext_ln1122 = zext i2 %select_ln1118" [patchMaker.cpp:1122]   --->   Operation 65 'zext' 'zext_ln1122' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1122 = add i5 %tmp_cast, i5 %zext_ln1122" [patchMaker.cpp:1122]   --->   Operation 66 'add' 'add_ln1122' <Predicate = (!icmp_ln1116)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1122_2 = zext i5 %add_ln1122" [patchMaker.cpp:1122]   --->   Operation 67 'zext' 'zext_ln1122_2' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%init_patch_V_0_addr = getelementptr i32 %init_patch_V_0, i64 0, i64 %zext_ln1122_2" [patchMaker.cpp:1122]   --->   Operation 68 'getelementptr' 'init_patch_V_0_addr' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%init_patch_V_1_addr = getelementptr i32 %init_patch_V_1, i64 0, i64 %zext_ln1122_2" [patchMaker.cpp:1122]   --->   Operation 69 'getelementptr' 'init_patch_V_1_addr' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%init_patch_V_2_addr = getelementptr i32 %init_patch_V_2, i64 0, i64 %zext_ln1122_2" [patchMaker.cpp:1122]   --->   Operation 70 'getelementptr' 'init_patch_V_2_addr' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%init_patch_V_3_addr = getelementptr i32 %init_patch_V_3, i64 0, i64 %zext_ln1122_2" [patchMaker.cpp:1122]   --->   Operation 71 'getelementptr' 'init_patch_V_3_addr' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%init_patch_V_4_addr = getelementptr i32 %init_patch_V_4, i64 0, i64 %zext_ln1122_2" [patchMaker.cpp:1122]   --->   Operation 72 'getelementptr' 'init_patch_V_4_addr' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln1120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [patchMaker.cpp:1120]   --->   Operation 73 'specloopname' 'specloopname_ln1120' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.65ns)   --->   "%switch_ln1122 = switch i3 %select_ln1116_3, void %branch4, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3" [patchMaker.cpp:1122]   --->   Operation 74 'switch' 'switch_ln1122' <Predicate = (!icmp_ln1116)> <Delay = 0.65>
ST_2 : Operation 75 [1/1] (0.69ns)   --->   "%store_ln1122 = store i32 0, i5 %init_patch_V_3_addr" [patchMaker.cpp:1122]   --->   Operation 75 'store' 'store_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln1122 = br void %.split197" [patchMaker.cpp:1122]   --->   Operation 76 'br' 'br_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 3)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.69ns)   --->   "%store_ln1122 = store i32 0, i5 %init_patch_V_2_addr" [patchMaker.cpp:1122]   --->   Operation 77 'store' 'store_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln1122 = br void %.split197" [patchMaker.cpp:1122]   --->   Operation 78 'br' 'br_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 2)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.69ns)   --->   "%store_ln1122 = store i32 0, i5 %init_patch_V_1_addr" [patchMaker.cpp:1122]   --->   Operation 79 'store' 'store_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln1122 = br void %.split197" [patchMaker.cpp:1122]   --->   Operation 80 'br' 'br_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.69ns)   --->   "%store_ln1122 = store i32 0, i5 %init_patch_V_0_addr" [patchMaker.cpp:1122]   --->   Operation 81 'store' 'store_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln1122 = br void %.split197" [patchMaker.cpp:1122]   --->   Operation 82 'br' 'br_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 0)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.69ns)   --->   "%store_ln1122 = store i32 0, i5 %init_patch_V_4_addr" [patchMaker.cpp:1122]   --->   Operation 83 'store' 'store_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 != 0 & select_ln1116_3 != 1 & select_ln1116_3 != 2 & select_ln1116_3 != 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln1122 = br void %.split197" [patchMaker.cpp:1122]   --->   Operation 84 'br' 'br_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 != 0 & select_ln1116_3 != 1 & select_ln1116_3 != 2 & select_ln1116_3 != 3)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.43ns)   --->   "%add_ln1120 = add i2 %select_ln1118, i2 1" [patchMaker.cpp:1120]   --->   Operation 85 'add' 'add_ln1120' <Predicate = (!icmp_ln1116)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln1118_2 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:1118]   --->   Operation 86 'add' 'add_ln1118_2' <Predicate = (!icmp_ln1116)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.30ns)   --->   "%select_ln1118_6 = select i1 %icmp_ln1118, i7 1, i7 %add_ln1118_2" [patchMaker.cpp:1118]   --->   Operation 87 'select' 'select_ln1118_6' <Predicate = (!icmp_ln1116)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 88 'br' 'br_ln0' <Predicate = (!icmp_ln1116)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 89 [1/1] (0.38ns)   --->   "%br_ln1134 = br void %.preheader27" [patchMaker.cpp:1134]   --->   Operation 89 'br' 'br_ln1134' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%init_patch_size_0 = phi i8 %init_patch_size, void %.split17, i8 0, void %.preheader27.preheader"   --->   Operation 90 'phi' 'init_patch_size_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%ppl_0 = phi i32 %ppl_ret, void %.split17, i32 %p_read_4, void %.preheader27.preheader" [patchMaker.cpp:1136]   --->   Operation 91 'phi' 'ppl_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln1134, void %.split17, i3 0, void %.preheader27.preheader" [patchMaker.cpp:1134]   --->   Operation 92 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.57ns)   --->   "%add_ln1134 = add i3 %i, i3 1" [patchMaker.cpp:1134]   --->   Operation 93 'add' 'add_ln1134' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.49ns)   --->   "%icmp_ln1134 = icmp_eq  i3 %i, i3 5" [patchMaker.cpp:1134]   --->   Operation 94 'icmp' 'icmp_ln1134' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%empty_114 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 95 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln1134 = br i1 %icmp_ln1134, void %.split17, void %.preheader.preheader.preheader" [patchMaker.cpp:1134]   --->   Operation 96 'br' 'br_ln1134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (0.69ns)   --->   "%call_ret1 = call i40 @makeSuperPoint_alignedToLine8, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read_4, i1 %leftRight_read, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %GDarrayDecoded, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V" [patchMaker.cpp:1136]   --->   Operation 97 'call' 'call_ret1' <Predicate = (!icmp_ln1134)> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln1141 = br void %.preheader.preheader" [patchMaker.cpp:1141]   --->   Operation 98 'br' 'br_ln1141' <Predicate = (icmp_ln1134)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln1134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [patchMaker.cpp:1134]   --->   Operation 99 'specloopname' 'specloopname_ln1134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/2] (0.00ns)   --->   "%call_ret1 = call i40 @makeSuperPoint_alignedToLine8, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read_4, i1 %leftRight_read, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %GDarrayDecoded, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V" [patchMaker.cpp:1136]   --->   Operation 100 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%ppl_ret = extractvalue i40 %call_ret1" [patchMaker.cpp:1136]   --->   Operation 101 'extractvalue' 'ppl_ret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%init_patch_size = extractvalue i40 %call_ret1" [patchMaker.cpp:1136]   --->   Operation 102 'extractvalue' 'init_patch_size' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader27"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.99>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i8 %add_ln1141_2, void %.split1115, i8 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1141]   --->   Operation 104 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%b_3 = phi i3 %select_ln1141_3, void %.split1115, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1147]   --->   Operation 105 'phi' 'b_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %select_ln1143_6, void %.split1115, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1143]   --->   Operation 106 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%c_3 = phi i5 %select_ln1143_5, void %.split1115, i5 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1143]   --->   Operation 107 'phi' 'c_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%d = phi i2 %add_ln1145, void %.split1115, i2 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1145]   --->   Operation 108 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln1141_2 = add i8 %indvar_flatten35, i8 1" [patchMaker.cpp:1141]   --->   Operation 109 'add' 'add_ln1141_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.58ns)   --->   "%icmp_ln1141 = icmp_eq  i8 %indvar_flatten35, i8 160" [patchMaker.cpp:1141]   --->   Operation 111 'icmp' 'icmp_ln1141' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln1141 = br i1 %icmp_ln1141, void %.preheader, void %.preheader26.preheader.preheader" [patchMaker.cpp:1141]   --->   Operation 112 'br' 'br_ln1141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.57ns)   --->   "%add_ln1141 = add i3 %b_3, i3 1" [patchMaker.cpp:1141]   --->   Operation 113 'add' 'add_ln1141' <Predicate = (!icmp_ln1141)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1141_4_VITIS_LOOP_1143_5_VITIS_LOOP_1145_6_str"   --->   Operation 114 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%empty_115 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 115 'speclooptripcount' 'empty_115' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.59ns)   --->   "%icmp_ln1143 = icmp_eq  i7 %indvar_flatten21, i7 32" [patchMaker.cpp:1143]   --->   Operation 116 'icmp' 'icmp_ln1143' <Predicate = (!icmp_ln1141)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.27ns)   --->   "%select_ln1141 = select i1 %icmp_ln1143, i5 0, i5 %c_3" [patchMaker.cpp:1141]   --->   Operation 117 'select' 'select_ln1141' <Predicate = (!icmp_ln1141)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 118 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln1141)   --->   "%xor_ln1141 = xor i1 %icmp_ln1143, i1 1" [patchMaker.cpp:1141]   --->   Operation 119 'xor' 'xor_ln1141' <Predicate = (!icmp_ln1141)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.34ns)   --->   "%icmp_ln1145 = icmp_eq  i2 %d, i2 2" [patchMaker.cpp:1145]   --->   Operation 120 'icmp' 'icmp_ln1145' <Predicate = (!icmp_ln1141)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1141 = and i1 %icmp_ln1145, i1 %xor_ln1141" [patchMaker.cpp:1141]   --->   Operation 121 'and' 'and_ln1141' <Predicate = (!icmp_ln1141)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.27ns)   --->   "%select_ln1141_3 = select i1 %icmp_ln1143, i3 %add_ln1141, i3 %b_3" [patchMaker.cpp:1141]   --->   Operation 122 'select' 'select_ln1141_3' <Predicate = (!icmp_ln1141)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.70ns)   --->   "%add_ln1143 = add i5 %select_ln1141, i5 1" [patchMaker.cpp:1143]   --->   Operation 123 'add' 'add_ln1143' <Predicate = (!icmp_ln1141)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1143_5_VITIS_LOOP_1145_6_str"   --->   Operation 124 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln1143)   --->   "%or_ln1143 = or i1 %and_ln1141, i1 %icmp_ln1143" [patchMaker.cpp:1143]   --->   Operation 125 'or' 'or_ln1143' <Predicate = (!icmp_ln1141)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1143 = select i1 %or_ln1143, i2 0, i2 %d" [patchMaker.cpp:1143]   --->   Operation 126 'select' 'select_ln1143' <Predicate = (!icmp_ln1141)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln1147)   --->   "%trunc_ln1147 = trunc i5 %add_ln1143" [patchMaker.cpp:1147]   --->   Operation 127 'trunc' 'trunc_ln1147' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln1147)   --->   "%trunc_ln1147_2 = trunc i5 %c_3" [patchMaker.cpp:1147]   --->   Operation 128 'trunc' 'trunc_ln1147_2' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln1147)   --->   "%select_ln1141_4 = select i1 %icmp_ln1143, i4 0, i4 %trunc_ln1147_2" [patchMaker.cpp:1141]   --->   Operation 129 'select' 'select_ln1141_4' <Predicate = (!icmp_ln1141)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln1147)   --->   "%select_ln1143_4 = select i1 %and_ln1141, i4 %trunc_ln1147, i4 %select_ln1141_4" [patchMaker.cpp:1143]   --->   Operation 130 'select' 'select_ln1143_4' <Predicate = (!icmp_ln1141)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln1147)   --->   "%tmp_110_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln1143_4, i1 0" [patchMaker.cpp:1143]   --->   Operation 131 'bitconcatenate' 'tmp_110_cast' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 132 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.27ns)   --->   "%select_ln1143_5 = select i1 %and_ln1141, i5 %add_ln1143, i5 %select_ln1141" [patchMaker.cpp:1143]   --->   Operation 133 'select' 'select_ln1143_5' <Predicate = (!icmp_ln1141)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln1147)   --->   "%zext_ln1147 = zext i2 %select_ln1143" [patchMaker.cpp:1147]   --->   Operation 134 'zext' 'zext_ln1147' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1147 = add i5 %tmp_110_cast, i5 %zext_ln1147" [patchMaker.cpp:1147]   --->   Operation 135 'add' 'add_ln1147' <Predicate = (!icmp_ln1141)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1147_2 = zext i5 %add_ln1147" [patchMaker.cpp:1147]   --->   Operation 136 'zext' 'zext_ln1147_2' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_0_V_addr = getelementptr i32 %NPpatches_superpoints_0_V, i64 0, i64 %zext_ln1147_2" [patchMaker.cpp:1147]   --->   Operation 137 'getelementptr' 'NPpatches_superpoints_0_V_addr' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_1_V_addr = getelementptr i32 %NPpatches_superpoints_1_V, i64 0, i64 %zext_ln1147_2" [patchMaker.cpp:1147]   --->   Operation 138 'getelementptr' 'NPpatches_superpoints_1_V_addr' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_2_V_addr = getelementptr i32 %NPpatches_superpoints_2_V, i64 0, i64 %zext_ln1147_2" [patchMaker.cpp:1147]   --->   Operation 139 'getelementptr' 'NPpatches_superpoints_2_V_addr' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_3_V_addr = getelementptr i32 %NPpatches_superpoints_3_V, i64 0, i64 %zext_ln1147_2" [patchMaker.cpp:1147]   --->   Operation 140 'getelementptr' 'NPpatches_superpoints_3_V_addr' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_4_V_addr = getelementptr i32 %NPpatches_superpoints_4_V, i64 0, i64 %zext_ln1147_2" [patchMaker.cpp:1147]   --->   Operation 141 'getelementptr' 'NPpatches_superpoints_4_V_addr' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln1145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [patchMaker.cpp:1145]   --->   Operation 142 'specloopname' 'specloopname_ln1145' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.65ns)   --->   "%switch_ln1147 = switch i3 %select_ln1141_3, void %branch9, i3 0, void %branch5, i3 1, void %branch6, i3 2, void %branch7, i3 3, void %branch8" [patchMaker.cpp:1147]   --->   Operation 143 'switch' 'switch_ln1147' <Predicate = (!icmp_ln1141)> <Delay = 0.65>
ST_6 : Operation 144 [1/1] (0.69ns)   --->   "%store_ln1147 = store i32 0, i5 %NPpatches_superpoints_3_V_addr" [patchMaker.cpp:1147]   --->   Operation 144 'store' 'store_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln1147 = br void %.split1115" [patchMaker.cpp:1147]   --->   Operation 145 'br' 'br_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 3)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.69ns)   --->   "%store_ln1147 = store i32 0, i5 %NPpatches_superpoints_2_V_addr" [patchMaker.cpp:1147]   --->   Operation 146 'store' 'store_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln1147 = br void %.split1115" [patchMaker.cpp:1147]   --->   Operation 147 'br' 'br_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 2)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.69ns)   --->   "%store_ln1147 = store i32 0, i5 %NPpatches_superpoints_1_V_addr" [patchMaker.cpp:1147]   --->   Operation 148 'store' 'store_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln1147 = br void %.split1115" [patchMaker.cpp:1147]   --->   Operation 149 'br' 'br_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 1)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.69ns)   --->   "%store_ln1147 = store i32 0, i5 %NPpatches_superpoints_0_V_addr" [patchMaker.cpp:1147]   --->   Operation 150 'store' 'store_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln1147 = br void %.split1115" [patchMaker.cpp:1147]   --->   Operation 151 'br' 'br_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 0)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.69ns)   --->   "%store_ln1147 = store i32 0, i5 %NPpatches_superpoints_4_V_addr" [patchMaker.cpp:1147]   --->   Operation 152 'store' 'store_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 != 0 & select_ln1141_3 != 1 & select_ln1141_3 != 2 & select_ln1141_3 != 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln1147 = br void %.split1115" [patchMaker.cpp:1147]   --->   Operation 153 'br' 'br_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 != 0 & select_ln1141_3 != 1 & select_ln1141_3 != 2 & select_ln1141_3 != 3)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.43ns)   --->   "%add_ln1145 = add i2 %select_ln1143, i2 1" [patchMaker.cpp:1145]   --->   Operation 154 'add' 'add_ln1145' <Predicate = (!icmp_ln1141)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.70ns)   --->   "%add_ln1143_2 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:1143]   --->   Operation 155 'add' 'add_ln1143_2' <Predicate = (!icmp_ln1141)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.30ns)   --->   "%select_ln1143_6 = select i1 %icmp_ln1143, i7 1, i7 %add_ln1143_2" [patchMaker.cpp:1143]   --->   Operation 156 'select' 'select_ln1143_6' <Predicate = (!icmp_ln1141)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln1141)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.38>
ST_7 : Operation 158 [1/1] (0.38ns)   --->   "%br_ln1153 = br void %.preheader26.preheader" [patchMaker.cpp:1153]   --->   Operation 158 'br' 'br_ln1153' <Predicate = true> <Delay = 0.38>

State 8 <SV = 6> <Delay = 2.93>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i7 %add_ln1153_2, void %.split24, i7 0, void %.preheader26.preheader.preheader" [patchMaker.cpp:1153]   --->   Operation 159 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%b_4 = phi i3 %select_ln1153_2, void %.split24, i3 0, void %.preheader26.preheader.preheader" [patchMaker.cpp:1159]   --->   Operation 160 'phi' 'b_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i6 %select_ln1155_4, void %.split24, i6 0, void %.preheader26.preheader.preheader" [patchMaker.cpp:1155]   --->   Operation 161 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%c_4 = phi i3 %select_ln1155_3, void %.split24, i3 0, void %.preheader26.preheader.preheader" [patchMaker.cpp:1155]   --->   Operation 162 'phi' 'c_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%d_2 = phi i3 %add_ln1157, void %.split24, i3 0, void %.preheader26.preheader.preheader" [patchMaker.cpp:1157]   --->   Operation 163 'phi' 'd_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln1153_2 = add i7 %indvar_flatten57, i7 1" [patchMaker.cpp:1153]   --->   Operation 164 'add' 'add_ln1153_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 165 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.59ns)   --->   "%icmp_ln1153 = icmp_eq  i7 %indvar_flatten57, i7 120" [patchMaker.cpp:1153]   --->   Operation 166 'icmp' 'icmp_ln1153' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln1153 = br i1 %icmp_ln1153, void %.preheader26, void" [patchMaker.cpp:1153]   --->   Operation 167 'br' 'br_ln1153' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.57ns)   --->   "%add_ln1153 = add i3 %b_4, i3 1" [patchMaker.cpp:1153]   --->   Operation 168 'add' 'add_ln1153' <Predicate = (!icmp_ln1153)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1153_7_VITIS_LOOP_1155_8_VITIS_LOOP_1157_9_str"   --->   Operation 169 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 170 'speclooptripcount' 'empty_116' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.61ns)   --->   "%icmp_ln1155 = icmp_eq  i6 %indvar_flatten43, i6 24" [patchMaker.cpp:1155]   --->   Operation 171 'icmp' 'icmp_ln1155' <Predicate = (!icmp_ln1153)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.27ns)   --->   "%select_ln1153 = select i1 %icmp_ln1155, i3 0, i3 %c_4" [patchMaker.cpp:1153]   --->   Operation 172 'select' 'select_ln1153' <Predicate = (!icmp_ln1153)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 173 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln1153)   --->   "%xor_ln1153 = xor i1 %icmp_ln1155, i1 1" [patchMaker.cpp:1153]   --->   Operation 174 'xor' 'xor_ln1153' <Predicate = (!icmp_ln1153)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.49ns)   --->   "%icmp_ln1157 = icmp_eq  i3 %d_2, i3 6" [patchMaker.cpp:1157]   --->   Operation 175 'icmp' 'icmp_ln1157' <Predicate = (!icmp_ln1153)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1153 = and i1 %icmp_ln1157, i1 %xor_ln1153" [patchMaker.cpp:1153]   --->   Operation 176 'and' 'and_ln1153' <Predicate = (!icmp_ln1153)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.27ns)   --->   "%select_ln1153_2 = select i1 %icmp_ln1155, i3 %add_ln1153, i3 %b_4" [patchMaker.cpp:1153]   --->   Operation 177 'select' 'select_ln1153_2' <Predicate = (!icmp_ln1153)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.57ns)   --->   "%add_ln1155 = add i3 %select_ln1153, i3 1" [patchMaker.cpp:1155]   --->   Operation 178 'add' 'add_ln1155' <Predicate = (!icmp_ln1153)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1155_8_VITIS_LOOP_1157_9_str"   --->   Operation 179 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln1155)   --->   "%or_ln1155 = or i1 %and_ln1153, i1 %icmp_ln1155" [patchMaker.cpp:1155]   --->   Operation 180 'or' 'or_ln1155' <Predicate = (!icmp_ln1153)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1155 = select i1 %or_ln1155, i3 0, i3 %d_2" [patchMaker.cpp:1155]   --->   Operation 181 'select' 'select_ln1155' <Predicate = (!icmp_ln1153)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.27ns)   --->   "%select_ln1155_3 = select i1 %and_ln1153, i3 %add_ln1155, i3 %select_ln1153" [patchMaker.cpp:1155]   --->   Operation 182 'select' 'select_ln1155_3' <Predicate = (!icmp_ln1153)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln1159 = trunc i3 %select_ln1155_3" [patchMaker.cpp:1159]   --->   Operation 183 'trunc' 'trunc_ln1159' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln1159, i3 0" [patchMaker.cpp:1159]   --->   Operation 184 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln1155_3, i1 0" [patchMaker.cpp:1159]   --->   Operation 185 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1159 = zext i4 %tmp" [patchMaker.cpp:1159]   --->   Operation 186 'zext' 'zext_ln1159' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1159 = sub i5 %p_shl_cast, i5 %zext_ln1159" [patchMaker.cpp:1159]   --->   Operation 187 'sub' 'sub_ln1159' <Predicate = (!icmp_ln1153)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 188 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1159_3 = zext i3 %select_ln1155" [patchMaker.cpp:1159]   --->   Operation 189 'zext' 'zext_ln1159_3' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.49ns) (root node of TernaryAdder)   --->   "%add_ln1159 = add i5 %sub_ln1159, i5 %zext_ln1159_3" [patchMaker.cpp:1159]   --->   Operation 190 'add' 'add_ln1159' <Predicate = (!icmp_ln1153)> <Delay = 0.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1159_4 = zext i5 %add_ln1159" [patchMaker.cpp:1159]   --->   Operation 191 'zext' 'zext_ln1159_4' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_0_addr = getelementptr i32 %NPpatches_parameters_V_0, i64 0, i64 %zext_ln1159_4" [patchMaker.cpp:1159]   --->   Operation 192 'getelementptr' 'NPpatches_parameters_V_0_addr' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_1_addr = getelementptr i1 %NPpatches_parameters_V_1, i64 0, i64 %zext_ln1159_4" [patchMaker.cpp:1159]   --->   Operation 193 'getelementptr' 'NPpatches_parameters_V_1_addr' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_2_addr = getelementptr i32 %NPpatches_parameters_V_2, i64 0, i64 %zext_ln1159_4" [patchMaker.cpp:1159]   --->   Operation 194 'getelementptr' 'NPpatches_parameters_V_2_addr' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_3_addr = getelementptr i1 %NPpatches_parameters_V_3, i64 0, i64 %zext_ln1159_4" [patchMaker.cpp:1159]   --->   Operation 195 'getelementptr' 'NPpatches_parameters_V_3_addr' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_4_addr = getelementptr i32 %NPpatches_parameters_V_4, i64 0, i64 %zext_ln1159_4" [patchMaker.cpp:1159]   --->   Operation 196 'getelementptr' 'NPpatches_parameters_V_4_addr' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln1157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [patchMaker.cpp:1157]   --->   Operation 197 'specloopname' 'specloopname_ln1157' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.65ns)   --->   "%switch_ln1159 = switch i3 %select_ln1153_2, void %branch14, i3 0, void %branch10, i3 1, void %branch11, i3 2, void %branch12, i3 3, void %branch13" [patchMaker.cpp:1159]   --->   Operation 198 'switch' 'switch_ln1159' <Predicate = (!icmp_ln1153)> <Delay = 0.65>
ST_8 : Operation 199 [1/1] (0.63ns)   --->   "%store_ln1159 = store i1 0, i5 %NPpatches_parameters_V_3_addr" [patchMaker.cpp:1159]   --->   Operation 199 'store' 'store_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 3)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln1159 = br void %.split24" [patchMaker.cpp:1159]   --->   Operation 200 'br' 'br_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 3)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.69ns)   --->   "%store_ln1159 = store i32 0, i5 %NPpatches_parameters_V_2_addr" [patchMaker.cpp:1159]   --->   Operation 201 'store' 'store_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln1159 = br void %.split24" [patchMaker.cpp:1159]   --->   Operation 202 'br' 'br_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 2)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.63ns)   --->   "%store_ln1159 = store i1 0, i5 %NPpatches_parameters_V_1_addr" [patchMaker.cpp:1159]   --->   Operation 203 'store' 'store_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 1)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln1159 = br void %.split24" [patchMaker.cpp:1159]   --->   Operation 204 'br' 'br_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 1)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.69ns)   --->   "%store_ln1159 = store i32 0, i5 %NPpatches_parameters_V_0_addr" [patchMaker.cpp:1159]   --->   Operation 205 'store' 'store_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln1159 = br void %.split24" [patchMaker.cpp:1159]   --->   Operation 206 'br' 'br_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 0)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.69ns)   --->   "%store_ln1159 = store i32 0, i5 %NPpatches_parameters_V_4_addr" [patchMaker.cpp:1159]   --->   Operation 207 'store' 'store_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 != 0 & select_ln1153_2 != 1 & select_ln1153_2 != 2 & select_ln1153_2 != 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln1159 = br void %.split24" [patchMaker.cpp:1159]   --->   Operation 208 'br' 'br_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 != 0 & select_ln1153_2 != 1 & select_ln1153_2 != 2 & select_ln1153_2 != 3)> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.57ns)   --->   "%add_ln1157 = add i3 %select_ln1155, i3 1" [patchMaker.cpp:1157]   --->   Operation 209 'add' 'add_ln1157' <Predicate = (!icmp_ln1153)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (0.70ns)   --->   "%add_ln1155_2 = add i6 %indvar_flatten43, i6 1" [patchMaker.cpp:1155]   --->   Operation 210 'add' 'add_ln1155_2' <Predicate = (!icmp_ln1153)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (0.29ns)   --->   "%select_ln1155_4 = select i1 %icmp_ln1155, i6 1, i6 %add_ln1155_2" [patchMaker.cpp:1155]   --->   Operation 211 'select' 'select_ln1155_4' <Predicate = (!icmp_ln1153)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader26.preheader"   --->   Operation 212 'br' 'br_ln0' <Predicate = (!icmp_ln1153)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.69>
ST_9 : Operation 213 [2/2] (0.69ns)   --->   "%call_ln1166 = call void @wedgePatch_init, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %apexZ0_read, i25 %radii" [patchMaker.cpp:1166]   --->   Operation 213 'call' 'call_ln1166' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 214 [1/2] (0.00ns)   --->   "%call_ln1166 = call void @wedgePatch_init, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %apexZ0_read, i25 %radii" [patchMaker.cpp:1166]   --->   Operation 214 'call' 'call_ln1166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1169]   --->   Operation 215 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 3.10>
ST_11 : Operation 216 [2/2] (3.10ns)   --->   "%call_ln1169 = call void @add_patch6, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %patches_parameters" [patchMaker.cpp:1169]   --->   Operation 216 'call' 'call_ln1169' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.70>
ST_12 : Operation 217 [1/2] (0.70ns)   --->   "%call_ln1169 = call void @add_patch6, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %patches_parameters" [patchMaker.cpp:1169]   --->   Operation 217 'call' 'call_ln1169' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%ret_ln1170 = ret i32 %ppl_0" [patchMaker.cpp:1170]   --->   Operation 218 'ret' 'ret_ln1170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ GDn_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ patches_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ apexZ0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_top]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leftRight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GDarrayDecoded]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ radii]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ trapezoid_edges_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ temp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0              (specinterface    ) [ 0000000000000]
specinterface_ln0              (specinterface    ) [ 0000000000000]
leftRight_read                 (read             ) [ 0011110000000]
p_read_4                       (read             ) [ 0011110000000]
z_top_read                     (read             ) [ 0011110000000]
apexZ0_read                    (read             ) [ 0011111111100]
init_patch_V_0                 (alloca           ) [ 0011111111100]
init_patch_V_1                 (alloca           ) [ 0011111111100]
init_patch_V_2                 (alloca           ) [ 0011111111100]
init_patch_V_3                 (alloca           ) [ 0011111111100]
init_patch_V_4                 (alloca           ) [ 0011111111100]
NPpatches_superpoints_0_V      (alloca           ) [ 0011111111111]
NPpatches_superpoints_1_V      (alloca           ) [ 0011111111111]
NPpatches_superpoints_2_V      (alloca           ) [ 0011111111111]
NPpatches_superpoints_3_V      (alloca           ) [ 0011111111111]
NPpatches_superpoints_4_V      (alloca           ) [ 0011111111111]
NPpatches_parameters_V_0       (alloca           ) [ 0011111111111]
NPpatches_parameters_V_1       (alloca           ) [ 0011111111111]
NPpatches_parameters_V_2       (alloca           ) [ 0011111111111]
NPpatches_parameters_V_3       (alloca           ) [ 0011111111111]
NPpatches_parameters_V_4       (alloca           ) [ 0011111111111]
br_ln1116                      (br               ) [ 0110000000000]
indvar_flatten13               (phi              ) [ 0010000000000]
a                              (phi              ) [ 0010000000000]
indvar_flatten                 (phi              ) [ 0010000000000]
b                              (phi              ) [ 0010000000000]
c                              (phi              ) [ 0010000000000]
add_ln1116_2                   (add              ) [ 0110000000000]
specpipeline_ln0               (specpipeline     ) [ 0000000000000]
icmp_ln1116                    (icmp             ) [ 0010000000000]
br_ln1116                      (br               ) [ 0000000000000]
add_ln1116                     (add              ) [ 0000000000000]
specloopname_ln0               (specloopname     ) [ 0000000000000]
empty                          (speclooptripcount) [ 0000000000000]
icmp_ln1118                    (icmp             ) [ 0000000000000]
select_ln1116                  (select           ) [ 0000000000000]
specpipeline_ln0               (specpipeline     ) [ 0000000000000]
xor_ln1116                     (xor              ) [ 0000000000000]
icmp_ln1120                    (icmp             ) [ 0000000000000]
and_ln1116                     (and              ) [ 0000000000000]
select_ln1116_3                (select           ) [ 0110000000000]
add_ln1118                     (add              ) [ 0000000000000]
specloopname_ln0               (specloopname     ) [ 0000000000000]
or_ln1118                      (or               ) [ 0000000000000]
select_ln1118                  (select           ) [ 0000000000000]
trunc_ln1122                   (trunc            ) [ 0000000000000]
trunc_ln1122_2                 (trunc            ) [ 0000000000000]
select_ln1116_4                (select           ) [ 0000000000000]
select_ln1118_4                (select           ) [ 0000000000000]
tmp_cast                       (bitconcatenate   ) [ 0000000000000]
specpipeline_ln0               (specpipeline     ) [ 0000000000000]
select_ln1118_5                (select           ) [ 0110000000000]
zext_ln1122                    (zext             ) [ 0000000000000]
add_ln1122                     (add              ) [ 0000000000000]
zext_ln1122_2                  (zext             ) [ 0000000000000]
init_patch_V_0_addr            (getelementptr    ) [ 0000000000000]
init_patch_V_1_addr            (getelementptr    ) [ 0000000000000]
init_patch_V_2_addr            (getelementptr    ) [ 0000000000000]
init_patch_V_3_addr            (getelementptr    ) [ 0000000000000]
init_patch_V_4_addr            (getelementptr    ) [ 0000000000000]
specloopname_ln1120            (specloopname     ) [ 0000000000000]
switch_ln1122                  (switch           ) [ 0000000000000]
store_ln1122                   (store            ) [ 0000000000000]
br_ln1122                      (br               ) [ 0000000000000]
store_ln1122                   (store            ) [ 0000000000000]
br_ln1122                      (br               ) [ 0000000000000]
store_ln1122                   (store            ) [ 0000000000000]
br_ln1122                      (br               ) [ 0000000000000]
store_ln1122                   (store            ) [ 0000000000000]
br_ln1122                      (br               ) [ 0000000000000]
store_ln1122                   (store            ) [ 0000000000000]
br_ln1122                      (br               ) [ 0000000000000]
add_ln1120                     (add              ) [ 0110000000000]
add_ln1118_2                   (add              ) [ 0000000000000]
select_ln1118_6                (select           ) [ 0110000000000]
br_ln0                         (br               ) [ 0110000000000]
br_ln1134                      (br               ) [ 0001110000000]
init_patch_size_0              (phi              ) [ 0000111111100]
ppl_0                          (phi              ) [ 0000101111111]
i                              (phi              ) [ 0000110000000]
add_ln1134                     (add              ) [ 0001110000000]
icmp_ln1134                    (icmp             ) [ 0000111000000]
empty_114                      (speclooptripcount) [ 0000000000000]
br_ln1134                      (br               ) [ 0000000000000]
br_ln1141                      (br               ) [ 0000111000000]
specloopname_ln1134            (specloopname     ) [ 0000000000000]
call_ret1                      (call             ) [ 0000000000000]
ppl_ret                        (extractvalue     ) [ 0001110000000]
init_patch_size                (extractvalue     ) [ 0001110000000]
br_ln0                         (br               ) [ 0001110000000]
indvar_flatten35               (phi              ) [ 0000001000000]
b_3                            (phi              ) [ 0000001000000]
indvar_flatten21               (phi              ) [ 0000001000000]
c_3                            (phi              ) [ 0000001000000]
d                              (phi              ) [ 0000001000000]
add_ln1141_2                   (add              ) [ 0000101000000]
specpipeline_ln0               (specpipeline     ) [ 0000000000000]
icmp_ln1141                    (icmp             ) [ 0000001000000]
br_ln1141                      (br               ) [ 0000000000000]
add_ln1141                     (add              ) [ 0000000000000]
specloopname_ln0               (specloopname     ) [ 0000000000000]
empty_115                      (speclooptripcount) [ 0000000000000]
icmp_ln1143                    (icmp             ) [ 0000000000000]
select_ln1141                  (select           ) [ 0000000000000]
specpipeline_ln0               (specpipeline     ) [ 0000000000000]
xor_ln1141                     (xor              ) [ 0000000000000]
icmp_ln1145                    (icmp             ) [ 0000000000000]
and_ln1141                     (and              ) [ 0000000000000]
select_ln1141_3                (select           ) [ 0000101000000]
add_ln1143                     (add              ) [ 0000000000000]
specloopname_ln0               (specloopname     ) [ 0000000000000]
or_ln1143                      (or               ) [ 0000000000000]
select_ln1143                  (select           ) [ 0000000000000]
trunc_ln1147                   (trunc            ) [ 0000000000000]
trunc_ln1147_2                 (trunc            ) [ 0000000000000]
select_ln1141_4                (select           ) [ 0000000000000]
select_ln1143_4                (select           ) [ 0000000000000]
tmp_110_cast                   (bitconcatenate   ) [ 0000000000000]
specpipeline_ln0               (specpipeline     ) [ 0000000000000]
select_ln1143_5                (select           ) [ 0000101000000]
zext_ln1147                    (zext             ) [ 0000000000000]
add_ln1147                     (add              ) [ 0000000000000]
zext_ln1147_2                  (zext             ) [ 0000000000000]
NPpatches_superpoints_0_V_addr (getelementptr    ) [ 0000000000000]
NPpatches_superpoints_1_V_addr (getelementptr    ) [ 0000000000000]
NPpatches_superpoints_2_V_addr (getelementptr    ) [ 0000000000000]
NPpatches_superpoints_3_V_addr (getelementptr    ) [ 0000000000000]
NPpatches_superpoints_4_V_addr (getelementptr    ) [ 0000000000000]
specloopname_ln1145            (specloopname     ) [ 0000000000000]
switch_ln1147                  (switch           ) [ 0000000000000]
store_ln1147                   (store            ) [ 0000000000000]
br_ln1147                      (br               ) [ 0000000000000]
store_ln1147                   (store            ) [ 0000000000000]
br_ln1147                      (br               ) [ 0000000000000]
store_ln1147                   (store            ) [ 0000000000000]
br_ln1147                      (br               ) [ 0000000000000]
store_ln1147                   (store            ) [ 0000000000000]
br_ln1147                      (br               ) [ 0000000000000]
store_ln1147                   (store            ) [ 0000000000000]
br_ln1147                      (br               ) [ 0000000000000]
add_ln1145                     (add              ) [ 0000101000000]
add_ln1143_2                   (add              ) [ 0000000000000]
select_ln1143_6                (select           ) [ 0000101000000]
br_ln0                         (br               ) [ 0000101000000]
br_ln1153                      (br               ) [ 0000000110000]
indvar_flatten57               (phi              ) [ 0000000010000]
b_4                            (phi              ) [ 0000000010000]
indvar_flatten43               (phi              ) [ 0000000010000]
c_4                            (phi              ) [ 0000000010000]
d_2                            (phi              ) [ 0000000010000]
add_ln1153_2                   (add              ) [ 0000000110000]
specpipeline_ln0               (specpipeline     ) [ 0000000000000]
icmp_ln1153                    (icmp             ) [ 0000000010000]
br_ln1153                      (br               ) [ 0000000000000]
add_ln1153                     (add              ) [ 0000000000000]
specloopname_ln0               (specloopname     ) [ 0000000000000]
empty_116                      (speclooptripcount) [ 0000000000000]
icmp_ln1155                    (icmp             ) [ 0000000000000]
select_ln1153                  (select           ) [ 0000000000000]
specpipeline_ln0               (specpipeline     ) [ 0000000000000]
xor_ln1153                     (xor              ) [ 0000000000000]
icmp_ln1157                    (icmp             ) [ 0000000000000]
and_ln1153                     (and              ) [ 0000000000000]
select_ln1153_2                (select           ) [ 0000000110000]
add_ln1155                     (add              ) [ 0000000000000]
specloopname_ln0               (specloopname     ) [ 0000000000000]
or_ln1155                      (or               ) [ 0000000000000]
select_ln1155                  (select           ) [ 0000000000000]
select_ln1155_3                (select           ) [ 0000000110000]
trunc_ln1159                   (trunc            ) [ 0000000000000]
p_shl_cast                     (bitconcatenate   ) [ 0000000000000]
tmp                            (bitconcatenate   ) [ 0000000000000]
zext_ln1159                    (zext             ) [ 0000000000000]
sub_ln1159                     (sub              ) [ 0000000000000]
specpipeline_ln0               (specpipeline     ) [ 0000000000000]
zext_ln1159_3                  (zext             ) [ 0000000000000]
add_ln1159                     (add              ) [ 0000000000000]
zext_ln1159_4                  (zext             ) [ 0000000000000]
NPpatches_parameters_V_0_addr  (getelementptr    ) [ 0000000000000]
NPpatches_parameters_V_1_addr  (getelementptr    ) [ 0000000000000]
NPpatches_parameters_V_2_addr  (getelementptr    ) [ 0000000000000]
NPpatches_parameters_V_3_addr  (getelementptr    ) [ 0000000000000]
NPpatches_parameters_V_4_addr  (getelementptr    ) [ 0000000000000]
specloopname_ln1157            (specloopname     ) [ 0000000000000]
switch_ln1159                  (switch           ) [ 0000000000000]
store_ln1159                   (store            ) [ 0000000000000]
br_ln1159                      (br               ) [ 0000000000000]
store_ln1159                   (store            ) [ 0000000000000]
br_ln1159                      (br               ) [ 0000000000000]
store_ln1159                   (store            ) [ 0000000000000]
br_ln1159                      (br               ) [ 0000000000000]
store_ln1159                   (store            ) [ 0000000000000]
br_ln1159                      (br               ) [ 0000000000000]
store_ln1159                   (store            ) [ 0000000000000]
br_ln1159                      (br               ) [ 0000000000000]
add_ln1157                     (add              ) [ 0000000110000]
add_ln1155_2                   (add              ) [ 0000000000000]
select_ln1155_4                (select           ) [ 0000000110000]
br_ln0                         (br               ) [ 0000000110000]
call_ln1166                    (call             ) [ 0000000000000]
n_patches_read                 (read             ) [ 0000000000011]
call_ln1169                    (call             ) [ 0000000000000]
ret_ln1170                     (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_patches">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="GDn_points">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="patches_superpoints">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="apexZ0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apexZ0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="z_top">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_top"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="leftRight">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leftRight"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="GDarrayDecoded">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDarrayDecoded"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="patches_parameters">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="radii">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radii"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="trapezoid_edges_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trapezoid_edges_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="temp_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1120_3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_1118_2_VITIS_LOOP_1120_3_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="makeSuperPoint_alignedToLine8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_1141_4_VITIS_LOOP_1143_5_VITIS_LOOP_1145_6_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_1143_5_VITIS_LOOP_1145_6_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_1153_7_VITIS_LOOP_1155_8_VITIS_LOOP_1157_9_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_1155_8_VITIS_LOOP_1157_9_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wedgePatch_init"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_patch6"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="init_patch_V_0_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_patch_V_0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="init_patch_V_1_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_patch_V_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="init_patch_V_2_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_patch_V_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="init_patch_V_3_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_patch_V_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="init_patch_V_4_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_patch_V_4/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="NPpatches_superpoints_0_V_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_superpoints_0_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="NPpatches_superpoints_1_V_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_superpoints_1_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="NPpatches_superpoints_2_V_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_superpoints_2_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="NPpatches_superpoints_3_V_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_superpoints_3_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="NPpatches_superpoints_4_V_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_superpoints_4_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="NPpatches_parameters_V_0_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_parameters_V_0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="NPpatches_parameters_V_1_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_parameters_V_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="NPpatches_parameters_V_2_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_parameters_V_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="NPpatches_parameters_V_3_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_parameters_V_3/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="NPpatches_parameters_V_4_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_parameters_V_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="leftRight_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="leftRight_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_read_4_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="z_top_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_top_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="apexZ0_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="apexZ0_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="n_patches_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_patches_read/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="init_patch_V_0_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_patch_V_0_addr/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="init_patch_V_1_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_patch_V_1_addr/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="init_patch_V_2_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_patch_V_2_addr/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="init_patch_V_3_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_patch_V_3_addr/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="init_patch_V_4_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_patch_V_4_addr/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln1122_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1122/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln1122_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1122/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln1122_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1122/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln1122_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1122/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln1122_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1122/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="NPpatches_superpoints_0_V_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="5" slack="0"/>
<pin id="299" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_superpoints_0_V_addr/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="NPpatches_superpoints_1_V_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_superpoints_1_V_addr/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="NPpatches_superpoints_2_V_addr_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_superpoints_2_V_addr/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="NPpatches_superpoints_3_V_addr_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_superpoints_3_V_addr/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="NPpatches_superpoints_4_V_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_superpoints_4_V_addr/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln1147_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1147/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln1147_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1147/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln1147_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1147/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln1147_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1147/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln1147_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1147/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="NPpatches_parameters_V_0_addr_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="5" slack="0"/>
<pin id="364" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_parameters_V_0_addr/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="NPpatches_parameters_V_1_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_parameters_V_1_addr/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="NPpatches_parameters_V_2_addr_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="5" slack="0"/>
<pin id="376" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_parameters_V_2_addr/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="NPpatches_parameters_V_3_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_parameters_V_3_addr/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="NPpatches_parameters_V_4_addr_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="5" slack="0"/>
<pin id="388" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_parameters_V_4_addr/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln1159_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1159/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln1159_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1159/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln1159_access_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1159/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln1159_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1159/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln1159_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1159/8 "/>
</bind>
</comp>

<comp id="425" class="1005" name="indvar_flatten13_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="1"/>
<pin id="427" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="indvar_flatten13_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="8" slack="0"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="a_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="1"/>
<pin id="438" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="a_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="3" slack="0"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="indvar_flatten_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="1"/>
<pin id="449" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="indvar_flatten_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="7" slack="0"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="458" class="1005" name="b_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="1"/>
<pin id="460" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="b_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="5" slack="0"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="469" class="1005" name="c_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="2" slack="1"/>
<pin id="471" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="c_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="2" slack="0"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="480" class="1005" name="init_patch_size_0_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="1"/>
<pin id="482" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="init_patch_size_0 (phireg) "/>
</bind>
</comp>

<comp id="484" class="1004" name="init_patch_size_0_phi_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="1" slack="1"/>
<pin id="488" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="init_patch_size_0/4 "/>
</bind>
</comp>

<comp id="492" class="1005" name="ppl_0_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="7"/>
<pin id="494" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="ppl_0 (phireg) "/>
</bind>
</comp>

<comp id="495" class="1004" name="ppl_0_phi_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="2" bw="32" slack="3"/>
<pin id="499" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="500" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ppl_0/4 "/>
</bind>
</comp>

<comp id="502" class="1005" name="i_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="1"/>
<pin id="504" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="i_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="1" slack="1"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="514" class="1005" name="indvar_flatten35_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="1"/>
<pin id="516" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten35 (phireg) "/>
</bind>
</comp>

<comp id="518" class="1004" name="indvar_flatten35_phi_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="1" slack="1"/>
<pin id="522" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten35/6 "/>
</bind>
</comp>

<comp id="525" class="1005" name="b_3_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="1"/>
<pin id="527" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_3 (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="b_3_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="0"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="1" slack="1"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_3/6 "/>
</bind>
</comp>

<comp id="536" class="1005" name="indvar_flatten21_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="1"/>
<pin id="538" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="indvar_flatten21_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="1" slack="1"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/6 "/>
</bind>
</comp>

<comp id="547" class="1005" name="c_3_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="1"/>
<pin id="549" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_3 (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="c_3_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="1" slack="1"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_3/6 "/>
</bind>
</comp>

<comp id="558" class="1005" name="d_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="1"/>
<pin id="560" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="d_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="1" slack="1"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/6 "/>
</bind>
</comp>

<comp id="569" class="1005" name="indvar_flatten57_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="7" slack="1"/>
<pin id="571" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten57 (phireg) "/>
</bind>
</comp>

<comp id="573" class="1004" name="indvar_flatten57_phi_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="7" slack="0"/>
<pin id="575" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="2" bw="1" slack="1"/>
<pin id="577" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten57/8 "/>
</bind>
</comp>

<comp id="580" class="1005" name="b_4_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="1"/>
<pin id="582" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_4 (phireg) "/>
</bind>
</comp>

<comp id="584" class="1004" name="b_4_phi_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="3" slack="0"/>
<pin id="586" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="587" dir="0" index="2" bw="1" slack="1"/>
<pin id="588" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_4/8 "/>
</bind>
</comp>

<comp id="591" class="1005" name="indvar_flatten43_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="1"/>
<pin id="593" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43 (phireg) "/>
</bind>
</comp>

<comp id="595" class="1004" name="indvar_flatten43_phi_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="0"/>
<pin id="597" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="1" slack="1"/>
<pin id="599" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="600" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten43/8 "/>
</bind>
</comp>

<comp id="602" class="1005" name="c_4_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="1"/>
<pin id="604" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_4 (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="c_4_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="0"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="1" slack="1"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_4/8 "/>
</bind>
</comp>

<comp id="613" class="1005" name="d_2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="3" slack="1"/>
<pin id="615" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_2 (phireg) "/>
</bind>
</comp>

<comp id="617" class="1004" name="d_2_phi_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="0"/>
<pin id="619" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="620" dir="0" index="2" bw="1" slack="1"/>
<pin id="621" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="622" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_2/8 "/>
</bind>
</comp>

<comp id="624" class="1004" name="grp_add_patch6_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="0" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="0" index="2" bw="8" slack="1"/>
<pin id="628" dir="0" index="3" bw="64" slack="0"/>
<pin id="629" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="630" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="631" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="632" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="633" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="634" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="635" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="636" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="637" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="638" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="639" dir="0" index="14" bw="32" slack="0"/>
<pin id="640" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1169/11 "/>
</bind>
</comp>

<comp id="645" class="1004" name="grp_makeSuperPoint_alignedToLine8_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="40" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="0" index="2" bw="3" slack="0"/>
<pin id="649" dir="0" index="3" bw="32" slack="3"/>
<pin id="650" dir="0" index="4" bw="32" slack="3"/>
<pin id="651" dir="0" index="5" bw="32" slack="3"/>
<pin id="652" dir="0" index="6" bw="1" slack="3"/>
<pin id="653" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="654" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="655" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="656" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="657" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="658" dir="0" index="12" bw="8" slack="0"/>
<pin id="659" dir="0" index="13" bw="32" slack="0"/>
<pin id="660" dir="0" index="14" bw="25" slack="0"/>
<pin id="661" dir="0" index="15" bw="26" slack="0"/>
<pin id="662" dir="0" index="16" bw="32" slack="0"/>
<pin id="663" dir="1" index="17" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_wedgePatch_init_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="0" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="675" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="676" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="677" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="678" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="679" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="680" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="681" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="682" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="683" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="684" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="685" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="686" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="687" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="688" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="689" dir="0" index="16" bw="8" slack="4"/>
<pin id="690" dir="0" index="17" bw="32" slack="7"/>
<pin id="691" dir="0" index="18" bw="25" slack="0"/>
<pin id="692" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1166/9 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln1116_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_2/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln1116_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="0" index="1" bw="8" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1116/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln1116_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="icmp_ln1118_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="7" slack="0"/>
<pin id="716" dir="0" index="1" bw="7" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1118/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="select_ln1116_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="5" slack="0"/>
<pin id="723" dir="0" index="2" bw="5" slack="0"/>
<pin id="724" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1116/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="xor_ln1116_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1116/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="icmp_ln1120_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="2" slack="0"/>
<pin id="736" dir="0" index="1" bw="2" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1120/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="and_ln1116_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1116/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="select_ln1116_3_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="3" slack="0"/>
<pin id="749" dir="0" index="2" bw="3" slack="0"/>
<pin id="750" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1116_3/2 "/>
</bind>
</comp>

<comp id="754" class="1004" name="add_ln1118_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/2 "/>
</bind>
</comp>

<comp id="760" class="1004" name="or_ln1118_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1118/2 "/>
</bind>
</comp>

<comp id="766" class="1004" name="select_ln1118_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="2" slack="0"/>
<pin id="769" dir="0" index="2" bw="2" slack="0"/>
<pin id="770" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1118/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln1122_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="0"/>
<pin id="776" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1122/2 "/>
</bind>
</comp>

<comp id="778" class="1004" name="trunc_ln1122_2_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="5" slack="0"/>
<pin id="780" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1122_2/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="select_ln1116_4_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="4" slack="0"/>
<pin id="785" dir="0" index="2" bw="4" slack="0"/>
<pin id="786" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1116_4/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="select_ln1118_4_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="4" slack="0"/>
<pin id="793" dir="0" index="2" bw="4" slack="0"/>
<pin id="794" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1118_4/2 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_cast_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="5" slack="0"/>
<pin id="800" dir="0" index="1" bw="4" slack="0"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="806" class="1004" name="select_ln1118_5_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="5" slack="0"/>
<pin id="809" dir="0" index="2" bw="5" slack="0"/>
<pin id="810" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1118_5/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln1122_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="0"/>
<pin id="816" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1122/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln1122_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="5" slack="0"/>
<pin id="820" dir="0" index="1" bw="2" slack="0"/>
<pin id="821" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1122/2 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln1122_2_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="5" slack="0"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1122_2/2 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln1120_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="2" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1120/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="add_ln1118_2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="7" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_2/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="select_ln1118_6_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="7" slack="0"/>
<pin id="848" dir="0" index="2" bw="7" slack="0"/>
<pin id="849" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1118_6/2 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln1134_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="3" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1134/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="icmp_ln1134_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="3" slack="0"/>
<pin id="861" dir="0" index="1" bw="3" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1134/4 "/>
</bind>
</comp>

<comp id="865" class="1004" name="ppl_ret_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="40" slack="0"/>
<pin id="867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ppl_ret/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="init_patch_size_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="40" slack="0"/>
<pin id="871" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="init_patch_size/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="add_ln1141_2_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1141_2/6 "/>
</bind>
</comp>

<comp id="879" class="1004" name="icmp_ln1141_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1141/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="add_ln1141_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="3" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1141/6 "/>
</bind>
</comp>

<comp id="891" class="1004" name="icmp_ln1143_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="7" slack="0"/>
<pin id="893" dir="0" index="1" bw="7" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1143/6 "/>
</bind>
</comp>

<comp id="897" class="1004" name="select_ln1141_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="5" slack="0"/>
<pin id="900" dir="0" index="2" bw="5" slack="0"/>
<pin id="901" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1141/6 "/>
</bind>
</comp>

<comp id="905" class="1004" name="xor_ln1141_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1141/6 "/>
</bind>
</comp>

<comp id="911" class="1004" name="icmp_ln1145_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="2" slack="0"/>
<pin id="913" dir="0" index="1" bw="2" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1145/6 "/>
</bind>
</comp>

<comp id="917" class="1004" name="and_ln1141_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1141/6 "/>
</bind>
</comp>

<comp id="923" class="1004" name="select_ln1141_3_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="3" slack="0"/>
<pin id="926" dir="0" index="2" bw="3" slack="0"/>
<pin id="927" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1141_3/6 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln1143_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="5" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1143/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="or_ln1143_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1143/6 "/>
</bind>
</comp>

<comp id="943" class="1004" name="select_ln1143_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="2" slack="0"/>
<pin id="946" dir="0" index="2" bw="2" slack="0"/>
<pin id="947" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1143/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="trunc_ln1147_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="5" slack="0"/>
<pin id="953" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1147/6 "/>
</bind>
</comp>

<comp id="955" class="1004" name="trunc_ln1147_2_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="5" slack="0"/>
<pin id="957" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1147_2/6 "/>
</bind>
</comp>

<comp id="959" class="1004" name="select_ln1141_4_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="4" slack="0"/>
<pin id="962" dir="0" index="2" bw="4" slack="0"/>
<pin id="963" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1141_4/6 "/>
</bind>
</comp>

<comp id="967" class="1004" name="select_ln1143_4_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="4" slack="0"/>
<pin id="970" dir="0" index="2" bw="4" slack="0"/>
<pin id="971" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1143_4/6 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp_110_cast_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="5" slack="0"/>
<pin id="977" dir="0" index="1" bw="4" slack="0"/>
<pin id="978" dir="0" index="2" bw="1" slack="0"/>
<pin id="979" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_110_cast/6 "/>
</bind>
</comp>

<comp id="983" class="1004" name="select_ln1143_5_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="5" slack="0"/>
<pin id="986" dir="0" index="2" bw="5" slack="0"/>
<pin id="987" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1143_5/6 "/>
</bind>
</comp>

<comp id="991" class="1004" name="zext_ln1147_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="2" slack="0"/>
<pin id="993" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147/6 "/>
</bind>
</comp>

<comp id="995" class="1004" name="add_ln1147_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="5" slack="0"/>
<pin id="997" dir="0" index="1" bw="2" slack="0"/>
<pin id="998" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1147/6 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="zext_ln1147_2_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="0"/>
<pin id="1003" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_2/6 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="add_ln1145_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="2" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1145/6 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="add_ln1143_2_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="7" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1143_2/6 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="select_ln1143_6_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="7" slack="0"/>
<pin id="1025" dir="0" index="2" bw="7" slack="0"/>
<pin id="1026" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1143_6/6 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="add_ln1153_2_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="7" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1153_2/8 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="icmp_ln1153_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="7" slack="0"/>
<pin id="1038" dir="0" index="1" bw="7" slack="0"/>
<pin id="1039" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1153/8 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="add_ln1153_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="3" slack="0"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1153/8 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="icmp_ln1155_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="6" slack="0"/>
<pin id="1050" dir="0" index="1" bw="6" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1155/8 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="select_ln1153_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="3" slack="0"/>
<pin id="1057" dir="0" index="2" bw="3" slack="0"/>
<pin id="1058" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1153/8 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="xor_ln1153_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1153/8 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="icmp_ln1157_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="3" slack="0"/>
<pin id="1070" dir="0" index="1" bw="3" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1157/8 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="and_ln1153_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="0"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1153/8 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="select_ln1153_2_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="3" slack="0"/>
<pin id="1083" dir="0" index="2" bw="3" slack="0"/>
<pin id="1084" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1153_2/8 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="add_ln1155_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="3" slack="0"/>
<pin id="1090" dir="0" index="1" bw="1" slack="0"/>
<pin id="1091" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1155/8 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="or_ln1155_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1155/8 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="select_ln1155_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="3" slack="0"/>
<pin id="1103" dir="0" index="2" bw="3" slack="0"/>
<pin id="1104" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1155/8 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="select_ln1155_3_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="3" slack="0"/>
<pin id="1111" dir="0" index="2" bw="3" slack="0"/>
<pin id="1112" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1155_3/8 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="trunc_ln1159_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="3" slack="0"/>
<pin id="1118" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1159/8 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="p_shl_cast_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="5" slack="0"/>
<pin id="1122" dir="0" index="1" bw="2" slack="0"/>
<pin id="1123" dir="0" index="2" bw="1" slack="0"/>
<pin id="1124" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/8 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="4" slack="0"/>
<pin id="1130" dir="0" index="1" bw="3" slack="0"/>
<pin id="1131" dir="0" index="2" bw="1" slack="0"/>
<pin id="1132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="zext_ln1159_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="4" slack="0"/>
<pin id="1138" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1159/8 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="sub_ln1159_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="5" slack="0"/>
<pin id="1142" dir="0" index="1" bw="4" slack="0"/>
<pin id="1143" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1159/8 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="zext_ln1159_3_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="3" slack="0"/>
<pin id="1148" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1159_3/8 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="add_ln1159_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="5" slack="0"/>
<pin id="1152" dir="0" index="1" bw="3" slack="0"/>
<pin id="1153" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1159/8 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="zext_ln1159_4_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="5" slack="0"/>
<pin id="1158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1159_4/8 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="add_ln1157_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="3" slack="0"/>
<pin id="1167" dir="0" index="1" bw="1" slack="0"/>
<pin id="1168" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1157/8 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="add_ln1155_2_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="6" slack="0"/>
<pin id="1173" dir="0" index="1" bw="1" slack="0"/>
<pin id="1174" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1155_2/8 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="select_ln1155_4_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="6" slack="0"/>
<pin id="1180" dir="0" index="2" bw="6" slack="0"/>
<pin id="1181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1155_4/8 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="leftRight_read_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="3"/>
<pin id="1187" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="leftRight_read "/>
</bind>
</comp>

<comp id="1190" class="1005" name="p_read_4_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="3"/>
<pin id="1192" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="z_top_read_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="3"/>
<pin id="1198" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="z_top_read "/>
</bind>
</comp>

<comp id="1201" class="1005" name="apexZ0_read_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="3"/>
<pin id="1203" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="apexZ0_read "/>
</bind>
</comp>

<comp id="1207" class="1005" name="add_ln1116_2_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="0"/>
<pin id="1209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1116_2 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="select_ln1116_3_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="3" slack="0"/>
<pin id="1217" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1116_3 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="select_ln1118_5_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="5" slack="0"/>
<pin id="1222" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1118_5 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="add_ln1120_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="2" slack="0"/>
<pin id="1227" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1120 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="select_ln1118_6_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="7" slack="0"/>
<pin id="1232" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1118_6 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="add_ln1134_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="3" slack="0"/>
<pin id="1237" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1134 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="icmp_ln1134_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="1"/>
<pin id="1242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1134 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="ppl_ret_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ppl_ret "/>
</bind>
</comp>

<comp id="1249" class="1005" name="init_patch_size_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="8" slack="1"/>
<pin id="1251" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="init_patch_size "/>
</bind>
</comp>

<comp id="1254" class="1005" name="add_ln1141_2_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="8" slack="0"/>
<pin id="1256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1141_2 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="select_ln1141_3_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="3" slack="0"/>
<pin id="1264" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1141_3 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="select_ln1143_5_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="5" slack="0"/>
<pin id="1269" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1143_5 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="add_ln1145_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="2" slack="0"/>
<pin id="1274" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1145 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="select_ln1143_6_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="7" slack="0"/>
<pin id="1279" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1143_6 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="add_ln1153_2_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="7" slack="0"/>
<pin id="1284" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1153_2 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="select_ln1153_2_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="3" slack="0"/>
<pin id="1292" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1153_2 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="select_ln1155_3_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="3" slack="0"/>
<pin id="1297" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1155_3 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="add_ln1157_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="3" slack="0"/>
<pin id="1302" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1157 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="select_ln1155_4_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="6" slack="0"/>
<pin id="1307" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1155_4 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="n_patches_read_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="8" slack="1"/>
<pin id="1312" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_patches_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="136" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="86" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="86" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="86" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="86" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="86" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="248" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="242" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="236" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="230" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="254" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="300"><net_src comp="86" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="86" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="86" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="86" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="86" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="28" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="313" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="337"><net_src comp="28" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="307" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="344"><net_src comp="28" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="301" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="351"><net_src comp="28" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="295" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="358"><net_src comp="28" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="319" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="365"><net_src comp="86" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="86" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="86" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="86" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="86" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="84" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="378" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="402"><net_src comp="28" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="372" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="409"><net_src comp="84" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="366" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="416"><net_src comp="28" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="360" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="423"><net_src comp="28" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="384" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="40" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="42" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="44" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="46" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="48" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="40" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="480" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="491"><net_src comp="484" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="501"><net_src comp="495" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="505"><net_src comp="42" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="513"><net_src comp="506" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="517"><net_src comp="40" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="514" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="528"><net_src comp="42" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="525" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="44" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="550"><net_src comp="46" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="561"><net_src comp="48" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="572"><net_src comp="44" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="569" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="583"><net_src comp="42" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="590"><net_src comp="580" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="594"><net_src comp="112" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="591" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="605"><net_src comp="42" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="616"><net_src comp="42" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="623"><net_src comp="613" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="641"><net_src comp="138" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="642"><net_src comp="0" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="643"><net_src comp="4" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="644"><net_src comp="16" pin="0"/><net_sink comp="624" pin=14"/></net>

<net id="664"><net_src comp="102" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="665"><net_src comp="2" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="666"><net_src comp="506" pin="4"/><net_sink comp="645" pin=2"/></net>

<net id="667"><net_src comp="484" pin="4"/><net_sink comp="645" pin=12"/></net>

<net id="668"><net_src comp="14" pin="0"/><net_sink comp="645" pin=13"/></net>

<net id="669"><net_src comp="18" pin="0"/><net_sink comp="645" pin=14"/></net>

<net id="670"><net_src comp="20" pin="0"/><net_sink comp="645" pin=15"/></net>

<net id="671"><net_src comp="22" pin="0"/><net_sink comp="645" pin=16"/></net>

<net id="693"><net_src comp="134" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="694"><net_src comp="480" pin="1"/><net_sink comp="672" pin=16"/></net>

<net id="695"><net_src comp="18" pin="0"/><net_sink comp="672" pin=18"/></net>

<net id="700"><net_src comp="429" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="50" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="429" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="58" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="440" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="60" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="451" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="70" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="46" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="462" pin="4"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="714" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="72" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="473" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="74" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="728" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="751"><net_src comp="714" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="708" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="440" pin="4"/><net_sink comp="746" pin=2"/></net>

<net id="758"><net_src comp="720" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="76" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="740" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="714" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="760" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="48" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="473" pin="4"/><net_sink comp="766" pin=2"/></net>

<net id="777"><net_src comp="754" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="462" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="714" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="80" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="778" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="795"><net_src comp="740" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="774" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="782" pin="3"/><net_sink comp="790" pin=2"/></net>

<net id="803"><net_src comp="82" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="790" pin="3"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="84" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="811"><net_src comp="740" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="754" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="720" pin="3"/><net_sink comp="806" pin=2"/></net>

<net id="817"><net_src comp="766" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="798" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="814" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="831"><net_src comp="824" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="832"><net_src comp="824" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="837"><net_src comp="766" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="94" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="451" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="96" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="850"><net_src comp="714" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="96" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="839" pin="2"/><net_sink comp="845" pin=2"/></net>

<net id="857"><net_src comp="506" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="60" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="506" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="98" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="868"><net_src comp="645" pin="17"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="645" pin="17"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="518" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="50" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="518" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="58" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="529" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="60" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="540" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="70" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="902"><net_src comp="891" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="46" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="551" pin="4"/><net_sink comp="897" pin=2"/></net>

<net id="909"><net_src comp="891" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="72" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="562" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="74" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="905" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="928"><net_src comp="891" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="885" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="529" pin="4"/><net_sink comp="923" pin=2"/></net>

<net id="935"><net_src comp="897" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="76" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="917" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="891" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="948"><net_src comp="937" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="48" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="562" pin="4"/><net_sink comp="943" pin=2"/></net>

<net id="954"><net_src comp="931" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="551" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="964"><net_src comp="891" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="80" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="966"><net_src comp="955" pin="1"/><net_sink comp="959" pin=2"/></net>

<net id="972"><net_src comp="917" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="951" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="974"><net_src comp="959" pin="3"/><net_sink comp="967" pin=2"/></net>

<net id="980"><net_src comp="82" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="967" pin="3"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="84" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="988"><net_src comp="917" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="989"><net_src comp="931" pin="2"/><net_sink comp="983" pin=1"/></net>

<net id="990"><net_src comp="897" pin="3"/><net_sink comp="983" pin=2"/></net>

<net id="994"><net_src comp="943" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="999"><net_src comp="975" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="991" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1004"><net_src comp="995" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1006"><net_src comp="1001" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1007"><net_src comp="1001" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1008"><net_src comp="1001" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1009"><net_src comp="1001" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1014"><net_src comp="943" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="94" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="540" pin="4"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="96" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1027"><net_src comp="891" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="96" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1029"><net_src comp="1016" pin="2"/><net_sink comp="1022" pin=2"/></net>

<net id="1034"><net_src comp="573" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="96" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="573" pin="4"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="114" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="584" pin="4"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="60" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="595" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="120" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1059"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="42" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="606" pin="4"/><net_sink comp="1054" pin=2"/></net>

<net id="1066"><net_src comp="1048" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="72" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="617" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="122" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="1068" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1062" pin="2"/><net_sink comp="1074" pin=1"/></net>

<net id="1085"><net_src comp="1048" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="1042" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1087"><net_src comp="584" pin="4"/><net_sink comp="1080" pin=2"/></net>

<net id="1092"><net_src comp="1054" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="60" pin="0"/><net_sink comp="1088" pin=1"/></net>

<net id="1098"><net_src comp="1074" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="1048" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1105"><net_src comp="1094" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="42" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="617" pin="4"/><net_sink comp="1100" pin=2"/></net>

<net id="1113"><net_src comp="1074" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="1088" pin="2"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="1054" pin="3"/><net_sink comp="1108" pin=2"/></net>

<net id="1119"><net_src comp="1108" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1125"><net_src comp="126" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1126"><net_src comp="1116" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1127"><net_src comp="42" pin="0"/><net_sink comp="1120" pin=2"/></net>

<net id="1133"><net_src comp="128" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1134"><net_src comp="1108" pin="3"/><net_sink comp="1128" pin=1"/></net>

<net id="1135"><net_src comp="84" pin="0"/><net_sink comp="1128" pin=2"/></net>

<net id="1139"><net_src comp="1128" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1144"><net_src comp="1120" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="1136" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1149"><net_src comp="1100" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1154"><net_src comp="1140" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1146" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1159"><net_src comp="1150" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1162"><net_src comp="1156" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1163"><net_src comp="1156" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1164"><net_src comp="1156" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1169"><net_src comp="1100" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="60" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="595" pin="4"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="132" pin="0"/><net_sink comp="1171" pin=1"/></net>

<net id="1182"><net_src comp="1048" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="132" pin="0"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="1171" pin="2"/><net_sink comp="1177" pin=2"/></net>

<net id="1188"><net_src comp="200" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="645" pin=6"/></net>

<net id="1193"><net_src comp="206" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="645" pin=5"/></net>

<net id="1199"><net_src comp="212" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="645" pin=3"/></net>

<net id="1204"><net_src comp="218" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="645" pin=4"/></net>

<net id="1206"><net_src comp="1201" pin="1"/><net_sink comp="672" pin=17"/></net>

<net id="1210"><net_src comp="696" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1218"><net_src comp="746" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1223"><net_src comp="806" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1228"><net_src comp="833" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1233"><net_src comp="845" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1238"><net_src comp="853" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1243"><net_src comp="859" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1247"><net_src comp="865" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1252"><net_src comp="869" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1257"><net_src comp="873" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1265"><net_src comp="923" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1270"><net_src comp="983" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1275"><net_src comp="1010" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1280"><net_src comp="1022" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1285"><net_src comp="1030" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1293"><net_src comp="1080" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1298"><net_src comp="1108" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1303"><net_src comp="1165" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1308"><net_src comp="1177" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1313"><net_src comp="224" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="624" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_patches | {11 12 }
	Port: GDn_points | {}
	Port: patches_superpoints | {11 12 }
	Port: GDarrayDecoded | {}
	Port: patches_parameters | {11 12 }
	Port: radii | {}
	Port: trapezoid_edges_V | {}
	Port: temp_V | {4 5 }
 - Input state : 
	Port: makePatch_alignedToLine : n_patches | {10 }
	Port: makePatch_alignedToLine : GDn_points | {4 5 }
	Port: makePatch_alignedToLine : patches_superpoints | {11 12 }
	Port: makePatch_alignedToLine : apexZ0 | {1 }
	Port: makePatch_alignedToLine : z_top | {1 }
	Port: makePatch_alignedToLine : p_read | {1 }
	Port: makePatch_alignedToLine : leftRight | {1 }
	Port: makePatch_alignedToLine : GDarrayDecoded | {4 5 }
	Port: makePatch_alignedToLine : patches_parameters | {11 12 }
	Port: makePatch_alignedToLine : radii | {4 5 9 10 }
	Port: makePatch_alignedToLine : trapezoid_edges_V | {4 5 }
	Port: makePatch_alignedToLine : temp_V | {4 5 }
  - Chain level:
	State 1
	State 2
		add_ln1116_2 : 1
		icmp_ln1116 : 1
		br_ln1116 : 2
		add_ln1116 : 1
		icmp_ln1118 : 1
		select_ln1116 : 2
		xor_ln1116 : 2
		icmp_ln1120 : 1
		and_ln1116 : 2
		select_ln1116_3 : 2
		add_ln1118 : 3
		or_ln1118 : 2
		select_ln1118 : 2
		trunc_ln1122 : 4
		trunc_ln1122_2 : 1
		select_ln1116_4 : 2
		select_ln1118_4 : 5
		tmp_cast : 6
		select_ln1118_5 : 2
		zext_ln1122 : 3
		add_ln1122 : 4
		zext_ln1122_2 : 5
		init_patch_V_0_addr : 6
		init_patch_V_1_addr : 6
		init_patch_V_2_addr : 6
		init_patch_V_3_addr : 6
		init_patch_V_4_addr : 6
		switch_ln1122 : 3
		store_ln1122 : 7
		store_ln1122 : 7
		store_ln1122 : 7
		store_ln1122 : 7
		store_ln1122 : 7
		add_ln1120 : 3
		add_ln1118_2 : 1
		select_ln1118_6 : 2
	State 3
	State 4
		add_ln1134 : 1
		icmp_ln1134 : 1
		br_ln1134 : 2
		call_ret1 : 1
	State 5
		ppl_ret : 1
		init_patch_size : 1
	State 6
		add_ln1141_2 : 1
		icmp_ln1141 : 1
		br_ln1141 : 2
		add_ln1141 : 1
		icmp_ln1143 : 1
		select_ln1141 : 2
		xor_ln1141 : 2
		icmp_ln1145 : 1
		and_ln1141 : 2
		select_ln1141_3 : 2
		add_ln1143 : 3
		or_ln1143 : 2
		select_ln1143 : 2
		trunc_ln1147 : 4
		trunc_ln1147_2 : 1
		select_ln1141_4 : 2
		select_ln1143_4 : 5
		tmp_110_cast : 6
		select_ln1143_5 : 2
		zext_ln1147 : 3
		add_ln1147 : 4
		zext_ln1147_2 : 5
		NPpatches_superpoints_0_V_addr : 6
		NPpatches_superpoints_1_V_addr : 6
		NPpatches_superpoints_2_V_addr : 6
		NPpatches_superpoints_3_V_addr : 6
		NPpatches_superpoints_4_V_addr : 6
		switch_ln1147 : 3
		store_ln1147 : 7
		store_ln1147 : 7
		store_ln1147 : 7
		store_ln1147 : 7
		store_ln1147 : 7
		add_ln1145 : 3
		add_ln1143_2 : 1
		select_ln1143_6 : 2
	State 7
	State 8
		add_ln1153_2 : 1
		icmp_ln1153 : 1
		br_ln1153 : 2
		add_ln1153 : 1
		icmp_ln1155 : 1
		select_ln1153 : 2
		xor_ln1153 : 2
		icmp_ln1157 : 1
		and_ln1153 : 2
		select_ln1153_2 : 2
		add_ln1155 : 3
		or_ln1155 : 2
		select_ln1155 : 2
		select_ln1155_3 : 2
		trunc_ln1159 : 3
		p_shl_cast : 4
		tmp : 3
		zext_ln1159 : 4
		sub_ln1159 : 5
		zext_ln1159_3 : 3
		add_ln1159 : 6
		zext_ln1159_4 : 7
		NPpatches_parameters_V_0_addr : 8
		NPpatches_parameters_V_1_addr : 8
		NPpatches_parameters_V_2_addr : 8
		NPpatches_parameters_V_3_addr : 8
		NPpatches_parameters_V_4_addr : 8
		switch_ln1159 : 3
		store_ln1159 : 9
		store_ln1159 : 9
		store_ln1159 : 9
		store_ln1159 : 9
		store_ln1159 : 9
		add_ln1157 : 3
		add_ln1155_2 : 1
		select_ln1155_4 : 2
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |           grp_add_patch6_fu_624          |    0    |    16   | 9.63843 |   8124  |   6994  |
|   call   | grp_makeSuperPoint_alignedToLine8_fu_645 |    0    |    5    |  9.591  |   3117  |   3812  |
|          |        grp_wedgePatch_init_fu_672        |    0    |    12   | 20.0473 |   2560  |   3661  |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |            add_ln1116_2_fu_696           |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1116_fu_708            |    0    |    0    |    0    |    0    |    10   |
|          |             add_ln1118_fu_754            |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1122_fu_818            |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1120_fu_833            |    0    |    0    |    0    |    0    |    9    |
|          |            add_ln1118_2_fu_839           |    0    |    0    |    0    |    0    |    14   |
|          |             add_ln1134_fu_853            |    0    |    0    |    0    |    0    |    10   |
|          |            add_ln1141_2_fu_873           |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1141_fu_885            |    0    |    0    |    0    |    0    |    10   |
|    add   |             add_ln1143_fu_931            |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1147_fu_995            |    0    |    0    |    0    |    0    |    12   |
|          |            add_ln1145_fu_1010            |    0    |    0    |    0    |    0    |    9    |
|          |           add_ln1143_2_fu_1016           |    0    |    0    |    0    |    0    |    14   |
|          |           add_ln1153_2_fu_1030           |    0    |    0    |    0    |    0    |    14   |
|          |            add_ln1153_fu_1042            |    0    |    0    |    0    |    0    |    10   |
|          |            add_ln1155_fu_1088            |    0    |    0    |    0    |    0    |    10   |
|          |            add_ln1159_fu_1150            |    0    |    0    |    0    |    0    |    10   |
|          |            add_ln1157_fu_1165            |    0    |    0    |    0    |    0    |    10   |
|          |           add_ln1155_2_fu_1171           |    0    |    0    |    0    |    0    |    13   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |            icmp_ln1116_fu_702            |    0    |    0    |    0    |    0    |    11   |
|          |            icmp_ln1118_fu_714            |    0    |    0    |    0    |    0    |    10   |
|          |            icmp_ln1120_fu_734            |    0    |    0    |    0    |    0    |    8    |
|          |            icmp_ln1134_fu_859            |    0    |    0    |    0    |    0    |    8    |
|   icmp   |            icmp_ln1141_fu_879            |    0    |    0    |    0    |    0    |    11   |
|          |            icmp_ln1143_fu_891            |    0    |    0    |    0    |    0    |    10   |
|          |            icmp_ln1145_fu_911            |    0    |    0    |    0    |    0    |    8    |
|          |            icmp_ln1153_fu_1036           |    0    |    0    |    0    |    0    |    10   |
|          |            icmp_ln1155_fu_1048           |    0    |    0    |    0    |    0    |    10   |
|          |            icmp_ln1157_fu_1068           |    0    |    0    |    0    |    0    |    8    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |           select_ln1116_fu_720           |    0    |    0    |    0    |    0    |    5    |
|          |          select_ln1116_3_fu_746          |    0    |    0    |    0    |    0    |    3    |
|          |           select_ln1118_fu_766           |    0    |    0    |    0    |    0    |    2    |
|          |          select_ln1116_4_fu_782          |    0    |    0    |    0    |    0    |    4    |
|          |          select_ln1118_4_fu_790          |    0    |    0    |    0    |    0    |    4    |
|          |          select_ln1118_5_fu_806          |    0    |    0    |    0    |    0    |    5    |
|          |          select_ln1118_6_fu_845          |    0    |    0    |    0    |    0    |    7    |
|          |           select_ln1141_fu_897           |    0    |    0    |    0    |    0    |    5    |
|          |          select_ln1141_3_fu_923          |    0    |    0    |    0    |    0    |    3    |
|  select  |           select_ln1143_fu_943           |    0    |    0    |    0    |    0    |    2    |
|          |          select_ln1141_4_fu_959          |    0    |    0    |    0    |    0    |    4    |
|          |          select_ln1143_4_fu_967          |    0    |    0    |    0    |    0    |    4    |
|          |          select_ln1143_5_fu_983          |    0    |    0    |    0    |    0    |    5    |
|          |          select_ln1143_6_fu_1022         |    0    |    0    |    0    |    0    |    7    |
|          |           select_ln1153_fu_1054          |    0    |    0    |    0    |    0    |    3    |
|          |          select_ln1153_2_fu_1080         |    0    |    0    |    0    |    0    |    3    |
|          |           select_ln1155_fu_1100          |    0    |    0    |    0    |    0    |    3    |
|          |          select_ln1155_3_fu_1108         |    0    |    0    |    0    |    0    |    3    |
|          |          select_ln1155_4_fu_1177         |    0    |    0    |    0    |    0    |    6    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|    sub   |            sub_ln1159_fu_1140            |    0    |    0    |    0    |    0    |    10   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |             xor_ln1116_fu_728            |    0    |    0    |    0    |    0    |    2    |
|    xor   |             xor_ln1141_fu_905            |    0    |    0    |    0    |    0    |    2    |
|          |            xor_ln1153_fu_1062            |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |             and_ln1116_fu_740            |    0    |    0    |    0    |    0    |    2    |
|    and   |             and_ln1141_fu_917            |    0    |    0    |    0    |    0    |    2    |
|          |            and_ln1153_fu_1074            |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |             or_ln1118_fu_760             |    0    |    0    |    0    |    0    |    2    |
|    or    |             or_ln1143_fu_937             |    0    |    0    |    0    |    0    |    2    |
|          |             or_ln1155_fu_1094            |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |        leftRight_read_read_fu_200        |    0    |    0    |    0    |    0    |    0    |
|          |           p_read_4_read_fu_206           |    0    |    0    |    0    |    0    |    0    |
|   read   |          z_top_read_read_fu_212          |    0    |    0    |    0    |    0    |    0    |
|          |          apexZ0_read_read_fu_218         |    0    |    0    |    0    |    0    |    0    |
|          |        n_patches_read_read_fu_224        |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |            trunc_ln1122_fu_774           |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln1122_2_fu_778          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |            trunc_ln1147_fu_951           |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln1147_2_fu_955          |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln1159_fu_1116           |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |              tmp_cast_fu_798             |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|            tmp_110_cast_fu_975           |    0    |    0    |    0    |    0    |    0    |
|          |            p_shl_cast_fu_1120            |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_fu_1128               |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |            zext_ln1122_fu_814            |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln1122_2_fu_824           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1147_fu_991            |    0    |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln1147_2_fu_1001          |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1159_fu_1136           |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln1159_3_fu_1146          |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln1159_4_fu_1156          |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|extractvalue|              ppl_ret_fu_865              |    0    |    0    |    0    |    0    |    0    |
|          |          init_patch_size_fu_869          |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                          |    0    |    33   | 39.2767 |  13801  |  14888  |
|----------|------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-------------------------+--------+--------+--------+
|                         |  BRAM  |   FF   |   LUT  |
+-------------------------+--------+--------+--------+
| NPpatches_parameters_V_0|    0   |   32   |   33   |
| NPpatches_parameters_V_1|    0   |    2   |    3   |
| NPpatches_parameters_V_2|    0   |   32   |   33   |
| NPpatches_parameters_V_3|    0   |    2   |    3   |
| NPpatches_parameters_V_4|    0   |   32   |   33   |
|NPpatches_superpoints_0_V|    0   |   32   |   33   |
|NPpatches_superpoints_1_V|    0   |   32   |   33   |
|NPpatches_superpoints_2_V|    0   |   32   |   33   |
|NPpatches_superpoints_3_V|    0   |   32   |   33   |
|NPpatches_superpoints_4_V|    0   |   32   |   33   |
|      init_patch_V_0     |    0   |   32   |   33   |
|      init_patch_V_1     |    0   |   32   |   33   |
|      init_patch_V_2     |    0   |   32   |   33   |
|      init_patch_V_3     |    0   |   32   |   33   |
|      init_patch_V_4     |    0   |   32   |   33   |
+-------------------------+--------+--------+--------+
|          Total          |    0   |   420  |   435  |
+-------------------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        a_reg_436        |    3   |
|  add_ln1116_2_reg_1207  |    8   |
|   add_ln1120_reg_1225   |    2   |
|   add_ln1134_reg_1235   |    3   |
|  add_ln1141_2_reg_1254  |    8   |
|   add_ln1145_reg_1272   |    2   |
|  add_ln1153_2_reg_1282  |    7   |
|   add_ln1157_reg_1300   |    3   |
|   apexZ0_read_reg_1201  |   32   |
|       b_3_reg_525       |    3   |
|       b_4_reg_580       |    3   |
|        b_reg_458        |    5   |
|       c_3_reg_547       |    5   |
|       c_4_reg_602       |    3   |
|        c_reg_469        |    2   |
|       d_2_reg_613       |    3   |
|        d_reg_558        |    2   |
|        i_reg_502        |    3   |
|   icmp_ln1134_reg_1240  |    1   |
| indvar_flatten13_reg_425|    8   |
| indvar_flatten21_reg_536|    7   |
| indvar_flatten35_reg_514|    8   |
| indvar_flatten43_reg_591|    6   |
| indvar_flatten57_reg_569|    7   |
|  indvar_flatten_reg_447 |    7   |
|init_patch_size_0_reg_480|    8   |
| init_patch_size_reg_1249|    8   |
| leftRight_read_reg_1185 |    1   |
| n_patches_read_reg_1310 |    8   |
|    p_read_4_reg_1190    |   32   |
|      ppl_0_reg_492      |   32   |
|     ppl_ret_reg_1244    |   32   |
| select_ln1116_3_reg_1215|    3   |
| select_ln1118_5_reg_1220|    5   |
| select_ln1118_6_reg_1230|    7   |
| select_ln1141_3_reg_1262|    3   |
| select_ln1143_5_reg_1267|    5   |
| select_ln1143_6_reg_1277|    7   |
| select_ln1153_2_reg_1290|    3   |
| select_ln1155_3_reg_1295|    3   |
| select_ln1155_4_reg_1305|    6   |
|   z_top_read_reg_1196   |   32   |
+-------------------------+--------+
|          Total          |   336  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| init_patch_size_0_reg_480 |  p0  |   2  |   8  |   16   ||    9    |
|         i_reg_502         |  p0  |   2  |   3  |    6   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   22   ||  0.774  ||    18   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   33   |   39   |  13801 |  14888 |
|   Memory  |    0   |    -   |    -   |   420  |   435  |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |    -   |   336  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   33   |   40   |  14557 |  15341 |
+-----------+--------+--------+--------+--------+--------+
