
# Project Overview

This repository contains Verilog files for designing and simulating various digital components as part of the Digital Logic Design course.

## File Descriptions

1. **a1.v**: Implements a specific digital logic component (details in the instruction file).
2. **a1_testBench.v**: Testbench for verifying the functionality of `a1.v`.
3. **a3_testBench.v**: Testbench for verifying another component.
4. **b2_testBench.v**: Testbench for component `b2`.
5. **bitCounter.v**: Implements a bit counter circuit.
6. **bitCounter_bb.v**: Blackbox representation for `bitCounter.v`.
7. **bitCounter_syn.v**: Synthesized version of `bitCounter.v`.
8. **c2_testBench.v**: Testbench for component `c2`.
9. **controller.v**: A controller module for managing state transitions.
10. **d_detector.v**: A sequence detector for a specific digital input pattern.
11. **d0.v**: Module `d0` for a specific logic task.
12. **d1.v**: Module `d1` for another logic task.
13. **d2_testBench.v**: Testbench for component `d2`.
14. **downCounter.v**: Implements a down counter.
15. **downCounter_bb.v**: Blackbox representation for `downCounter.v`.
16. **downCounter_syn.v**: Synthesized version of `downCounter.v`.
17. **sequenceDetector.v**: Detects a predefined sequence in an input stream.
18. **shiftReister.v**: Implements a shift register.
19. **shiftReister_bb.v**: Blackbox representation for `shiftReister.v`.
20. **shiftReister_syn.v**: Synthesized version of `shiftReister.v`.

## Instruction Summary

The instruction file (`Instruction.pdf`) provides detailed information about the functionality of the modules and the expected simulation results. It includes:

- Design requirements for each module.
- Specifications for the testbenches.
- Guidelines for validating the functionality of each component.


For detailed information about each module's implementation, refer to the comments in the Verilog files and the `Instruction.pdf` document.