// Seed: 3556313018
module module_0 (
    input supply1 id_0
);
  assign id_2 = 1'b0;
  reg id_3;
  assign id_3 = id_2;
  id_4 :
  assert property (@(posedge 1) 1) id_2 <= 1;
  wire id_5;
  logic [7:0][(  1 'h0 <  1  )] id_6;
endmodule
module module_1 (
    output wand id_0,
    output tri  id_1,
    input  wand id_2,
    input  wand id_3,
    input  tri0 id_4
);
  wire id_6;
  wire id_7, id_8;
  wire id_9, id_10, id_11, id_12, id_13 = {id_9};
  module_0(
      id_4
  );
endmodule
