<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file key00_key0.ncd.
Design name: topkey00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue Sep 24 09:38:57 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o key00_key0.twr -gui -msgset C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/key00/promote.xml key00_key0.ncd key00_key0.prf 
Design file:     key00_key0.ncd
Preference file: key00_key0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "K00/sclk" 2.080000 MHz (0 errors)</A></LI>            3165 items scored, 0 timing errors detected.
Report:   83.942MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "K00/sclk" 2.080000 MHz ;
            3165 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 468.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[11]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[21]  (to K00/sclk +)

   Delay:              11.665ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.665ns physical path delay K00/D01/SLICE_6 to K00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.856ns

 Physical Path Details:

      Data path K00/D01/SLICE_6 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C19C.CLK to      R7C19C.Q0 K00/D01/SLICE_6 (from K00/sclk)
ROUTE         2     1.261      R7C19C.Q0 to      R6C19A.B0 K00/D01/sdiv[11]
CTOF_DEL    ---     0.452      R6C19A.B0 to      R6C19A.F0 K00/D01/SLICE_44
ROUTE         1     1.283      R6C19A.F0 to      R7C21B.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_1
CTOF_DEL    ---     0.452      R7C21B.B1 to      R7C21B.F1 K00/D01/SLICE_40
ROUTE         3     1.193      R7C21B.F1 to      R8C20A.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0
CTOF_DEL    ---     0.452      R8C20A.B1 to      R8C20A.F1 K00/D01/SLICE_35
ROUTE         1     0.610      R8C20A.F1 to      R8C20A.B0 K00/D01/un1_sdiv77_i_i_a2_3_1
CTOF_DEL    ---     0.452      R8C20A.B0 to      R8C20A.F0 K00/D01/SLICE_35
ROUTE         2     1.805      R8C20A.F0 to      R2C16D.B1 K00/D01/N_13
CTOF_DEL    ---     0.452      R2C16D.B1 to      R2C16D.F1 K00/D01/SLICE_14
ROUTE        13     2.844      R2C16D.F1 to     R7C20D.LSR K00/D01/sdiv8lto20_i_a2_RNIA3SQ8 (to K00/sclk)
                  --------
                   11.665   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C19C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C20D.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[11]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[6]  (to K00/sclk +)
                   FF                        K00/D01/sdiv[5]

   Delay:              11.665ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.665ns physical path delay K00/D01/SLICE_6 to K00/D01/SLICE_9 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.856ns

 Physical Path Details:

      Data path K00/D01/SLICE_6 to K00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C19C.CLK to      R7C19C.Q0 K00/D01/SLICE_6 (from K00/sclk)
ROUTE         2     1.261      R7C19C.Q0 to      R6C19A.B0 K00/D01/sdiv[11]
CTOF_DEL    ---     0.452      R6C19A.B0 to      R6C19A.F0 K00/D01/SLICE_44
ROUTE         1     1.283      R6C19A.F0 to      R7C21B.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_1
CTOF_DEL    ---     0.452      R7C21B.B1 to      R7C21B.F1 K00/D01/SLICE_40
ROUTE         3     1.193      R7C21B.F1 to      R8C20A.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0
CTOF_DEL    ---     0.452      R8C20A.B1 to      R8C20A.F1 K00/D01/SLICE_35
ROUTE         1     0.610      R8C20A.F1 to      R8C20A.B0 K00/D01/un1_sdiv77_i_i_a2_3_1
CTOF_DEL    ---     0.452      R8C20A.B0 to      R8C20A.F0 K00/D01/SLICE_35
ROUTE         2     1.805      R8C20A.F0 to      R2C16D.B1 K00/D01/N_13
CTOF_DEL    ---     0.452      R2C16D.B1 to      R2C16D.F1 K00/D01/SLICE_14
ROUTE        13     2.844      R2C16D.F1 to     R7C18D.LSR K00/D01/sdiv8lto20_i_a2_RNIA3SQ8 (to K00/sclk)
                  --------
                   11.665   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C19C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C18D.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[11]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[2]  (to K00/sclk +)
                   FF                        K00/D01/sdiv[1]

   Delay:              11.665ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.665ns physical path delay K00/D01/SLICE_6 to K00/D01/SLICE_11 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.856ns

 Physical Path Details:

      Data path K00/D01/SLICE_6 to K00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C19C.CLK to      R7C19C.Q0 K00/D01/SLICE_6 (from K00/sclk)
ROUTE         2     1.261      R7C19C.Q0 to      R6C19A.B0 K00/D01/sdiv[11]
CTOF_DEL    ---     0.452      R6C19A.B0 to      R6C19A.F0 K00/D01/SLICE_44
ROUTE         1     1.283      R6C19A.F0 to      R7C21B.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_1
CTOF_DEL    ---     0.452      R7C21B.B1 to      R7C21B.F1 K00/D01/SLICE_40
ROUTE         3     1.193      R7C21B.F1 to      R8C20A.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0
CTOF_DEL    ---     0.452      R8C20A.B1 to      R8C20A.F1 K00/D01/SLICE_35
ROUTE         1     0.610      R8C20A.F1 to      R8C20A.B0 K00/D01/un1_sdiv77_i_i_a2_3_1
CTOF_DEL    ---     0.452      R8C20A.B0 to      R8C20A.F0 K00/D01/SLICE_35
ROUTE         2     1.805      R8C20A.F0 to      R2C16D.B1 K00/D01/N_13
CTOF_DEL    ---     0.452      R2C16D.B1 to      R2C16D.F1 K00/D01/SLICE_14
ROUTE        13     2.844      R2C16D.F1 to     R7C18B.LSR K00/D01/sdiv8lto20_i_a2_RNIA3SQ8 (to K00/sclk)
                  --------
                   11.665   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C19C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C18B.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[11]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[10]  (to K00/sclk +)
                   FF                        K00/D01/sdiv[9]

   Delay:              11.665ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.665ns physical path delay K00/D01/SLICE_6 to K00/D01/SLICE_7 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.856ns

 Physical Path Details:

      Data path K00/D01/SLICE_6 to K00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C19C.CLK to      R7C19C.Q0 K00/D01/SLICE_6 (from K00/sclk)
ROUTE         2     1.261      R7C19C.Q0 to      R6C19A.B0 K00/D01/sdiv[11]
CTOF_DEL    ---     0.452      R6C19A.B0 to      R6C19A.F0 K00/D01/SLICE_44
ROUTE         1     1.283      R6C19A.F0 to      R7C21B.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_1
CTOF_DEL    ---     0.452      R7C21B.B1 to      R7C21B.F1 K00/D01/SLICE_40
ROUTE         3     1.193      R7C21B.F1 to      R8C20A.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0
CTOF_DEL    ---     0.452      R8C20A.B1 to      R8C20A.F1 K00/D01/SLICE_35
ROUTE         1     0.610      R8C20A.F1 to      R8C20A.B0 K00/D01/un1_sdiv77_i_i_a2_3_1
CTOF_DEL    ---     0.452      R8C20A.B0 to      R8C20A.F0 K00/D01/SLICE_35
ROUTE         2     1.805      R8C20A.F0 to      R2C16D.B1 K00/D01/N_13
CTOF_DEL    ---     0.452      R2C16D.B1 to      R2C16D.F1 K00/D01/SLICE_14
ROUTE        13     2.844      R2C16D.F1 to     R7C19B.LSR K00/D01/sdiv8lto20_i_a2_RNIA3SQ8 (to K00/sclk)
                  --------
                   11.665   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C19C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C19B.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[11]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[18]  (to K00/sclk +)
                   FF                        K00/D01/sdiv[17]

   Delay:              11.665ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.665ns physical path delay K00/D01/SLICE_6 to K00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.856ns

 Physical Path Details:

      Data path K00/D01/SLICE_6 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C19C.CLK to      R7C19C.Q0 K00/D01/SLICE_6 (from K00/sclk)
ROUTE         2     1.261      R7C19C.Q0 to      R6C19A.B0 K00/D01/sdiv[11]
CTOF_DEL    ---     0.452      R6C19A.B0 to      R6C19A.F0 K00/D01/SLICE_44
ROUTE         1     1.283      R6C19A.F0 to      R7C21B.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_1
CTOF_DEL    ---     0.452      R7C21B.B1 to      R7C21B.F1 K00/D01/SLICE_40
ROUTE         3     1.193      R7C21B.F1 to      R8C20A.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0
CTOF_DEL    ---     0.452      R8C20A.B1 to      R8C20A.F1 K00/D01/SLICE_35
ROUTE         1     0.610      R8C20A.F1 to      R8C20A.B0 K00/D01/un1_sdiv77_i_i_a2_3_1
CTOF_DEL    ---     0.452      R8C20A.B0 to      R8C20A.F0 K00/D01/SLICE_35
ROUTE         2     1.805      R8C20A.F0 to      R2C16D.B1 K00/D01/N_13
CTOF_DEL    ---     0.452      R2C16D.B1 to      R2C16D.F1 K00/D01/SLICE_14
ROUTE        13     2.844      R2C16D.F1 to     R7C20B.LSR K00/D01/sdiv8lto20_i_a2_RNIA3SQ8 (to K00/sclk)
                  --------
                   11.665   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C19C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C20B.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[11]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[14]  (to K00/sclk +)
                   FF                        K00/D01/sdiv[13]

   Delay:              11.665ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.665ns physical path delay K00/D01/SLICE_6 to K00/D01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.856ns

 Physical Path Details:

      Data path K00/D01/SLICE_6 to K00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C19C.CLK to      R7C19C.Q0 K00/D01/SLICE_6 (from K00/sclk)
ROUTE         2     1.261      R7C19C.Q0 to      R6C19A.B0 K00/D01/sdiv[11]
CTOF_DEL    ---     0.452      R6C19A.B0 to      R6C19A.F0 K00/D01/SLICE_44
ROUTE         1     1.283      R6C19A.F0 to      R7C21B.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_1
CTOF_DEL    ---     0.452      R7C21B.B1 to      R7C21B.F1 K00/D01/SLICE_40
ROUTE         3     1.193      R7C21B.F1 to      R8C20A.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0
CTOF_DEL    ---     0.452      R8C20A.B1 to      R8C20A.F1 K00/D01/SLICE_35
ROUTE         1     0.610      R8C20A.F1 to      R8C20A.B0 K00/D01/un1_sdiv77_i_i_a2_3_1
CTOF_DEL    ---     0.452      R8C20A.B0 to      R8C20A.F0 K00/D01/SLICE_35
ROUTE         2     1.805      R8C20A.F0 to      R2C16D.B1 K00/D01/N_13
CTOF_DEL    ---     0.452      R2C16D.B1 to      R2C16D.F1 K00/D01/SLICE_14
ROUTE        13     2.844      R2C16D.F1 to     R7C19D.LSR K00/D01/sdiv8lto20_i_a2_RNIA3SQ8 (to K00/sclk)
                  --------
                   11.665   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C19C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C19D.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[11]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[0]  (to K00/sclk +)

   Delay:              11.665ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.665ns physical path delay K00/D01/SLICE_6 to K00/D01/SLICE_0 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.856ns

 Physical Path Details:

      Data path K00/D01/SLICE_6 to K00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C19C.CLK to      R7C19C.Q0 K00/D01/SLICE_6 (from K00/sclk)
ROUTE         2     1.261      R7C19C.Q0 to      R6C19A.B0 K00/D01/sdiv[11]
CTOF_DEL    ---     0.452      R6C19A.B0 to      R6C19A.F0 K00/D01/SLICE_44
ROUTE         1     1.283      R6C19A.F0 to      R7C21B.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_1
CTOF_DEL    ---     0.452      R7C21B.B1 to      R7C21B.F1 K00/D01/SLICE_40
ROUTE         3     1.193      R7C21B.F1 to      R8C20A.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0
CTOF_DEL    ---     0.452      R8C20A.B1 to      R8C20A.F1 K00/D01/SLICE_35
ROUTE         1     0.610      R8C20A.F1 to      R8C20A.B0 K00/D01/un1_sdiv77_i_i_a2_3_1
CTOF_DEL    ---     0.452      R8C20A.B0 to      R8C20A.F0 K00/D01/SLICE_35
ROUTE         2     1.805      R8C20A.F0 to      R2C16D.B1 K00/D01/N_13
CTOF_DEL    ---     0.452      R2C16D.B1 to      R2C16D.F1 K00/D01/SLICE_14
ROUTE        13     2.844      R2C16D.F1 to     R7C18A.LSR K00/D01/sdiv8lto20_i_a2_RNIA3SQ8 (to K00/sclk)
                  --------
                   11.665   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C19C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C18A.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[11]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[8]  (to K00/sclk +)
                   FF                        K00/D01/sdiv[7]

   Delay:              11.665ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.665ns physical path delay K00/D01/SLICE_6 to K00/D01/SLICE_8 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.856ns

 Physical Path Details:

      Data path K00/D01/SLICE_6 to K00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C19C.CLK to      R7C19C.Q0 K00/D01/SLICE_6 (from K00/sclk)
ROUTE         2     1.261      R7C19C.Q0 to      R6C19A.B0 K00/D01/sdiv[11]
CTOF_DEL    ---     0.452      R6C19A.B0 to      R6C19A.F0 K00/D01/SLICE_44
ROUTE         1     1.283      R6C19A.F0 to      R7C21B.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_1
CTOF_DEL    ---     0.452      R7C21B.B1 to      R7C21B.F1 K00/D01/SLICE_40
ROUTE         3     1.193      R7C21B.F1 to      R8C20A.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0
CTOF_DEL    ---     0.452      R8C20A.B1 to      R8C20A.F1 K00/D01/SLICE_35
ROUTE         1     0.610      R8C20A.F1 to      R8C20A.B0 K00/D01/un1_sdiv77_i_i_a2_3_1
CTOF_DEL    ---     0.452      R8C20A.B0 to      R8C20A.F0 K00/D01/SLICE_35
ROUTE         2     1.805      R8C20A.F0 to      R2C16D.B1 K00/D01/N_13
CTOF_DEL    ---     0.452      R2C16D.B1 to      R2C16D.F1 K00/D01/SLICE_14
ROUTE        13     2.844      R2C16D.F1 to     R7C19A.LSR K00/D01/sdiv8lto20_i_a2_RNIA3SQ8 (to K00/sclk)
                  --------
                   11.665   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C19C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C19A.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[11]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[20]  (to K00/sclk +)
                   FF                        K00/D01/sdiv[19]

   Delay:              11.665ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.665ns physical path delay K00/D01/SLICE_6 to K00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.856ns

 Physical Path Details:

      Data path K00/D01/SLICE_6 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C19C.CLK to      R7C19C.Q0 K00/D01/SLICE_6 (from K00/sclk)
ROUTE         2     1.261      R7C19C.Q0 to      R6C19A.B0 K00/D01/sdiv[11]
CTOF_DEL    ---     0.452      R6C19A.B0 to      R6C19A.F0 K00/D01/SLICE_44
ROUTE         1     1.283      R6C19A.F0 to      R7C21B.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_1
CTOF_DEL    ---     0.452      R7C21B.B1 to      R7C21B.F1 K00/D01/SLICE_40
ROUTE         3     1.193      R7C21B.F1 to      R8C20A.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0
CTOF_DEL    ---     0.452      R8C20A.B1 to      R8C20A.F1 K00/D01/SLICE_35
ROUTE         1     0.610      R8C20A.F1 to      R8C20A.B0 K00/D01/un1_sdiv77_i_i_a2_3_1
CTOF_DEL    ---     0.452      R8C20A.B0 to      R8C20A.F0 K00/D01/SLICE_35
ROUTE         2     1.805      R8C20A.F0 to      R2C16D.B1 K00/D01/N_13
CTOF_DEL    ---     0.452      R2C16D.B1 to      R2C16D.F1 K00/D01/SLICE_14
ROUTE        13     2.844      R2C16D.F1 to     R7C20C.LSR K00/D01/sdiv8lto20_i_a2_RNIA3SQ8 (to K00/sclk)
                  --------
                   11.665   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C19C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C20C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[11]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[4]  (to K00/sclk +)
                   FF                        K00/D01/sdiv[3]

   Delay:              11.665ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.665ns physical path delay K00/D01/SLICE_6 to K00/D01/SLICE_10 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.856ns

 Physical Path Details:

      Data path K00/D01/SLICE_6 to K00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C19C.CLK to      R7C19C.Q0 K00/D01/SLICE_6 (from K00/sclk)
ROUTE         2     1.261      R7C19C.Q0 to      R6C19A.B0 K00/D01/sdiv[11]
CTOF_DEL    ---     0.452      R6C19A.B0 to      R6C19A.F0 K00/D01/SLICE_44
ROUTE         1     1.283      R6C19A.F0 to      R7C21B.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_1
CTOF_DEL    ---     0.452      R7C21B.B1 to      R7C21B.F1 K00/D01/SLICE_40
ROUTE         3     1.193      R7C21B.F1 to      R8C20A.B1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0
CTOF_DEL    ---     0.452      R8C20A.B1 to      R8C20A.F1 K00/D01/SLICE_35
ROUTE         1     0.610      R8C20A.F1 to      R8C20A.B0 K00/D01/un1_sdiv77_i_i_a2_3_1
CTOF_DEL    ---     0.452      R8C20A.B0 to      R8C20A.F0 K00/D01/SLICE_35
ROUTE         2     1.805      R8C20A.F0 to      R2C16D.B1 K00/D01/N_13
CTOF_DEL    ---     0.452      R2C16D.B1 to      R2C16D.F1 K00/D01/SLICE_14
ROUTE        13     2.844      R2C16D.F1 to     R7C18C.LSR K00/D01/sdiv8lto20_i_a2_RNIA3SQ8 (to K00/sclk)
                  --------
                   11.665   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C19C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R7C18C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   83.942MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "K00/sclk" 2.080000 MHz ; |    2.080 MHz|   83.942 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: K00/D01/SLICE_14.Q0   Loads: 13
   No transfer within this clock domain is found

Clock Domain: K00/sclk   Source: K00/D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "K00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3165 paths, 1 nets, and 250 connections (70.42% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue Sep 24 09:38:57 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o key00_key0.twr -gui -msgset C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/key00/promote.xml key00_key0.ncd key00_key0.prf 
Design file:     key00_key0.ncd
Preference file: key00_key0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "K00/sclk" 2.080000 MHz (0 errors)</A></LI>            3165 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "K00/sclk" 2.080000 MHz ;
            3165 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[0]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[0]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_0 to K00/D01/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_0 to K00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C18A.CLK to      R7C18A.Q1 K00/D01/SLICE_0 (from K00/sclk)
ROUTE         2     0.132      R7C18A.Q1 to      R7C18A.A1 K00/D01/sdiv[0]
CTOF_DEL    ---     0.101      R7C18A.A1 to      R7C18A.F1 K00/D01/SLICE_0
ROUTE         1     0.000      R7C18A.F1 to     R7C18A.DI1 K00/D01/un1_sdiv[1] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C18A.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C18A.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[11]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[11]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_6 to K00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_6 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C19C.CLK to      R7C19C.Q0 K00/D01/SLICE_6 (from K00/sclk)
ROUTE         2     0.132      R7C19C.Q0 to      R7C19C.A0 K00/D01/sdiv[11]
CTOF_DEL    ---     0.101      R7C19C.A0 to      R7C19C.F0 K00/D01/SLICE_6
ROUTE         1     0.000      R7C19C.F0 to     R7C19C.DI0 K00/D01/un1_sdiv[12] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C19C.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C19C.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[14]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[14]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_5 to K00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_5 to K00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C19D.CLK to      R7C19D.Q1 K00/D01/SLICE_5 (from K00/sclk)
ROUTE         6     0.132      R7C19D.Q1 to      R7C19D.A1 K00/D01/sdiv[14]
CTOF_DEL    ---     0.101      R7C19D.A1 to      R7C19D.F1 K00/D01/SLICE_5
ROUTE         1     0.000      R7C19D.F1 to     R7C19D.DI1 K00/D01/un1_sdiv[15] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C19D.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C19D.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[10]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[10]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_7 to K00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_7 to K00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C19B.CLK to      R7C19B.Q1 K00/D01/SLICE_7 (from K00/sclk)
ROUTE         2     0.132      R7C19B.Q1 to      R7C19B.A1 K00/D01/sdiv[10]
CTOF_DEL    ---     0.101      R7C19B.A1 to      R7C19B.F1 K00/D01/SLICE_7
ROUTE         1     0.000      R7C19B.F1 to     R7C19B.DI1 K00/D01/un1_sdiv[11] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C19B.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C19B.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[4]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[4]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_10 to K00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_10 to K00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C18C.CLK to      R7C18C.Q1 K00/D01/SLICE_10 (from K00/sclk)
ROUTE         2     0.132      R7C18C.Q1 to      R7C18C.A1 K00/D01/sdiv[4]
CTOF_DEL    ---     0.101      R7C18C.A1 to      R7C18C.F1 K00/D01/SLICE_10
ROUTE         1     0.000      R7C18C.F1 to     R7C18C.DI1 K00/D01/un1_sdiv[5] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C18C.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C18C.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[7]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[7]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_8 to K00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_8 to K00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C19A.CLK to      R7C19A.Q0 K00/D01/SLICE_8 (from K00/sclk)
ROUTE         2     0.132      R7C19A.Q0 to      R7C19A.A0 K00/D01/sdiv[7]
CTOF_DEL    ---     0.101      R7C19A.A0 to      R7C19A.F0 K00/D01/SLICE_8
ROUTE         1     0.000      R7C19A.F0 to     R7C19A.DI0 K00/D01/un1_sdiv[8] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C19A.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C19A.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[17]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[17]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_3 to K00/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_3 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C20B.CLK to      R7C20B.Q0 K00/D01/SLICE_3 (from K00/sclk)
ROUTE         8     0.132      R7C20B.Q0 to      R7C20B.A0 K00/D01/sdiv[17]
CTOF_DEL    ---     0.101      R7C20B.A0 to      R7C20B.F0 K00/D01/SLICE_3
ROUTE         1     0.000      R7C20B.F0 to     R7C20B.DI0 K00/D01/un1_sdiv[18] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C20B.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C20B.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[6]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[6]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_9 to K00/D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_9 to K00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C18D.CLK to      R7C18D.Q1 K00/D01/SLICE_9 (from K00/sclk)
ROUTE         2     0.132      R7C18D.Q1 to      R7C18D.A1 K00/D01/sdiv[6]
CTOF_DEL    ---     0.101      R7C18D.A1 to      R7C18D.F1 K00/D01/SLICE_9
ROUTE         1     0.000      R7C18D.F1 to     R7C18D.DI1 K00/D01/un1_sdiv[7] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C18D.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C18D.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[18]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[18]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_3 to K00/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_3 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C20B.CLK to      R7C20B.Q1 K00/D01/SLICE_3 (from K00/sclk)
ROUTE         6     0.132      R7C20B.Q1 to      R7C20B.A1 K00/D01/sdiv[18]
CTOF_DEL    ---     0.101      R7C20B.A1 to      R7C20B.F1 K00/D01/SLICE_3
ROUTE         1     0.000      R7C20B.F1 to     R7C20B.DI1 K00/D01/un1_sdiv[19] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C20B.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C20B.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[16]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[16]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_4 to K00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_4 to K00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C20A.CLK to      R7C20A.Q1 K00/D01/SLICE_4 (from K00/sclk)
ROUTE         8     0.132      R7C20A.Q1 to      R7C20A.A1 K00/D01/sdiv[16]
CTOF_DEL    ---     0.101      R7C20A.A1 to      R7C20A.F1 K00/D01/SLICE_4
ROUTE         1     0.000      R7C20A.F1 to     R7C20A.DI1 K00/D01/un1_sdiv[17] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C20A.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R7C20A.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "K00/sclk" 2.080000 MHz ; |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: K00/D01/SLICE_14.Q0   Loads: 13
   No transfer within this clock domain is found

Clock Domain: K00/sclk   Source: K00/D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "K00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3165 paths, 1 nets, and 250 connections (70.42% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
