// Seed: 3360865356
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wand id_3,
    input wand id_4,
    input tri id_5
);
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    output logic id_4,
    output wire id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri0 id_8,
    input uwire id_9,
    output wire id_10,
    input logic id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    input wor id_15
);
  always begin
    if (1 <= 1) id_4 <= id_11;
  end
  xor (id_3, id_1, id_2, id_7, id_15, id_0, id_13, id_6, id_8, id_11, id_12, id_14, id_9);
  module_0(
      id_6, id_9, id_10, id_1, id_1, id_1
  );
endmodule
