INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jakef/OneDrive/Documents/uvic/Summer 2022/SENG440/test_multiplier_adder/test_multiplier_adder.srcs/sources_1/new/adder_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_multiplier'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jakef/OneDrive/Documents/uvic/Summer 2022/SENG440/test_multiplier_adder/test_multiplier_adder.srcs/sim_1/new/adder_multiplier_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_multiplier_test'
