Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Nov 14 11:46:31 2021
| Host         : LAPTOP-BL8SG95L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HOME_control_sets_placed.rpt
| Design       : HOME
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    67 |
|    Minimum number of control sets                        |    67 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   321 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    67 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             307 |          145 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             298 |           87 |
| Yes          | No                    | No                     |              27 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------+------------------------------+------------------+----------------+--------------+
|          Clock Signal          |    Enable Signal    |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+---------------------+------------------------------+------------------+----------------+--------------+
|  M3/OUT_LED_reg[11]/G0         |                     |                              |                1 |              1 |         1.00 |
|  M3/OUT_LED_reg[10]/G0         |                     |                              |                1 |              1 |         1.00 |
|  M3/OUT_LED_reg[13]/G0         |                     |                              |                1 |              1 |         1.00 |
|  M3/OUT_LED_reg[12]/G0         |                     |                              |                1 |              1 |         1.00 |
|  M3/OUT_LED_reg[14]/G0         |                     |                              |                1 |              1 |         1.00 |
|  M3/OUT_LED_reg[15]/G0         |                     |                              |                1 |              1 |         1.00 |
|  M3/OUT_LED_reg[2]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M3/OUT_LED_reg[5]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M3/OUT_LED_reg[6]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M3/OUT_LED_reg[3]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M3/OUT_LED_reg[4]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M3/OUT_LED_reg[7]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[10]/G0         |                     |                              |                1 |              1 |         1.00 |
|  M3/OUT_LED_reg[8]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M3/OUT_LED_reg[9]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[13]/G0         |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[11]/G0         |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[12]/G0         |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[14]/G0         |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[3]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[15]/G0         |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[4]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[2]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[7]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[5]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[8]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[6]/G0          |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[9]/G0          |                     |                              |                1 |              1 |         1.00 |
|  new_clk_0                     |                     |                              |                1 |              1 |         1.00 |
|  M4/LASTONSTOP_reg_i_1_n_0     |                     |                              |                1 |              1 |         1.00 |
|  M4/OUT_LED_reg[15]_i_1__0_n_0 |                     | M4/OUT_LED_reg[1]_i_1__0_n_0 |                1 |              1 |         1.00 |
|  M3/OUT_LED_reg[15]_i_1_n_0    |                     | M3/OUT_LED_reg[1]_i_1_n_0    |                1 |              1 |         1.00 |
|  M1/t/clk10ms                  |                     |                              |                2 |              3 |         1.50 |
|  M4/star_reg[6]_i_2_n_0        |                     |                              |                1 |              4 |         4.00 |
|  M3/clk5ms                     |                     |                              |                2 |              4 |         2.00 |
|  new_clk_0                     | M2/num[26]_i_1_n_0  | M2/num[31]_i_1_n_0           |                2 |              5 |         2.50 |
|  M1/t/pos_reg_n_0_[3]          |                     |                              |                3 |              6 |         2.00 |
|  M1/t/pos_reg_n_0_[6]          |                     |                              |                2 |              6 |         3.00 |
|  M1/t/pos_reg_n_0_[7]          |                     |                              |                2 |              6 |         3.00 |
|  M1/t/clk10ms                  | M1/t/pos[6]_i_2_n_0 | M1/t/pos[6]_i_1_n_0          |                2 |              6 |         3.00 |
|  M1/t/clk100ms                 |                     |                              |                3 |              6 |         2.00 |
|  M1/t/pos_reg_n_0_[0]          |                     |                              |                2 |              6 |         3.00 |
|  M1/t/pos_reg_n_0_[1]          |                     |                              |                2 |              6 |         3.00 |
|  M1/t/pos_reg_n_0_[2]          |                     |                              |                2 |              6 |         3.00 |
|  M1/t/pos_reg_n_0_[4]          |                     |                              |                2 |              6 |         3.00 |
|  M1/t/pos_reg_n_0_[5]          |                     |                              |                2 |              6 |         3.00 |
|  UT0/new_clk                   |                     |                              |                2 |              7 |         3.50 |
|  M4/clk5ms                     |                     |                              |                6 |              7 |         1.17 |
|  M4/clk5ms                     |                     | M4/ms[6]_i_1__0_n_0          |                2 |              7 |         3.50 |
|  M3/clk5ms                     |                     | M3/ms[7]_i_1_n_0             |                4 |              8 |         2.00 |
|  IN_CLK_IBUF_BUFG              | M4/LASTONSTOP2      | M4/clkdiv0[26]_i_1_n_0       |                3 |             12 |         4.00 |
|  IN_CLK_IBUF_BUFG              | M4/LASTONSTOP2      | M4/clkdiv0[27]_i_1__0_n_0    |                6 |             16 |         2.67 |
|  IN_CLK_IBUF_BUFG              |                     | M4/clear                     |                5 |             19 |         3.80 |
|  IN_CLK_IBUF_BUFG              |                     | M3/clear                     |                5 |             19 |         3.80 |
|  IN_CLK_IBUF_BUFG              |                     | M2/t/clear                   |                5 |             20 |         4.00 |
|  IN_CLK_IBUF_BUFG              |                     | M1/t/clkdiv[0]_i_1__1_n_0    |                5 |             20 |         4.00 |
|  IN_CLK_IBUF_BUFG              |                     | M1/t/clkdiv2[0]_i_1_n_0      |                6 |             23 |         3.83 |
|  IN_CLK_IBUF_BUFG              |                     | M4/M_IN_SWITCH[4][0]         |               11 |             24 |         2.18 |
|  IN_CLK_IBUF_BUFG              | M4/LASTONSTOP2      | M4/clkdiv2[23]_i_1_n_0       |                7 |             24 |         3.43 |
|  IN_CLK_IBUF_BUFG              |                     | UT0/clear                    |                6 |             24 |         4.00 |
|  IN_CLK_IBUF_BUFG              |                     | M4/seg7_0/clear              |                7 |             26 |         3.71 |
|  IN_CLK_IBUF_BUFG              |                     | M1/t/seg7_0/clear            |                7 |             26 |         3.71 |
|  IN_CLK_IBUF_BUFG              |                     | M0/M0_seg7_0/clear           |                7 |             26 |         3.71 |
|  IN_CLK_IBUF_BUFG              |                     | M3/seg7_0/clear              |                7 |             26 |         3.71 |
|  new_clk_0                     | M2/num[26]_i_1_n_0  |                              |                5 |             27 |         5.40 |
|  IN_CLK_IBUF_BUFG              |                     | M3/p_2_in                    |                8 |             28 |         3.50 |
|  IN_CLK_IBUF_BUFG              |                     |                              |               82 |            198 |         2.41 |
+--------------------------------+---------------------+------------------------------+------------------+----------------+--------------+


