


module DMA(input [31:0] RAM_address,input [31:0] Disk_address,input [31:0] amount,input read,input write,output reg finish,input start,input clock);
reg [31:0] ram;
reg [31:0] disk;
reg [31:0] size;
reg [31:0] data;
reg [31:0]datadi,datado,datari,dataro;
wire[31:0] ddataro,ddatado;
reg DUMMYDATA=32'b0000;

reg w,r;
reg writedisk,writeram,readdisk,readram,started;
reg [31:0] looper=0;
reg[31:0] count=0;





 RAM R1(.en_w(wr),.en_r(rr),.address(ram+count),.DataIn(datari),.DataOut(ddataro),.clock(clock));
 DISK D1(.en_w(wd),.en_r(rd),.address(disk+count),.DataIn(datadi),.DataOut(ddatado),.clk(clock));
	ClockGen C (CLK);
	assign clock = CLK; 


always@(RAM_address or Disk_address or amount)
begin
ram<=RAM_address;
disk<=Disk_address;
size<=amount;
r<=read;
w<=write;
end

always@(start or looper )
begin
started<=1;
if(write==1)
#20
begin
writeram<=0;
readram<=1;
writedisk<=1;
readdisk<=0;
datari<=DUMMYDATA;
datadi<=ddataro;
datado<=DUMMYDATA;
count<=count+1;

size<=size-1;
if(size>=0)
begin
looper<=looper+1;
finish<=0;
end
else
begin
finish<=1;
end
end
else 
#20
begin
readram<=1;
readram<=0;
writedisk<=0;
readdisk<=1;
datadi<=DUMMYDATA;
datadi<=ddatado;
count<=count+1;
size<=size-1;
if(size>=0)
begin
looper<=looper+1;
finish<=0;
end
else
begin
finish<=1;
end
end
if(size<1)
finish<=1;
end

endmodule
