
read_verilog -sv testbench/spi_state_machine_tb.v

prep -top testbench
sim -n 100000 -clock clk -vcd testbench/fsm.vcd
