Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 23:10:39 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_1/post_route_timing.rpt
| Design       : shift_register_unit_18_1
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
enable                         shift_registers_0_reg[0]/CE    inf           
in[0]                          shift_registers_0_reg[0]/D     inf           
reset                          shift_registers_0_reg[0]/R     inf           
enable                         shift_registers_0_reg[10]/CE   inf           
in[10]                         shift_registers_0_reg[10]/D    inf           
reset                          shift_registers_0_reg[10]/R    inf           
enable                         shift_registers_0_reg[11]/CE   inf           
in[11]                         shift_registers_0_reg[11]/D    inf           
reset                          shift_registers_0_reg[11]/R    inf           
enable                         shift_registers_0_reg[12]/CE   inf           
in[12]                         shift_registers_0_reg[12]/D    inf           
reset                          shift_registers_0_reg[12]/R    inf           
enable                         shift_registers_0_reg[13]/CE   inf           
in[13]                         shift_registers_0_reg[13]/D    inf           
reset                          shift_registers_0_reg[13]/R    inf           
enable                         shift_registers_0_reg[14]/CE   inf           
in[14]                         shift_registers_0_reg[14]/D    inf           
reset                          shift_registers_0_reg[14]/R    inf           
enable                         shift_registers_0_reg[15]/CE   inf           
in[15]                         shift_registers_0_reg[15]/D    inf           
reset                          shift_registers_0_reg[15]/R    inf           
enable                         shift_registers_0_reg[16]/CE   inf           
in[16]                         shift_registers_0_reg[16]/D    inf           
reset                          shift_registers_0_reg[16]/R    inf           
enable                         shift_registers_0_reg[17]/CE   inf           
in[17]                         shift_registers_0_reg[17]/D    inf           
reset                          shift_registers_0_reg[17]/R    inf           
enable                         shift_registers_0_reg[1]/CE    inf           
in[1]                          shift_registers_0_reg[1]/D     inf           
reset                          shift_registers_0_reg[1]/R     inf           
enable                         shift_registers_0_reg[2]/CE    inf           
in[2]                          shift_registers_0_reg[2]/D     inf           
reset                          shift_registers_0_reg[2]/R     inf           
enable                         shift_registers_0_reg[3]/CE    inf           
in[3]                          shift_registers_0_reg[3]/D     inf           
reset                          shift_registers_0_reg[3]/R     inf           
enable                         shift_registers_0_reg[4]/CE    inf           
in[4]                          shift_registers_0_reg[4]/D     inf           
reset                          shift_registers_0_reg[4]/R     inf           
enable                         shift_registers_0_reg[5]/CE    inf           
in[5]                          shift_registers_0_reg[5]/D     inf           
reset                          shift_registers_0_reg[5]/R     inf           
enable                         shift_registers_0_reg[6]/CE    inf           
in[6]                          shift_registers_0_reg[6]/D     inf           
reset                          shift_registers_0_reg[6]/R     inf           
enable                         shift_registers_0_reg[7]/CE    inf           
in[7]                          shift_registers_0_reg[7]/D     inf           
reset                          shift_registers_0_reg[7]/R     inf           
enable                         shift_registers_0_reg[8]/CE    inf           
in[8]                          shift_registers_0_reg[8]/D     inf           
reset                          shift_registers_0_reg[8]/R     inf           
enable                         shift_registers_0_reg[9]/CE    inf           
in[9]                          shift_registers_0_reg[9]/D     inf           
reset                          shift_registers_0_reg[9]/R     inf           
shift_registers_0_reg[0]/C     out[0]                         inf           
shift_registers_0_reg[10]/C    out[10]                        inf           
shift_registers_0_reg[11]/C    out[11]                        inf           
shift_registers_0_reg[12]/C    out[12]                        inf           
shift_registers_0_reg[13]/C    out[13]                        inf           
shift_registers_0_reg[14]/C    out[14]                        inf           
shift_registers_0_reg[15]/C    out[15]                        inf           
shift_registers_0_reg[16]/C    out[16]                        inf           
shift_registers_0_reg[17]/C    out[17]                        inf           
shift_registers_0_reg[1]/C     out[1]                         inf           
shift_registers_0_reg[3]/C     out[3]                         inf           
shift_registers_0_reg[4]/C     out[4]                         inf           
shift_registers_0_reg[5]/C     out[5]                         inf           
shift_registers_0_reg[2]/C     out[2]                         inf           
shift_registers_0_reg[6]/C     out[6]                         inf           
shift_registers_0_reg[7]/C     out[7]                         inf           
shift_registers_0_reg[8]/C     out[8]                         inf           
shift_registers_0_reg[9]/C     out[9]                         inf           



