********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.17:00:07
COMMAND: -cd verilog/src/unisims DPHY_DIFFINBUF.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l DPHY_DIFFINBUF.v.log

[ERR:UH0700] DPHY_DIFFINBUF.v:32: Unsupported expression "<n<> u<0> t<Null_rule> p<1744> s<1743> l<32>> `timescale 1 ps / 1 ps
".

[ERR:UH0700] DPHY_DIFFINBUF.v:32: Unsupported expression "<n<> u<3> t<Description> p<1743> c<2> s<6> l<32>> `timescale 1 ps / 1 ps
".

[ERR:UH0700] DPHY_DIFFINBUF.v:158: Unsupported expression "<n<> u<1094> t<Number_1Tickbx> p<1095> l<158>>   assign HSRX_O_out = (HSRX_DISABLE_in === 1'b0) ? o_out : (HSRX_DISABLE_in === 1'bx || HSRX_DISABLE_in === 1'bz) ? 1'bx : 1'b0;
".

[ERR:UH0700] DPHY_DIFFINBUF.v:158: Unsupported expression "<n<> u<1116> t<Number_1Tickbx> p<1117> l<158>>   assign HSRX_O_out = (HSRX_DISABLE_in === 1'b0) ? o_out : (HSRX_DISABLE_in === 1'bx || HSRX_DISABLE_in === 1'bz) ? 1'bx : 1'b0;
".

[ERR:UH0700] DPHY_DIFFINBUF.v:160: Unsupported expression "<n<> u<1165> t<Number_1Tickbx> p<1166> l<160>>   assign LPRX_O_N_out = (LPRX_DISABLE_in === 1'b0) ? lp_out[1] : (LPRX_DISABLE_in === 1'bx || LPRX_DISABLE_in === 1'bz) ? 1'bx : 1'b0; 
".

[ERR:UH0700] DPHY_DIFFINBUF.v:160: Unsupported expression "<n<> u<1187> t<Number_1Tickbx> p<1188> l<160>>   assign LPRX_O_N_out = (LPRX_DISABLE_in === 1'b0) ? lp_out[1] : (LPRX_DISABLE_in === 1'bx || LPRX_DISABLE_in === 1'bz) ? 1'bx : 1'b0; 
".

[ERR:UH0700] DPHY_DIFFINBUF.v:161: Unsupported expression "<n<> u<1236> t<Number_1Tickbx> p<1237> l<161>>   assign LPRX_O_P_out = (LPRX_DISABLE_in === 1'b0) ? lp_out[0] : (LPRX_DISABLE_in === 1'bx || LPRX_DISABLE_in === 1'bz) ? 1'bx : 1'b0; 
".

[ERR:UH0700] DPHY_DIFFINBUF.v:161: Unsupported expression "<n<> u<1258> t<Number_1Tickbx> p<1259> l<161>>   assign LPRX_O_P_out = (LPRX_DISABLE_in === 1'b0) ? lp_out[0] : (LPRX_DISABLE_in === 1'bx || LPRX_DISABLE_in === 1'bz) ? 1'bx : 1'b0; 
".

[ERR:UH0700] DPHY_DIFFINBUF.v:168: Unsupported expression "<n<> u<1367> t<Number_1Tickbx> p<1368> l<168>>     else if ((I_in === 1'bx) || (IB_in === 1'bx) || I_in === 1'bz || IB_in === 1'bz )
".

[ERR:UH0700] DPHY_DIFFINBUF.v:168: Unsupported expression "<n<> u<1381> t<Number_1Tickbx> p<1382> l<168>>     else if ((I_in === 1'bx) || (IB_in === 1'bx) || I_in === 1'bz || IB_in === 1'bz )
".

[ERR:UH0700] DPHY_DIFFINBUF.v:169: Unsupported expression "<n<> u<1421> t<Number_1Tickbx> p<1422> l<169>>       o_out <= 1'bx;
".

[NTE:CP0309] DPHY_DIFFINBUF.v:43: Implicit port type (wire) for "HSRX_O",
there are 2 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 11
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

