0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/AESL_axi_slave_BUS1.v,1709648948,systemVerilog,,,,AESL_axi_slave_BUS1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/axil_macc.autotb.v,1709648948,systemVerilog,,,C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/fifo_para.vh,apatb_axil_macc_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/axil_macc.v,1709648873,systemVerilog,,,,axil_macc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/axil_macc_BUS1_s_axi.v,1709648873,systemVerilog,,,,axil_macc_BUS1_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/axil_macc_mul_32s_32s_32_1_1.v,1709648873,systemVerilog,,,,axil_macc_mul_32s_32s_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/csv_file_dump.svh,1709648948,verilog,,,,,,,,,,,,
C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/dataflow_monitor.sv,1709648948,systemVerilog,C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/nodf_module_interface.svh,,C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/dump_file_agent.svh;C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/csv_file_dump.svh;C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/sample_agent.svh;C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/sample_manager.svh;C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/dump_file_agent.svh,1709648948,verilog,,,,,,,,,,,,
C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/fifo_para.vh,1709648948,verilog,,,,,,,,,,,,
C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/nodf_module_interface.svh,1709648948,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/nodf_module_monitor.svh,1709648948,verilog,,,,,,,,,,,,
C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/sample_agent.svh,1709648948,verilog,,,,,,,,,,,,
C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/sample_manager.svh,1709648948,verilog,,,,,,,,,,,,
