## How it works

A cascade of NMOS and capacitors perfomr a delay line.

## How to test

A two-phase non-overlapping clock is applied to DIN_0 and DIN_1.

## External hardware
A 1Vpp audio signal is applied to UA_0.
A summing amplifier is connected to analog outputs UA_1 and UA_2.
