#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2780e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2780fb0 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x27918b0 .functor NOT 1, L_0x27bf380, C4<0>, C4<0>, C4<0>;
L_0x27bf110 .functor XOR 25, L_0x27befd0, L_0x27bf070, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27bf270 .functor XOR 25, L_0x27bf110, L_0x27bf1d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x27b8b40_0 .net *"_ivl_10", 24 0, L_0x27bf1d0;  1 drivers
v0x27b8c40_0 .net *"_ivl_12", 24 0, L_0x27bf270;  1 drivers
v0x27b8d20_0 .net *"_ivl_2", 24 0, L_0x27bef30;  1 drivers
v0x27b8de0_0 .net *"_ivl_4", 24 0, L_0x27befd0;  1 drivers
v0x27b8ec0_0 .net *"_ivl_6", 24 0, L_0x27bf070;  1 drivers
v0x27b8ff0_0 .net *"_ivl_8", 24 0, L_0x27bf110;  1 drivers
v0x27b90d0_0 .net "a", 0 0, v0x27b4d30_0;  1 drivers
v0x27b9170_0 .net "b", 0 0, v0x27b4df0_0;  1 drivers
v0x27b9210_0 .net "c", 0 0, v0x27b4e90_0;  1 drivers
v0x27b92b0_0 .var "clk", 0 0;
v0x27b9350_0 .net "d", 0 0, v0x27b4fd0_0;  1 drivers
v0x27b93f0_0 .net "e", 0 0, v0x27b50c0_0;  1 drivers
v0x27b9490_0 .net "out_dut", 24 0, L_0x27bb7f0;  1 drivers
v0x27b9530_0 .net "out_ref", 24 0, L_0x2791f90;  1 drivers
v0x27b95d0_0 .var/2u "stats1", 159 0;
v0x27b9690_0 .var/2u "strobe", 0 0;
v0x27b9750_0 .net "tb_match", 0 0, L_0x27bf380;  1 drivers
v0x27b9810_0 .net "tb_mismatch", 0 0, L_0x27918b0;  1 drivers
L_0x27bef30 .concat [ 25 0 0 0], L_0x2791f90;
L_0x27befd0 .concat [ 25 0 0 0], L_0x2791f90;
L_0x27bf070 .concat [ 25 0 0 0], L_0x27bb7f0;
L_0x27bf1d0 .concat [ 25 0 0 0], L_0x2791f90;
L_0x27bf380 .cmp/eeq 25, L_0x27bef30, L_0x27bf270;
S_0x2781140 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x2780fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x27818c0 .functor NOT 25, L_0x27ba350, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x2791f90 .functor XOR 25, L_0x27818c0, L_0x27ba4a0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x278e620_0 .net *"_ivl_0", 4 0, L_0x27b98f0;  1 drivers
v0x278ef20_0 .net *"_ivl_10", 24 0, L_0x27ba350;  1 drivers
v0x278f820_0 .net *"_ivl_12", 24 0, L_0x27818c0;  1 drivers
v0x27b4080_0 .net *"_ivl_14", 24 0, L_0x27ba4a0;  1 drivers
v0x27b4160_0 .net *"_ivl_2", 4 0, L_0x27b9aa0;  1 drivers
v0x27b4290_0 .net *"_ivl_4", 4 0, L_0x27b9cc0;  1 drivers
v0x27b4370_0 .net *"_ivl_6", 4 0, L_0x27b9ee0;  1 drivers
v0x27b4450_0 .net *"_ivl_8", 4 0, L_0x27ba130;  1 drivers
v0x27b4530_0 .net "a", 0 0, v0x27b4d30_0;  alias, 1 drivers
v0x27b45f0_0 .net "b", 0 0, v0x27b4df0_0;  alias, 1 drivers
v0x27b46b0_0 .net "c", 0 0, v0x27b4e90_0;  alias, 1 drivers
v0x27b4770_0 .net "d", 0 0, v0x27b4fd0_0;  alias, 1 drivers
v0x27b4830_0 .net "e", 0 0, v0x27b50c0_0;  alias, 1 drivers
v0x27b48f0_0 .net "out", 24 0, L_0x2791f90;  alias, 1 drivers
LS_0x27b98f0_0_0 .concat [ 1 1 1 1], v0x27b4d30_0, v0x27b4d30_0, v0x27b4d30_0, v0x27b4d30_0;
LS_0x27b98f0_0_4 .concat [ 1 0 0 0], v0x27b4d30_0;
L_0x27b98f0 .concat [ 4 1 0 0], LS_0x27b98f0_0_0, LS_0x27b98f0_0_4;
LS_0x27b9aa0_0_0 .concat [ 1 1 1 1], v0x27b4df0_0, v0x27b4df0_0, v0x27b4df0_0, v0x27b4df0_0;
LS_0x27b9aa0_0_4 .concat [ 1 0 0 0], v0x27b4df0_0;
L_0x27b9aa0 .concat [ 4 1 0 0], LS_0x27b9aa0_0_0, LS_0x27b9aa0_0_4;
LS_0x27b9cc0_0_0 .concat [ 1 1 1 1], v0x27b4e90_0, v0x27b4e90_0, v0x27b4e90_0, v0x27b4e90_0;
LS_0x27b9cc0_0_4 .concat [ 1 0 0 0], v0x27b4e90_0;
L_0x27b9cc0 .concat [ 4 1 0 0], LS_0x27b9cc0_0_0, LS_0x27b9cc0_0_4;
LS_0x27b9ee0_0_0 .concat [ 1 1 1 1], v0x27b4fd0_0, v0x27b4fd0_0, v0x27b4fd0_0, v0x27b4fd0_0;
LS_0x27b9ee0_0_4 .concat [ 1 0 0 0], v0x27b4fd0_0;
L_0x27b9ee0 .concat [ 4 1 0 0], LS_0x27b9ee0_0_0, LS_0x27b9ee0_0_4;
LS_0x27ba130_0_0 .concat [ 1 1 1 1], v0x27b50c0_0, v0x27b50c0_0, v0x27b50c0_0, v0x27b50c0_0;
LS_0x27ba130_0_4 .concat [ 1 0 0 0], v0x27b50c0_0;
L_0x27ba130 .concat [ 4 1 0 0], LS_0x27ba130_0_0, LS_0x27ba130_0_4;
LS_0x27ba350_0_0 .concat [ 5 5 5 5], L_0x27ba130, L_0x27b9ee0, L_0x27b9cc0, L_0x27b9aa0;
LS_0x27ba350_0_4 .concat [ 5 0 0 0], L_0x27b98f0;
L_0x27ba350 .concat [ 20 5 0 0], LS_0x27ba350_0_0, LS_0x27ba350_0_4;
LS_0x27ba4a0_0_0 .concat [ 1 1 1 1], v0x27b50c0_0, v0x27b4fd0_0, v0x27b4e90_0, v0x27b4df0_0;
LS_0x27ba4a0_0_4 .concat [ 1 1 1 1], v0x27b4d30_0, v0x27b50c0_0, v0x27b4fd0_0, v0x27b4e90_0;
LS_0x27ba4a0_0_8 .concat [ 1 1 1 1], v0x27b4df0_0, v0x27b4d30_0, v0x27b50c0_0, v0x27b4fd0_0;
LS_0x27ba4a0_0_12 .concat [ 1 1 1 1], v0x27b4e90_0, v0x27b4df0_0, v0x27b4d30_0, v0x27b50c0_0;
LS_0x27ba4a0_0_16 .concat [ 1 1 1 1], v0x27b4fd0_0, v0x27b4e90_0, v0x27b4df0_0, v0x27b4d30_0;
LS_0x27ba4a0_0_20 .concat [ 1 1 1 1], v0x27b50c0_0, v0x27b4fd0_0, v0x27b4e90_0, v0x27b4df0_0;
LS_0x27ba4a0_0_24 .concat [ 1 0 0 0], v0x27b4d30_0;
LS_0x27ba4a0_1_0 .concat [ 4 4 4 4], LS_0x27ba4a0_0_0, LS_0x27ba4a0_0_4, LS_0x27ba4a0_0_8, LS_0x27ba4a0_0_12;
LS_0x27ba4a0_1_4 .concat [ 4 4 1 0], LS_0x27ba4a0_0_16, LS_0x27ba4a0_0_20, LS_0x27ba4a0_0_24;
L_0x27ba4a0 .concat [ 16 9 0 0], LS_0x27ba4a0_1_0, LS_0x27ba4a0_1_4;
S_0x27b4a90 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x2780fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x27b4d30_0 .var "a", 0 0;
v0x27b4df0_0 .var "b", 0 0;
v0x27b4e90_0 .var "c", 0 0;
v0x27b4f30_0 .net "clk", 0 0, v0x27b92b0_0;  1 drivers
v0x27b4fd0_0 .var "d", 0 0;
v0x27b50c0_0 .var "e", 0 0;
E_0x277dda0/0 .event negedge, v0x27b4f30_0;
E_0x277dda0/1 .event posedge, v0x27b4f30_0;
E_0x277dda0 .event/or E_0x277dda0/0, E_0x277dda0/1;
S_0x27b5180 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x2780fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x27ba710 .functor NOT 1, v0x27b4d30_0, C4<0>, C4<0>, C4<0>;
L_0x27ba780 .functor XOR 1, L_0x27ba710, v0x27b4d30_0, C4<0>, C4<0>;
L_0x27ba840 .functor NOT 1, v0x27b4d30_0, C4<0>, C4<0>, C4<0>;
L_0x27baac0 .functor XOR 1, L_0x27ba840, v0x27b4df0_0, C4<0>, C4<0>;
L_0x27bab80 .functor NOT 1, v0x27b4d30_0, C4<0>, C4<0>, C4<0>;
L_0x27babf0 .functor XOR 1, L_0x27bab80, v0x27b4e90_0, C4<0>, C4<0>;
L_0x27bacf0 .functor NOT 1, v0x27b4d30_0, C4<0>, C4<0>, C4<0>;
L_0x27bad60 .functor XOR 1, L_0x27bacf0, v0x27b4fd0_0, C4<0>, C4<0>;
L_0x27bae70 .functor NOT 1, v0x27b4d30_0, C4<0>, C4<0>, C4<0>;
L_0x27baee0 .functor XOR 1, L_0x27bae70, v0x27b50c0_0, C4<0>, C4<0>;
L_0x27bb000 .functor NOT 1, v0x27b4df0_0, C4<0>, C4<0>, C4<0>;
L_0x27bb070 .functor XOR 1, L_0x27bb000, v0x27b4d30_0, C4<0>, C4<0>;
L_0x27bb150 .functor NOT 1, v0x27b4df0_0, C4<0>, C4<0>, C4<0>;
L_0x27bb3d0 .functor XOR 1, L_0x27bb150, v0x27b4df0_0, C4<0>, C4<0>;
L_0x27bb0e0 .functor NOT 1, v0x27b4df0_0, C4<0>, C4<0>, C4<0>;
L_0x27bb510 .functor XOR 1, L_0x27bb0e0, v0x27b4e90_0, C4<0>, C4<0>;
L_0x27bb690 .functor NOT 1, v0x27b4df0_0, C4<0>, C4<0>, C4<0>;
L_0x27bb700 .functor XOR 1, L_0x27bb690, v0x27b4fd0_0, C4<0>, C4<0>;
L_0x27bb890 .functor NOT 1, v0x27b4df0_0, C4<0>, C4<0>, C4<0>;
L_0x27bb900 .functor XOR 1, L_0x27bb890, v0x27b50c0_0, C4<0>, C4<0>;
L_0x27bbaa0 .functor NOT 1, v0x27b4e90_0, C4<0>, C4<0>, C4<0>;
L_0x27bbd20 .functor XOR 1, L_0x27bbaa0, v0x27b4d30_0, C4<0>, C4<0>;
L_0x27bbed0 .functor NOT 1, v0x27b4e90_0, C4<0>, C4<0>, C4<0>;
L_0x27bbf40 .functor XOR 1, L_0x27bbed0, v0x27b4df0_0, C4<0>, C4<0>;
L_0x27bc100 .functor NOT 1, v0x27b4e90_0, C4<0>, C4<0>, C4<0>;
L_0x27bc170 .functor XOR 1, L_0x27bc100, v0x27b4e90_0, C4<0>, C4<0>;
L_0x27bc340 .functor NOT 1, v0x27b4e90_0, C4<0>, C4<0>, C4<0>;
L_0x27bc3b0 .functor XOR 1, L_0x27bc340, v0x27b4fd0_0, C4<0>, C4<0>;
L_0x27bc7a0 .functor NOT 1, v0x27b4e90_0, C4<0>, C4<0>, C4<0>;
L_0x27bc810 .functor XOR 1, L_0x27bc7a0, v0x27b50c0_0, C4<0>, C4<0>;
L_0x27bcc10 .functor NOT 1, v0x27b4fd0_0, C4<0>, C4<0>, C4<0>;
L_0x27bcc80 .functor XOR 1, L_0x27bcc10, v0x27b4d30_0, C4<0>, C4<0>;
L_0x27bce80 .functor NOT 1, v0x27b4fd0_0, C4<0>, C4<0>, C4<0>;
L_0x27bcef0 .functor XOR 1, L_0x27bce80, v0x27b4df0_0, C4<0>, C4<0>;
L_0x27bd100 .functor NOT 1, v0x27b4fd0_0, C4<0>, C4<0>, C4<0>;
L_0x27bd170 .functor XOR 1, L_0x27bd100, v0x27b4e90_0, C4<0>, C4<0>;
L_0x27bd390 .functor NOT 1, v0x27b4fd0_0, C4<0>, C4<0>, C4<0>;
L_0x27bd400 .functor XOR 1, L_0x27bd390, v0x27b4fd0_0, C4<0>, C4<0>;
L_0x27bd630 .functor NOT 1, v0x27b4fd0_0, C4<0>, C4<0>, C4<0>;
L_0x27bd6a0 .functor XOR 1, L_0x27bd630, v0x27b50c0_0, C4<0>, C4<0>;
L_0x27bd8e0 .functor NOT 1, v0x27b50c0_0, C4<0>, C4<0>, C4<0>;
L_0x27bd950 .functor XOR 1, L_0x27bd8e0, v0x27b4d30_0, C4<0>, C4<0>;
L_0x27bdba0 .functor NOT 1, v0x27b50c0_0, C4<0>, C4<0>, C4<0>;
L_0x27bdc10 .functor XOR 1, L_0x27bdba0, v0x27b4df0_0, C4<0>, C4<0>;
L_0x27bde70 .functor NOT 1, v0x27b50c0_0, C4<0>, C4<0>, C4<0>;
L_0x27bdee0 .functor XOR 1, L_0x27bde70, v0x27b4e90_0, C4<0>, C4<0>;
L_0x27be150 .functor NOT 1, v0x27b50c0_0, C4<0>, C4<0>, C4<0>;
L_0x27be1c0 .functor XOR 1, L_0x27be150, v0x27b4fd0_0, C4<0>, C4<0>;
L_0x27bec10 .functor NOT 1, v0x27b50c0_0, C4<0>, C4<0>, C4<0>;
L_0x27bec80 .functor XOR 1, L_0x27bec10, v0x27b50c0_0, C4<0>, C4<0>;
v0x27b5460_0 .net *"_ivl_10", 0 0, L_0x27baac0;  1 drivers
v0x27b5540_0 .net *"_ivl_100", 0 0, L_0x27bcef0;  1 drivers
v0x27b5620_0 .net *"_ivl_104", 0 0, L_0x27bd100;  1 drivers
v0x27b5710_0 .net *"_ivl_106", 0 0, L_0x27bd170;  1 drivers
v0x27b57f0_0 .net *"_ivl_110", 0 0, L_0x27bd390;  1 drivers
v0x27b5920_0 .net *"_ivl_112", 0 0, L_0x27bd400;  1 drivers
v0x27b5a00_0 .net *"_ivl_116", 0 0, L_0x27bd630;  1 drivers
v0x27b5ae0_0 .net *"_ivl_118", 0 0, L_0x27bd6a0;  1 drivers
v0x27b5bc0_0 .net *"_ivl_122", 0 0, L_0x27bd8e0;  1 drivers
v0x27b5d30_0 .net *"_ivl_124", 0 0, L_0x27bd950;  1 drivers
v0x27b5e10_0 .net *"_ivl_128", 0 0, L_0x27bdba0;  1 drivers
v0x27b5ef0_0 .net *"_ivl_130", 0 0, L_0x27bdc10;  1 drivers
v0x27b5fd0_0 .net *"_ivl_134", 0 0, L_0x27bde70;  1 drivers
v0x27b60b0_0 .net *"_ivl_136", 0 0, L_0x27bdee0;  1 drivers
v0x27b6190_0 .net *"_ivl_14", 0 0, L_0x27bab80;  1 drivers
v0x27b6270_0 .net *"_ivl_140", 0 0, L_0x27be150;  1 drivers
v0x27b6350_0 .net *"_ivl_142", 0 0, L_0x27be1c0;  1 drivers
v0x27b6430_0 .net *"_ivl_147", 0 0, L_0x27bec10;  1 drivers
v0x27b6510_0 .net *"_ivl_149", 0 0, L_0x27bec80;  1 drivers
v0x27b65f0_0 .net *"_ivl_16", 0 0, L_0x27babf0;  1 drivers
v0x27b66d0_0 .net *"_ivl_2", 0 0, L_0x27ba710;  1 drivers
v0x27b67b0_0 .net *"_ivl_20", 0 0, L_0x27bacf0;  1 drivers
v0x27b6890_0 .net *"_ivl_22", 0 0, L_0x27bad60;  1 drivers
v0x27b6970_0 .net *"_ivl_26", 0 0, L_0x27bae70;  1 drivers
v0x27b6a50_0 .net *"_ivl_28", 0 0, L_0x27baee0;  1 drivers
v0x27b6b30_0 .net *"_ivl_32", 0 0, L_0x27bb000;  1 drivers
v0x27b6c10_0 .net *"_ivl_34", 0 0, L_0x27bb070;  1 drivers
v0x27b6cf0_0 .net *"_ivl_38", 0 0, L_0x27bb150;  1 drivers
v0x27b6dd0_0 .net *"_ivl_4", 0 0, L_0x27ba780;  1 drivers
v0x27b6eb0_0 .net *"_ivl_40", 0 0, L_0x27bb3d0;  1 drivers
v0x27b6f90_0 .net *"_ivl_44", 0 0, L_0x27bb0e0;  1 drivers
v0x27b7070_0 .net *"_ivl_46", 0 0, L_0x27bb510;  1 drivers
v0x27b7150_0 .net *"_ivl_50", 0 0, L_0x27bb690;  1 drivers
v0x27b7440_0 .net *"_ivl_52", 0 0, L_0x27bb700;  1 drivers
v0x27b7520_0 .net *"_ivl_56", 0 0, L_0x27bb890;  1 drivers
v0x27b7600_0 .net *"_ivl_58", 0 0, L_0x27bb900;  1 drivers
v0x27b76e0_0 .net *"_ivl_62", 0 0, L_0x27bbaa0;  1 drivers
v0x27b77c0_0 .net *"_ivl_64", 0 0, L_0x27bbd20;  1 drivers
v0x27b78a0_0 .net *"_ivl_68", 0 0, L_0x27bbed0;  1 drivers
v0x27b7980_0 .net *"_ivl_70", 0 0, L_0x27bbf40;  1 drivers
v0x27b7a60_0 .net *"_ivl_74", 0 0, L_0x27bc100;  1 drivers
v0x27b7b40_0 .net *"_ivl_76", 0 0, L_0x27bc170;  1 drivers
v0x27b7c20_0 .net *"_ivl_8", 0 0, L_0x27ba840;  1 drivers
v0x27b7d00_0 .net *"_ivl_80", 0 0, L_0x27bc340;  1 drivers
v0x27b7de0_0 .net *"_ivl_82", 0 0, L_0x27bc3b0;  1 drivers
v0x27b7ec0_0 .net *"_ivl_86", 0 0, L_0x27bc7a0;  1 drivers
v0x27b7fa0_0 .net *"_ivl_88", 0 0, L_0x27bc810;  1 drivers
v0x27b8080_0 .net *"_ivl_92", 0 0, L_0x27bcc10;  1 drivers
v0x27b8160_0 .net *"_ivl_94", 0 0, L_0x27bcc80;  1 drivers
v0x27b8240_0 .net *"_ivl_98", 0 0, L_0x27bce80;  1 drivers
v0x27b8320_0 .net "a", 0 0, v0x27b4d30_0;  alias, 1 drivers
v0x27b83c0_0 .net "b", 0 0, v0x27b4df0_0;  alias, 1 drivers
v0x27b84b0_0 .net "c", 0 0, v0x27b4e90_0;  alias, 1 drivers
v0x27b85a0_0 .net "d", 0 0, v0x27b4fd0_0;  alias, 1 drivers
v0x27b8690_0 .net "e", 0 0, v0x27b50c0_0;  alias, 1 drivers
v0x27b8780_0 .net "out", 24 0, L_0x27bb7f0;  alias, 1 drivers
LS_0x27bb7f0_0_0 .concat8 [ 1 1 1 1], L_0x27bec80, L_0x27be1c0, L_0x27bdee0, L_0x27bdc10;
LS_0x27bb7f0_0_4 .concat8 [ 1 1 1 1], L_0x27bd950, L_0x27bd6a0, L_0x27bd400, L_0x27bd170;
LS_0x27bb7f0_0_8 .concat8 [ 1 1 1 1], L_0x27bcef0, L_0x27bcc80, L_0x27bc810, L_0x27bc3b0;
LS_0x27bb7f0_0_12 .concat8 [ 1 1 1 1], L_0x27bc170, L_0x27bbf40, L_0x27bbd20, L_0x27bb900;
LS_0x27bb7f0_0_16 .concat8 [ 1 1 1 1], L_0x27bb700, L_0x27bb510, L_0x27bb3d0, L_0x27bb070;
LS_0x27bb7f0_0_20 .concat8 [ 1 1 1 1], L_0x27baee0, L_0x27bad60, L_0x27babf0, L_0x27baac0;
LS_0x27bb7f0_0_24 .concat8 [ 1 0 0 0], L_0x27ba780;
LS_0x27bb7f0_1_0 .concat8 [ 4 4 4 4], LS_0x27bb7f0_0_0, LS_0x27bb7f0_0_4, LS_0x27bb7f0_0_8, LS_0x27bb7f0_0_12;
LS_0x27bb7f0_1_4 .concat8 [ 4 4 1 0], LS_0x27bb7f0_0_16, LS_0x27bb7f0_0_20, LS_0x27bb7f0_0_24;
L_0x27bb7f0 .concat8 [ 16 9 0 0], LS_0x27bb7f0_1_0, LS_0x27bb7f0_1_4;
S_0x27b8920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x2780fb0;
 .timescale -12 -12;
E_0x277d990 .event anyedge, v0x27b9690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27b9690_0;
    %nor/r;
    %assign/vec4 v0x27b9690_0, 0;
    %wait E_0x277d990;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27b4a90;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x277dda0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x27b50c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b4fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b4e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b4df0_0, 0;
    %assign/vec4 v0x27b4d30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2780fb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b92b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b9690_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2780fb0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x27b92b0_0;
    %inv;
    %store/vec4 v0x27b92b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2780fb0;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27b4f30_0, v0x27b9810_0, v0x27b90d0_0, v0x27b9170_0, v0x27b9210_0, v0x27b9350_0, v0x27b93f0_0, v0x27b9530_0, v0x27b9490_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2780fb0;
T_5 ;
    %load/vec4 v0x27b95d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x27b95d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27b95d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x27b95d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27b95d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27b95d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27b95d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2780fb0;
T_6 ;
    %wait E_0x277dda0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27b95d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b95d0_0, 4, 32;
    %load/vec4 v0x27b9750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x27b95d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b95d0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27b95d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b95d0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x27b9530_0;
    %load/vec4 v0x27b9530_0;
    %load/vec4 v0x27b9490_0;
    %xor;
    %load/vec4 v0x27b9530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x27b95d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b95d0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x27b95d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b95d0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/vector5/iter0/response42/top_module.sv";
