
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[v2,4/8] iommu/mediatek: Merge 2 M4U HWs into one iommu domain - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [v2,4/8] iommu/mediatek: Merge 2 M4U HWs into one iommu domain</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=123111">Yong Wu</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Aug. 21, 2017, 11 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1503313221-26453-5-git-send-email-yong.wu@mediatek.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9912107/mbox/"
   >mbox</a>
|
   <a href="/patch/9912107/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9912107/">/patch/9912107/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	41623602D8 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 21 Aug 2017 11:01:21 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 32EA5283D8
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 21 Aug 2017 11:01:21 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 274A12876A; Mon, 21 Aug 2017 11:01:21 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, 
	UNPARSEABLE_RELAY autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 99E79283D8
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 21 Aug 2017 11:01:20 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1753516AbdHULBS (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Mon, 21 Aug 2017 07:01:18 -0400
Received: from mailgw02.mediatek.com ([210.61.82.184]:60139 &quot;EHLO
	mailgw02.mediatek.com&quot; rhost-flags-OK-FAIL-OK-FAIL) by
	vger.kernel.org with ESMTP id S1752778AbdHULBP (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Mon, 21 Aug 2017 07:01:15 -0400
Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by
	mailgw02.mediatek.com (envelope-from &lt;yong.wu@mediatek.com&gt;)
	(mhqrelay.mediatek.com ESMTP with TLS)
	with ESMTP id 697590281; Mon, 21 Aug 2017 19:01:13 +0800
Received: from MTKCAS06.mediatek.inc (172.21.101.30) by
	mtkmbs03n2.mediatek.inc (172.21.101.182) with Microsoft SMTP Server
	(TLS) id 15.0.1210.3; Mon, 21 Aug 2017 19:01:11 +0800
Received: from localhost.localdomain (10.17.3.153) by MTKCAS06.mediatek.inc
	(172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via
	Frontend Transport; Mon, 21 Aug 2017 19:01:10 +0800
From: Yong Wu &lt;yong.wu@mediatek.com&gt;
To: Joerg Roedel &lt;joro@8bytes.org&gt;, Rob Herring &lt;robh+dt@kernel.org&gt;,
	Matthias Brugger &lt;matthias.bgg@gmail.com&gt;,
	Robin Murphy &lt;robin.murphy@arm.com&gt;
CC: Will Deacon &lt;will.deacon@arm.com&gt;, Daniel Kurtz &lt;djkurtz@google.com&gt;,
	Tomasz Figa &lt;tfiga@google.com&gt;,
	Catalin Marinas &lt;catalin.marinas@arm.com&gt;,
	&lt;linux-mediatek@lists.infradead.org&gt;,
	&lt;srv_heupstream@mediatek.com&gt;, &lt;devicetree@vger.kernel.org&gt;,
	&lt;linux-kernel@vger.kernel.org&gt;, &lt;linux-arm-kernel@lists.infradead.org&gt;,
	&lt;iommu@lists.linux-foundation.org&gt;, &lt;arnd@arndb.de&gt;,
	&lt;honghui.zhang@mediatek.com&gt;, &lt;k.zhang@mediatek.com&gt;,
	&lt;cloud.zhou@mediatek.com&gt;, &lt;yong.wu@mediatek.com&gt;
Subject: [PATCH v2 4/8] iommu/mediatek: Merge 2 M4U HWs into one iommu domain
Date: Mon, 21 Aug 2017 19:00:17 +0800
Message-ID: &lt;1503313221-26453-5-git-send-email-yong.wu@mediatek.com&gt;
X-Mailer: git-send-email 1.9.1
In-Reply-To: &lt;1503313221-26453-1-git-send-email-yong.wu@mediatek.com&gt;
References: &lt;1503313221-26453-1-git-send-email-yong.wu@mediatek.com&gt;
MIME-Version: 1.0
Content-Type: text/plain
X-MTK: N
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=123111">Yong Wu</a> - Aug. 21, 2017, 11 a.m.</div>
<pre class="content">
In theory, If there are 2 M4U HWs, there should be 2 IOMMU domains.
But one IOMMU domain(4GB iova range) is enough for us currently,
It&#39;s unnecessary to maintain 2 pagetables.

Besides, This patch can simplify our consumer code largely. They don&#39;t
need map a iova range from one domain into another, They can share the
iova address easily.
<span class="signed-off-by">
Signed-off-by: Yong Wu &lt;yong.wu@mediatek.com&gt;</span>
---
 drivers/iommu/mtk_iommu.c | 92 ++++++++++++++++++++++++++++++++++-------------
 drivers/iommu/mtk_iommu.h |  2 ++
 2 files changed, 70 insertions(+), 24 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/drivers/iommu/mtk_iommu.c b/drivers/iommu/mtk_iommu.c</span>
<span class="p_header">index df23e02..1503dfa 100644</span>
<span class="p_header">--- a/drivers/iommu/mtk_iommu.c</span>
<span class="p_header">+++ b/drivers/iommu/mtk_iommu.c</span>
<span class="p_chunk">@@ -114,6 +114,27 @@</span> <span class="p_context"> struct mtk_iommu_domain {</span>
 
 static struct iommu_ops mtk_iommu_ops;
 
<span class="p_add">+static LIST_HEAD(m4ulist);	/* List all the M4U HWs */</span>
<span class="p_add">+</span>
<span class="p_add">+#define for_each_m4u(data)	list_for_each_entry(data, &amp;m4ulist, list)</span>
<span class="p_add">+</span>
<span class="p_add">+/*</span>
<span class="p_add">+ * There may be 1 or 2 M4U HWs, But we always expect they are in the same domain</span>
<span class="p_add">+ * for the performance.</span>
<span class="p_add">+ *</span>
<span class="p_add">+ * Here always return the mtk_iommu_data of the first probed M4U where the</span>
<span class="p_add">+ * iommu domain information is recorded.</span>
<span class="p_add">+ */</span>
<span class="p_add">+static struct mtk_iommu_data *mtk_iommu_get_m4u_data(void)</span>
<span class="p_add">+{</span>
<span class="p_add">+	struct mtk_iommu_data *data;</span>
<span class="p_add">+</span>
<span class="p_add">+	for_each_m4u(data)</span>
<span class="p_add">+		return data;</span>
<span class="p_add">+</span>
<span class="p_add">+	return NULL;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 static struct mtk_iommu_domain *to_mtk_domain(struct iommu_domain *dom)
 {
 	return container_of(dom, struct mtk_iommu_domain, domain);
<span class="p_chunk">@@ -123,9 +144,12 @@</span> <span class="p_context"> static void mtk_iommu_tlb_flush_all(void *cookie)</span>
 {
 	struct mtk_iommu_data *data = cookie;
 
<span class="p_del">-	writel_relaxed(F_INVLD_EN1 | F_INVLD_EN0, data-&gt;base + REG_MMU_INV_SEL);</span>
<span class="p_del">-	writel_relaxed(F_ALL_INVLD, data-&gt;base + REG_MMU_INVALIDATE);</span>
<span class="p_del">-	wmb(); /* Make sure the tlb flush all done */</span>
<span class="p_add">+	for_each_m4u(data) {</span>
<span class="p_add">+		writel_relaxed(F_INVLD_EN1 | F_INVLD_EN0,</span>
<span class="p_add">+			       data-&gt;base + REG_MMU_INV_SEL);</span>
<span class="p_add">+		writel_relaxed(F_ALL_INVLD, data-&gt;base + REG_MMU_INVALIDATE);</span>
<span class="p_add">+		wmb(); /* Make sure the tlb flush all done */</span>
<span class="p_add">+	}</span>
 }
 
 static void mtk_iommu_tlb_add_flush_nosync(unsigned long iova, size_t size,
<span class="p_chunk">@@ -134,12 +158,17 @@</span> <span class="p_context"> static void mtk_iommu_tlb_add_flush_nosync(unsigned long iova, size_t size,</span>
 {
 	struct mtk_iommu_data *data = cookie;
 
<span class="p_del">-	writel_relaxed(F_INVLD_EN1 | F_INVLD_EN0, data-&gt;base + REG_MMU_INV_SEL);</span>
<span class="p_add">+	for_each_m4u(data) {</span>
<span class="p_add">+		writel_relaxed(F_INVLD_EN1 | F_INVLD_EN0,</span>
<span class="p_add">+			       data-&gt;base + REG_MMU_INV_SEL);</span>
 
<span class="p_del">-	writel_relaxed(iova, data-&gt;base + REG_MMU_INVLD_START_A);</span>
<span class="p_del">-	writel_relaxed(iova + size - 1, data-&gt;base + REG_MMU_INVLD_END_A);</span>
<span class="p_del">-	writel_relaxed(F_MMU_INV_RANGE, data-&gt;base + REG_MMU_INVALIDATE);</span>
<span class="p_del">-	data-&gt;tlb_flush_active = true;</span>
<span class="p_add">+		writel_relaxed(iova, data-&gt;base + REG_MMU_INVLD_START_A);</span>
<span class="p_add">+		writel_relaxed(iova + size - 1,</span>
<span class="p_add">+			       data-&gt;base + REG_MMU_INVLD_END_A);</span>
<span class="p_add">+		writel_relaxed(F_MMU_INV_RANGE,</span>
<span class="p_add">+			       data-&gt;base + REG_MMU_INVALIDATE);</span>
<span class="p_add">+		data-&gt;tlb_flush_active = true;</span>
<span class="p_add">+	}</span>
 }
 
 static void mtk_iommu_tlb_sync(void *cookie)
<span class="p_chunk">@@ -148,20 +177,22 @@</span> <span class="p_context"> static void mtk_iommu_tlb_sync(void *cookie)</span>
 	int ret;
 	u32 tmp;
 
<span class="p_del">-	/* Avoid timing out if there&#39;s nothing to wait for */</span>
<span class="p_del">-	if (!data-&gt;tlb_flush_active)</span>
<span class="p_del">-		return;</span>
<span class="p_add">+	for_each_m4u(data) {</span>
<span class="p_add">+		/* Avoid timing out if there&#39;s nothing to wait for */</span>
<span class="p_add">+		if (!data-&gt;tlb_flush_active)</span>
<span class="p_add">+			return;</span>
 
<span class="p_del">-	ret = readl_poll_timeout_atomic(data-&gt;base + REG_MMU_CPE_DONE, tmp,</span>
<span class="p_del">-					tmp != 0, 10, 100000);</span>
<span class="p_del">-	if (ret) {</span>
<span class="p_del">-		dev_warn(data-&gt;dev,</span>
<span class="p_del">-			 &quot;Partial TLB flush timed out, falling back to full flush\n&quot;);</span>
<span class="p_del">-		mtk_iommu_tlb_flush_all(cookie);</span>
<span class="p_add">+		ret = readl_poll_timeout_atomic(data-&gt;base + REG_MMU_CPE_DONE,</span>
<span class="p_add">+						tmp, tmp != 0, 10, 100000);</span>
<span class="p_add">+		if (ret) {</span>
<span class="p_add">+			dev_warn(data-&gt;dev,</span>
<span class="p_add">+				 &quot;Partial TLB flush timed out, falling back to full flush\n&quot;);</span>
<span class="p_add">+			mtk_iommu_tlb_flush_all(cookie);</span>
<span class="p_add">+		}</span>
<span class="p_add">+		/* Clear the CPE status */</span>
<span class="p_add">+		writel_relaxed(0, data-&gt;base + REG_MMU_CPE_DONE);</span>
<span class="p_add">+		data-&gt;tlb_flush_active = false;</span>
 	}
<span class="p_del">-	/* Clear the CPE status */</span>
<span class="p_del">-	writel_relaxed(0, data-&gt;base + REG_MMU_CPE_DONE);</span>
<span class="p_del">-	data-&gt;tlb_flush_active = false;</span>
 }
 
 static const struct iommu_gather_ops mtk_iommu_gather_ops = {
<span class="p_chunk">@@ -298,10 +329,11 @@</span> <span class="p_context"> static int mtk_iommu_attach_device(struct iommu_domain *domain,</span>
 				   struct device *dev)
 {
 	struct mtk_iommu_domain *dom = to_mtk_domain(domain);
<span class="p_del">-	struct mtk_iommu_data *data = dev-&gt;iommu_fwspec-&gt;iommu_priv;</span>
<span class="p_add">+	struct mtk_iommu_data *curdata = dev-&gt;iommu_fwspec-&gt;iommu_priv;</span>
<span class="p_add">+	struct mtk_iommu_data *data = mtk_iommu_get_m4u_data();</span>
 	int ret;
 
<span class="p_del">-	if (!data)</span>
<span class="p_add">+	if (!data || !curdata)</span>
 		return -ENODEV;
 
 	if (!data-&gt;m4u_dom) {
<span class="p_chunk">@@ -313,7 +345,17 @@</span> <span class="p_context"> static int mtk_iommu_attach_device(struct iommu_domain *domain,</span>
 		}
 	}
 
<span class="p_del">-	mtk_iommu_config(data, dev, true);</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * Update the pgtable base address register of another M4U HW with the</span>
<span class="p_add">+	 * existed pgtable if there are more than one M4U HW.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	if (!curdata-&gt;m4u_dom) {</span>
<span class="p_add">+		curdata-&gt;m4u_dom = data-&gt;m4u_dom;</span>
<span class="p_add">+		writel(data-&gt;m4u_dom-&gt;cfg.arm_v7s_cfg.ttbr[0],</span>
<span class="p_add">+		       curdata-&gt;base + REG_MMU_PT_BASE_ADDR);</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
<span class="p_add">+	mtk_iommu_config(curdata, dev, true);</span>
 	return 0;
 }
 
<span class="p_chunk">@@ -405,7 +447,7 @@</span> <span class="p_context"> static void mtk_iommu_remove_device(struct device *dev)</span>
 
 static struct iommu_group *mtk_iommu_device_group(struct device *dev)
 {
<span class="p_del">-	struct mtk_iommu_data *data = dev-&gt;iommu_fwspec-&gt;iommu_priv;</span>
<span class="p_add">+	struct mtk_iommu_data *data = mtk_iommu_get_m4u_data();</span>
 
 	if (!data)
 		return ERR_PTR(-ENODEV);
<span class="p_chunk">@@ -604,6 +646,8 @@</span> <span class="p_context"> static int mtk_iommu_probe(struct platform_device *pdev)</span>
 	if (ret)
 		return ret;
 
<span class="p_add">+	list_add_tail(&amp;data-&gt;list, &amp;m4ulist);</span>
<span class="p_add">+</span>
 	if (!iommu_present(&amp;platform_bus_type))
 		bus_set_iommu(&amp;platform_bus_type, &amp;mtk_iommu_ops);
 
<span class="p_header">diff --git a/drivers/iommu/mtk_iommu.h b/drivers/iommu/mtk_iommu.h</span>
<span class="p_header">index 462e593..b4451a1 100644</span>
<span class="p_header">--- a/drivers/iommu/mtk_iommu.h</span>
<span class="p_header">+++ b/drivers/iommu/mtk_iommu.h</span>
<span class="p_chunk">@@ -57,6 +57,8 @@</span> <span class="p_context"> struct mtk_iommu_data {</span>
 
 	struct iommu_device		iommu;
 	enum mtk_iommu_plat		m4u_plat;
<span class="p_add">+</span>
<span class="p_add">+	struct list_head		list;</span>
 };
 
 static inline int compare_of(struct device *dev, void *data)

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



