set_property DIFF_TERM TRUE [get_ports clk_in_p]
set_property DIFF_TERM TRUE [get_ports clk_in_n]


set_property IOSTANDARD LVCMOS25 [get_ports spi_clk]
set_property IOSTANDARD LVCMOS25 [get_ports spi_data]
set_property IOSTANDARD LVCMOS25 [get_ports spi_out]
set_property IOSTANDARD LVCMOS25 [get_ports spi_read]
set_property IOSTANDARD LVCMOS25 [get_ports spi_write]
set_property PACKAGE_PIN AF20 [get_ports spi_data]
set_property PACKAGE_PIN AF19 [get_ports spi_out]
set_property PACKAGE_PIN AF22 [get_ports spi_read]
set_property PACKAGE_PIN AE22 [get_ports spi_write]
set_property PACKAGE_PIN AE18 [get_ports spi_clk]




set_property IOSTANDARD LVCMOS25 [get_ports sys_rst_n]
set_property IOSTANDARD LVCMOS25 [get_ports fpga_en]

set_property PACKAGE_PIN AD20 [get_ports sys_rst_n]
set_property PACKAGE_PIN AB24 [get_ports fpga_en]



set_property PACKAGE_PIN Y17 [get_ports {cmos_dop[0]}]
set_property PACKAGE_PIN AA15 [get_ports {cmos_dop[1]}]
set_property PACKAGE_PIN AE17 [get_ports {cmos_dop[2]}]
set_property PACKAGE_PIN AB11 [get_ports {cmos_dop[3]}]

set_property IOSTANDARD LVDS_25 [get_ports {cmos_don[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {cmos_dop[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {cmos_don[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {cmos_dop[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {cmos_don[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {cmos_dop[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {cmos_don[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {cmos_dop[3]}]



set_property DIFF_TERM TRUE [get_ports {cmos_don[0]}]
set_property DIFF_TERM TRUE [get_ports {cmos_dop[0]}]
set_property DIFF_TERM TRUE [get_ports {cmos_don[1]}]
set_property DIFF_TERM TRUE [get_ports {cmos_dop[1]}]
set_property DIFF_TERM TRUE [get_ports {cmos_don[2]}]
set_property DIFF_TERM TRUE [get_ports {cmos_dop[2]}]
set_property DIFF_TERM TRUE [get_ports {cmos_don[3]}]
set_property DIFF_TERM TRUE [get_ports {cmos_dop[3]}]



set_property PACKAGE_PIN AC21 [get_ports {decoder[0]}]
set_property PACKAGE_PIN AC22 [get_ports {decoder[1]}]
set_property PACKAGE_PIN AA19 [get_ports {decoder[2]}]
set_property PACKAGE_PIN AB19 [get_ports {decoder[3]}]
set_property PACKAGE_PIN AE20 [get_ports {decoder[4]}]
set_property PACKAGE_PIN AE21 [get_ports {decoder[5]}]
set_property PACKAGE_PIN W20 [get_ports {decoder[6]}]
set_property PACKAGE_PIN Y20 [get_ports {decoder[7]}]
set_property PACKAGE_PIN AA20 [get_ports {decoder[8]}]
set_property PACKAGE_PIN AB20 [get_ports {decoder[9]}]
set_property PACKAGE_PIN W18 [get_ports {decoder[10]}]
set_property PACKAGE_PIN W19 [get_ports {decoder[11]}]

set_property IOSTANDARD LVCMOS25 [get_ports {decoder[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {decoder[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {decoder[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {decoder[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {decoder[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {decoder[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {decoder[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {decoder[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {decoder[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {decoder[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {decoder[10]}]
set_property IOSTANDARD LVCMOS25 [get_ports {decoder[11]}]

set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[10]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[11]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[12]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[13]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[14]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[15]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[16]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ctr_sig_w[17]}]


set_property PACKAGE_PIN AF25 [get_ports {ctr_sig_w[0]}]
set_property PACKAGE_PIN AC24 [get_ports {ctr_sig_w[1]}]
set_property PACKAGE_PIN AC23 [get_ports {ctr_sig_w[2]}]
set_property PACKAGE_PIN AB25 [get_ports {ctr_sig_w[3]}]
set_property PACKAGE_PIN AA22 [get_ports {ctr_sig_w[4]}]
set_property PACKAGE_PIN AC18 [get_ports {ctr_sig_w[5]}]
set_property PACKAGE_PIN AF24 [get_ports {ctr_sig_w[6]}]
set_property PACKAGE_PIN AB26 [get_ports {ctr_sig_w[7]}]
set_property PACKAGE_PIN AC26 [get_ports {ctr_sig_w[8]}]
set_property PACKAGE_PIN AA23 [get_ports {ctr_sig_w[9]}]
set_property PACKAGE_PIN AD23 [get_ports {ctr_sig_w[10]}]
set_property PACKAGE_PIN AA25 [get_ports {ctr_sig_w[11]}]
set_property PACKAGE_PIN AD24 [get_ports {ctr_sig_w[12]}]
set_property PACKAGE_PIN AE25 [get_ports {ctr_sig_w[13]}]
set_property PACKAGE_PIN AE26 [get_ports {ctr_sig_w[14]}]
set_property PACKAGE_PIN AD25 [get_ports {ctr_sig_w[15]}]
set_property PACKAGE_PIN AD26 [get_ports {ctr_sig_w[16]}]
set_property PACKAGE_PIN AC19 [get_ports {ctr_sig_w[17]}]


set_property PACKAGE_PIN AC14 [get_ports clk_in_p]
set_property IOSTANDARD LVDS_25 [get_ports clk_in_p]

set_property IOSTANDARD LVDS_25 [get_ports clk_out_n]
set_property IOSTANDARD LVDS_25 [get_ports clk_out_p]
set_property PACKAGE_PIN AC13 [get_ports clk_out_p]




set_property MARK_DEBUG true [get_nets BRAM_SPI_i/receiver_0/inst/ser2par/inst/data_in_from_pins_int_0]
set_property MARK_DEBUG true [get_nets BRAM_SPI_i/receiver_0/inst/ser2par/inst/data_in_from_pins_int_1]
set_property MARK_DEBUG true [get_nets BRAM_SPI_i/receiver_0/inst/ser2par/inst/data_in_from_pins_int_2]
set_property MARK_DEBUG true [get_nets BRAM_SPI_i/receiver_0/inst/ser2par/inst/data_in_from_pins_int_3]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[0]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[10]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[11]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[12]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[13]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[14]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[15]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[16]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[17]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[18]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[19]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[1]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[20]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[21]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[22]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[23]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[24]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[25]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[26]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[27]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[28]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[29]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[2]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[30]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[31]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[3]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[4]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[5]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[6]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[7]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[8]}]
set_property MARK_DEBUG true [get_nets {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[9]}]


set_property IOSTANDARD LVCMOS25 [get_ports clk_20m]
set_property PACKAGE_PIN AF23 [get_ports clk_20m]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list BRAM_SPI_i/clk_wiz_0/inst/clk_out2]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 28 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[0]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[1]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[2]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[3]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[4]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[5]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[6]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[7]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[8]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[9]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[10]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[11]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[12]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[13]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[14]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[15]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[16]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[17]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[18]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[19]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[20]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[21]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[22]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[23]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[24]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[25]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[26]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d[27]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[0]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[1]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[2]} {BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 28 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[0]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[1]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[2]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[3]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[4]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[5]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[6]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[7]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[8]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[9]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[10]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[11]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[12]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[13]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[14]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[15]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[16]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[17]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[18]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[19]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[20]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[21]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[22]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[23]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[24]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[25]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[26]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[27]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[0]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[1]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]} {BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[0]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[1]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[2]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 28 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[0]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[1]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[2]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[3]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[4]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[5]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[6]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[7]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[8]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[9]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[10]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[11]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[12]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[13]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[14]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[15]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[16]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[17]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[18]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[19]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[20]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[21]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[22]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[23]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[24]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[25]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[26]} {BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d[27]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[0]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[1]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[2]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 28 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[0]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[1]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[2]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[3]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[4]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[5]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[6]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[7]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[8]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[9]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[10]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[11]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[12]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[13]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[14]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[15]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[16]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[17]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[18]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[19]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[20]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[21]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[22]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[23]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[24]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[25]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[26]} {BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[27]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/din3[0]} {BRAM_SPI_i/receiver_0/inst/recv/din3[1]} {BRAM_SPI_i/receiver_0/inst/recv/din3[2]} {BRAM_SPI_i/receiver_0/inst/recv/din3[3]} {BRAM_SPI_i/receiver_0/inst/recv/din3[4]} {BRAM_SPI_i/receiver_0/inst/recv/din3[5]} {BRAM_SPI_i/receiver_0/inst/recv/din3[6]} {BRAM_SPI_i/receiver_0/inst/recv/din3[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 12 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/dout1[0]} {BRAM_SPI_i/receiver_0/inst/recv/dout1[1]} {BRAM_SPI_i/receiver_0/inst/recv/dout1[2]} {BRAM_SPI_i/receiver_0/inst/recv/dout1[3]} {BRAM_SPI_i/receiver_0/inst/recv/dout1[4]} {BRAM_SPI_i/receiver_0/inst/recv/dout1[5]} {BRAM_SPI_i/receiver_0/inst/recv/dout1[6]} {BRAM_SPI_i/receiver_0/inst/recv/dout1[7]} {BRAM_SPI_i/receiver_0/inst/recv/dout1[8]} {BRAM_SPI_i/receiver_0/inst/recv/dout1[9]} {BRAM_SPI_i/receiver_0/inst/recv/dout1[10]} {BRAM_SPI_i/receiver_0/inst/recv/dout1[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 12 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/dout2[0]} {BRAM_SPI_i/receiver_0/inst/recv/dout2[1]} {BRAM_SPI_i/receiver_0/inst/recv/dout2[2]} {BRAM_SPI_i/receiver_0/inst/recv/dout2[3]} {BRAM_SPI_i/receiver_0/inst/recv/dout2[4]} {BRAM_SPI_i/receiver_0/inst/recv/dout2[5]} {BRAM_SPI_i/receiver_0/inst/recv/dout2[6]} {BRAM_SPI_i/receiver_0/inst/recv/dout2[7]} {BRAM_SPI_i/receiver_0/inst/recv/dout2[8]} {BRAM_SPI_i/receiver_0/inst/recv/dout2[9]} {BRAM_SPI_i/receiver_0/inst/recv/dout2[10]} {BRAM_SPI_i/receiver_0/inst/recv/dout2[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 12 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/dout3[0]} {BRAM_SPI_i/receiver_0/inst/recv/dout3[1]} {BRAM_SPI_i/receiver_0/inst/recv/dout3[2]} {BRAM_SPI_i/receiver_0/inst/recv/dout3[3]} {BRAM_SPI_i/receiver_0/inst/recv/dout3[4]} {BRAM_SPI_i/receiver_0/inst/recv/dout3[5]} {BRAM_SPI_i/receiver_0/inst/recv/dout3[6]} {BRAM_SPI_i/receiver_0/inst/recv/dout3[7]} {BRAM_SPI_i/receiver_0/inst/recv/dout3[8]} {BRAM_SPI_i/receiver_0/inst/recv/dout3[9]} {BRAM_SPI_i/receiver_0/inst/recv/dout3[10]} {BRAM_SPI_i/receiver_0/inst/recv/dout3[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 8 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/din1[0]} {BRAM_SPI_i/receiver_0/inst/recv/din1[1]} {BRAM_SPI_i/receiver_0/inst/recv/din1[2]} {BRAM_SPI_i/receiver_0/inst/recv/din1[3]} {BRAM_SPI_i/receiver_0/inst/recv/din1[4]} {BRAM_SPI_i/receiver_0/inst/recv/din1[5]} {BRAM_SPI_i/receiver_0/inst/recv/din1[6]} {BRAM_SPI_i/receiver_0/inst/recv/din1[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 8 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/din2[0]} {BRAM_SPI_i/receiver_0/inst/recv/din2[1]} {BRAM_SPI_i/receiver_0/inst/recv/din2[2]} {BRAM_SPI_i/receiver_0/inst/recv/din2[3]} {BRAM_SPI_i/receiver_0/inst/recv/din2[4]} {BRAM_SPI_i/receiver_0/inst/recv/din2[5]} {BRAM_SPI_i/receiver_0/inst/recv/din2[6]} {BRAM_SPI_i/receiver_0/inst/recv/din2[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 8 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/din0[0]} {BRAM_SPI_i/receiver_0/inst/recv/din0[1]} {BRAM_SPI_i/receiver_0/inst/recv/din0[2]} {BRAM_SPI_i/receiver_0/inst/recv/din0[3]} {BRAM_SPI_i/receiver_0/inst/recv/din0[4]} {BRAM_SPI_i/receiver_0/inst/recv/din0[5]} {BRAM_SPI_i/receiver_0/inst/recv/din0[6]} {BRAM_SPI_i/receiver_0/inst/recv/din0[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 12 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {BRAM_SPI_i/receiver_0/inst/recv/dout0[0]} {BRAM_SPI_i/receiver_0/inst/recv/dout0[1]} {BRAM_SPI_i/receiver_0/inst/recv/dout0[2]} {BRAM_SPI_i/receiver_0/inst/recv/dout0[3]} {BRAM_SPI_i/receiver_0/inst/recv/dout0[4]} {BRAM_SPI_i/receiver_0/inst/recv/dout0[5]} {BRAM_SPI_i/receiver_0/inst/recv/dout0[6]} {BRAM_SPI_i/receiver_0/inst/recv/dout0[7]} {BRAM_SPI_i/receiver_0/inst/recv/dout0[8]} {BRAM_SPI_i/receiver_0/inst/recv/dout0[9]} {BRAM_SPI_i/receiver_0/inst/recv/dout0[10]} {BRAM_SPI_i/receiver_0/inst/recv/dout0[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[0]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[1]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[2]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[3]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[4]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[5]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[6]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[7]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[8]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[9]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[10]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[11]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[12]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[13]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[14]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[15]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[16]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[17]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[18]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[19]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[20]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[21]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[22]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[23]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[24]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[25]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[26]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[27]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[28]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[29]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[30]} {BRAM_SPI_i/receiver_0/inst/ser2par/data_in_to_device[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list BRAM_SPI_i/receiver_0/inst/ser2par/inst/data_in_from_pins_int_0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list BRAM_SPI_i/receiver_0/inst/ser2par/inst/data_in_from_pins_int_1]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list BRAM_SPI_i/receiver_0/inst/ser2par/inst/data_in_from_pins_int_2]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list BRAM_SPI_i/receiver_0/inst/ser2par/inst/data_in_from_pins_int_3]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list BRAM_SPI_i/receiver_0/inst/recv/wr0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list BRAM_SPI_i/receiver_0/inst/recv/wr1]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list BRAM_SPI_i/receiver_0/inst/recv/wr2]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list BRAM_SPI_i/receiver_0/inst/recv/wr3]]

set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_out]
