// Seed: 3852759968
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  always @(id_2 or posedge 1) force id_4 = id_2 != id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  always @(posedge 1 or posedge id_1) $display(id_1, 1, 1, 1, !id_4);
  module_0(
      id_4, id_1, id_4, id_3
  );
endmodule
