// Seed: 3269068064
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout supply0 id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  assign module_1.id_2 = 0;
  output wire id_1;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd94
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  output tri0 id_2;
  inout wire _id_1;
  logic id_4;
  ;
  wire id_5;
  wire [1 : id_1  ==  -1] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_3,
      id_4
  );
  assign id_2 = {-1, -1 - id_6, id_1 == -1'b0};
endmodule
