ARM GAS  /tmp/ccsbFkH4.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f7xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-sp-d16
  25              	HAL_MspInit:
  26              	.LFB141:
  27              		.file 1 "Src/stm32f7xx_hal_msp.c"
   1:Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f7xx_hal_msp.c **** /**
   3:Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f7xx_hal_msp.c ****   * File Name          : stm32f7xx_hal_msp.c
   5:Src/stm32f7xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f7xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f7xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   9:Src/stm32f7xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
  10:Src/stm32f7xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  11:Src/stm32f7xx_hal_msp.c ****   * inserted by the user or by software development tools
  12:Src/stm32f7xx_hal_msp.c ****   * are owned by their respective copyright owners.
  13:Src/stm32f7xx_hal_msp.c ****   *
  14:Src/stm32f7xx_hal_msp.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
  15:Src/stm32f7xx_hal_msp.c ****   *
  16:Src/stm32f7xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  17:Src/stm32f7xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  18:Src/stm32f7xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  19:Src/stm32f7xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  20:Src/stm32f7xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  21:Src/stm32f7xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  22:Src/stm32f7xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  23:Src/stm32f7xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  24:Src/stm32f7xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  25:Src/stm32f7xx_hal_msp.c ****   *      without specific prior written permission.
  26:Src/stm32f7xx_hal_msp.c ****   *
  27:Src/stm32f7xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  28:Src/stm32f7xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  29:Src/stm32f7xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  30:Src/stm32f7xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  31:Src/stm32f7xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
ARM GAS  /tmp/ccsbFkH4.s 			page 2


  32:Src/stm32f7xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  33:Src/stm32f7xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  34:Src/stm32f7xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  35:Src/stm32f7xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  36:Src/stm32f7xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  37:Src/stm32f7xx_hal_msp.c ****   *
  38:Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
  39:Src/stm32f7xx_hal_msp.c ****   */
  40:Src/stm32f7xx_hal_msp.c **** /* USER CODE END Header */
  41:Src/stm32f7xx_hal_msp.c **** 
  42:Src/stm32f7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  43:Src/stm32f7xx_hal_msp.c **** #include "main.h"
  44:Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  45:Src/stm32f7xx_hal_msp.c **** 
  46:Src/stm32f7xx_hal_msp.c **** /* USER CODE END Includes */
  47:Src/stm32f7xx_hal_msp.c **** 
  48:Src/stm32f7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  49:Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  50:Src/stm32f7xx_hal_msp.c **** 
  51:Src/stm32f7xx_hal_msp.c **** /* USER CODE END TD */
  52:Src/stm32f7xx_hal_msp.c **** 
  53:Src/stm32f7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  54:Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  55:Src/stm32f7xx_hal_msp.c ****  
  56:Src/stm32f7xx_hal_msp.c **** /* USER CODE END Define */
  57:Src/stm32f7xx_hal_msp.c **** 
  58:Src/stm32f7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  59:Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  60:Src/stm32f7xx_hal_msp.c **** 
  61:Src/stm32f7xx_hal_msp.c **** /* USER CODE END Macro */
  62:Src/stm32f7xx_hal_msp.c **** 
  63:Src/stm32f7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  64:Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  65:Src/stm32f7xx_hal_msp.c **** 
  66:Src/stm32f7xx_hal_msp.c **** /* USER CODE END PV */
  67:Src/stm32f7xx_hal_msp.c **** 
  68:Src/stm32f7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  69:Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  70:Src/stm32f7xx_hal_msp.c **** 
  71:Src/stm32f7xx_hal_msp.c **** /* USER CODE END PFP */
  72:Src/stm32f7xx_hal_msp.c **** 
  73:Src/stm32f7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  74:Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  75:Src/stm32f7xx_hal_msp.c **** 
  76:Src/stm32f7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  77:Src/stm32f7xx_hal_msp.c **** 
  78:Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  79:Src/stm32f7xx_hal_msp.c **** 
  80:Src/stm32f7xx_hal_msp.c **** /* USER CODE END 0 */
  81:Src/stm32f7xx_hal_msp.c **** /**
  82:Src/stm32f7xx_hal_msp.c ****   * Initializes the Global MSP.
  83:Src/stm32f7xx_hal_msp.c ****   */
  84:Src/stm32f7xx_hal_msp.c **** void HAL_MspInit(void)
  85:Src/stm32f7xx_hal_msp.c **** {
  28              		.loc 1 85 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccsbFkH4.s 			page 3


  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              	.LBB2:
  86:Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  87:Src/stm32f7xx_hal_msp.c **** 
  88:Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  89:Src/stm32f7xx_hal_msp.c **** 
  90:Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  37              		.loc 1 90 0
  38 0002 0A4B     		ldr	r3, .L3
  39 0004 1A6C     		ldr	r2, [r3, #64]
  40 0006 42F08052 		orr	r2, r2, #268435456
  41 000a 1A64     		str	r2, [r3, #64]
  42 000c 1A6C     		ldr	r2, [r3, #64]
  43 000e 02F08052 		and	r2, r2, #268435456
  44 0012 0092     		str	r2, [sp]
  45 0014 009A     		ldr	r2, [sp]
  46              	.LBE2:
  47              	.LBB3:
  91:Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  48              		.loc 1 91 0
  49 0016 5A6C     		ldr	r2, [r3, #68]
  50 0018 42F48042 		orr	r2, r2, #16384
  51 001c 5A64     		str	r2, [r3, #68]
  52 001e 5B6C     		ldr	r3, [r3, #68]
  53 0020 03F48043 		and	r3, r3, #16384
  54 0024 0193     		str	r3, [sp, #4]
  55 0026 019B     		ldr	r3, [sp, #4]
  56              	.LBE3:
  92:Src/stm32f7xx_hal_msp.c **** 
  93:Src/stm32f7xx_hal_msp.c ****   /* System interrupt init*/
  94:Src/stm32f7xx_hal_msp.c **** 
  95:Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  96:Src/stm32f7xx_hal_msp.c **** 
  97:Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  98:Src/stm32f7xx_hal_msp.c **** }
  57              		.loc 1 98 0
  58 0028 02B0     		add	sp, sp, #8
  59              	.LCFI1:
  60              		.cfi_def_cfa_offset 0
  61              		@ sp needed
  62 002a 7047     		bx	lr
  63              	.L4:
  64              		.align	2
  65              	.L3:
  66 002c 00380240 		.word	1073887232
  67              		.cfi_endproc
  68              	.LFE141:
  70              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  71              		.align	1
  72              		.global	HAL_TIM_Base_MspInit
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
ARM GAS  /tmp/ccsbFkH4.s 			page 4


  76              		.fpu fpv5-sp-d16
  78              	HAL_TIM_Base_MspInit:
  79              	.LFB142:
  99:Src/stm32f7xx_hal_msp.c **** 
 100:Src/stm32f7xx_hal_msp.c **** /**
 101:Src/stm32f7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 102:Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 103:Src/stm32f7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 104:Src/stm32f7xx_hal_msp.c **** * @retval None
 105:Src/stm32f7xx_hal_msp.c **** */
 106:Src/stm32f7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 107:Src/stm32f7xx_hal_msp.c **** {
  80              		.loc 1 107 0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 8
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              	.LVL0:
 108:Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
  85              		.loc 1 108 0
  86 0000 0368     		ldr	r3, [r0]
  87 0002 B3F1804F 		cmp	r3, #1073741824
  88 0006 00D0     		beq	.L11
  89 0008 7047     		bx	lr
  90              	.L11:
 107:Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
  91              		.loc 1 107 0
  92 000a 00B5     		push	{lr}
  93              	.LCFI2:
  94              		.cfi_def_cfa_offset 4
  95              		.cfi_offset 14, -4
  96 000c 83B0     		sub	sp, sp, #12
  97              	.LCFI3:
  98              		.cfi_def_cfa_offset 16
  99              	.LBB4:
 109:Src/stm32f7xx_hal_msp.c ****   {
 110:Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 111:Src/stm32f7xx_hal_msp.c **** 
 112:Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 113:Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 114:Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 100              		.loc 1 114 0
 101 000e 03F50E33 		add	r3, r3, #145408
 102 0012 1A6C     		ldr	r2, [r3, #64]
 103 0014 42F00102 		orr	r2, r2, #1
 104 0018 1A64     		str	r2, [r3, #64]
 105 001a 1B6C     		ldr	r3, [r3, #64]
 106 001c 03F00103 		and	r3, r3, #1
 107 0020 0193     		str	r3, [sp, #4]
 108 0022 019B     		ldr	r3, [sp, #4]
 109              	.LBE4:
 115:Src/stm32f7xx_hal_msp.c ****     /* TIM2 interrupt Init */
 116:Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 110              		.loc 1 116 0
 111 0024 0022     		movs	r2, #0
 112 0026 1146     		mov	r1, r2
 113 0028 1C20     		movs	r0, #28
 114              	.LVL1:
ARM GAS  /tmp/ccsbFkH4.s 			page 5


 115 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 116              	.LVL2:
 117:Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 117              		.loc 1 117 0
 118 002e 1C20     		movs	r0, #28
 119 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 120              	.LVL3:
 118:Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 119:Src/stm32f7xx_hal_msp.c **** 
 120:Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 121:Src/stm32f7xx_hal_msp.c ****   }
 122:Src/stm32f7xx_hal_msp.c **** 
 123:Src/stm32f7xx_hal_msp.c **** }
 121              		.loc 1 123 0
 122 0034 03B0     		add	sp, sp, #12
 123              	.LCFI4:
 124              		.cfi_def_cfa_offset 4
 125              		@ sp needed
 126 0036 5DF804FB 		ldr	pc, [sp], #4
 127              		.cfi_endproc
 128              	.LFE142:
 130              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 131              		.align	1
 132              		.global	HAL_TIM_Base_MspDeInit
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
 136              		.fpu fpv5-sp-d16
 138              	HAL_TIM_Base_MspDeInit:
 139              	.LFB143:
 124:Src/stm32f7xx_hal_msp.c **** 
 125:Src/stm32f7xx_hal_msp.c **** /**
 126:Src/stm32f7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 127:Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 128:Src/stm32f7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 129:Src/stm32f7xx_hal_msp.c **** * @retval None
 130:Src/stm32f7xx_hal_msp.c **** */
 131:Src/stm32f7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 132:Src/stm32f7xx_hal_msp.c **** {
 140              		.loc 1 132 0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144              	.LVL4:
 145 0000 08B5     		push	{r3, lr}
 146              	.LCFI5:
 147              		.cfi_def_cfa_offset 8
 148              		.cfi_offset 3, -8
 149              		.cfi_offset 14, -4
 133:Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 150              		.loc 1 133 0
 151 0002 0368     		ldr	r3, [r0]
 152 0004 B3F1804F 		cmp	r3, #1073741824
 153 0008 00D0     		beq	.L15
 154              	.LVL5:
 155              	.L12:
 156 000a 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccsbFkH4.s 			page 6


 157              	.LVL6:
 158              	.L15:
 134:Src/stm32f7xx_hal_msp.c ****   {
 135:Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 136:Src/stm32f7xx_hal_msp.c **** 
 137:Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 138:Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 139:Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 159              		.loc 1 139 0
 160 000c 044A     		ldr	r2, .L16
 161 000e 136C     		ldr	r3, [r2, #64]
 162 0010 23F00103 		bic	r3, r3, #1
 163 0014 1364     		str	r3, [r2, #64]
 140:Src/stm32f7xx_hal_msp.c **** 
 141:Src/stm32f7xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 142:Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 164              		.loc 1 142 0
 165 0016 1C20     		movs	r0, #28
 166              	.LVL7:
 167 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 168              	.LVL8:
 143:Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 144:Src/stm32f7xx_hal_msp.c **** 
 145:Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 146:Src/stm32f7xx_hal_msp.c ****   }
 147:Src/stm32f7xx_hal_msp.c **** 
 148:Src/stm32f7xx_hal_msp.c **** }
 169              		.loc 1 148 0
 170 001c F5E7     		b	.L12
 171              	.L17:
 172 001e 00BF     		.align	2
 173              	.L16:
 174 0020 00380240 		.word	1073887232
 175              		.cfi_endproc
 176              	.LFE143:
 178              		.text
 179              	.Letext0:
 180              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 181              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 182              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 183              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 184              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 185              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 186              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 187              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 188              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 189              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
ARM GAS  /tmp/ccsbFkH4.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_hal_msp.c
     /tmp/ccsbFkH4.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccsbFkH4.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccsbFkH4.s:66     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccsbFkH4.s:71     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccsbFkH4.s:78     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccsbFkH4.s:131    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccsbFkH4.s:138    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccsbFkH4.s:174    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
