
*** Running vivado
    with args -log T8052.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source T8052.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source T8052.tcl -notrace
Command: link_design -top T8052 -part xc7a35tcsg324-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1030 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/constrs_1/imports/Constraints_file/TE0711_orig_proj.xdc]
Finished Parsing XDC File [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/constrs_1/imports/Constraints_file/TE0711_orig_proj.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 671.430 ; gain = 336.926
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.742 . Memory (MB): peak = 675.203 ; gain = 3.773

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1be4f9001

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1235.648 ; gain = 560.445

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 37 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18389f950

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.612 . Memory (MB): peak = 1235.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c75c0214

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.832 . Memory (MB): peak = 1235.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 3 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17366b266

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.989 . Memory (MB): peak = 1235.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG trans_ins/r_TX_Done_reg_0_BUFG_inst to drive 33 load(s) on clock net trans_ins_n_8
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 240e43a21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1235.648 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1edd4b034

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1235.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1edd4b034

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1235.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1235.648 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1edd4b034

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1235.648 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.714 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1edd4b034

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1440.973 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1edd4b034

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1440.973 ; gain = 205.324

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1edd4b034

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1440.973 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.973 ; gain = 769.543
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1440.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VHDL/Basys 3/Research Project/all_2/all_2.runs/impl_1/T8052_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file T8052_drc_opted.rpt -pb T8052_drc_opted.pb -rpx T8052_drc_opted.rpx
Command: report_drc -file T8052_drc_opted.rpt -pb T8052_drc_opted.pb -rpx T8052_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado_2/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/VHDL/Basys 3/Research Project/all_2/all_2.runs/impl_1/T8052_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_Wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/B_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/Bit_Pattern_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/Bit_Pattern_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/Bit_Pattern_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/Bit_Pattern_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/Bit_Pattern_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/DPL0_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/DPL0_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/DPL0_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/DPL0_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/DPL0_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/DPL0_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1440.973 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f21e0d70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1440.973 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'rom/opcode_reg_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	rom/opcode_reg {RAMB18E1}
WARNING: [Place 30-568] A LUT 'recv_ins/rom_in[7]_i_1' is driving clock pin of 19 registers. This could lead to large hold time violations. First few involved registers are:
	rom/A_r_s_reg[10] {FDRE}
	rom/A_r_s_reg[9] {FDRE}
	rom/rom_in_reg[0] {FDRE}
	rom/rom_in_reg[1] {FDRE}
	rom/rom_in_reg[2] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ca4dfff1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 226d5bc4a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 226d5bc4a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1440.973 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 226d5bc4a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 239e07125

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1440.973 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 13ecfd42e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1440.973 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15223e570

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15223e570

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22aaece76

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 248def691

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 248def691

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c6638143

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18106558b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18106558b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1440.973 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18106558b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fcca1e72

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fcca1e72

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.973 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.504. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18f050e53

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1440.973 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 18f050e53

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18f050e53

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18f050e53

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: e4b273a8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1440.973 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e4b273a8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1440.973 ; gain = 0.000
Ending Placer Task | Checksum: 57906053

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1440.973 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1440.973 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.873 . Memory (MB): peak = 1440.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VHDL/Basys 3/Research Project/all_2/all_2.runs/impl_1/T8052_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file T8052_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1440.973 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file T8052_utilization_placed.rpt -pb T8052_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1440.973 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file T8052_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1440.973 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 134eeaad ConstDB: 0 ShapeSum: 444175a6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16de12845

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.973 ; gain = 0.000
Post Restoration Checksum: NetGraph: 71d40c1d NumContArr: fc0d1c28 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16de12845

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16de12845

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16de12845

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1440.973 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 103ad38cd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1440.973 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.619  | TNS=0.000  | WHS=-0.116 | THS=-5.596 |

Phase 2 Router Initialization | Checksum: ef1df5e4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16bf6b039

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1028
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.767  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fba30242

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1440.973 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1fba30242

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fba30242

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fba30242

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1440.973 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1fba30242

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ed7d6d70

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1440.973 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.767  | TNS=0.000  | WHS=0.151  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ed7d6d70

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1440.973 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1ed7d6d70

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.09368 %
  Global Horizontal Routing Utilization  = 3.73712 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 184c56de1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 184c56de1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1961c37e0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1440.973 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.767  | TNS=0.000  | WHS=0.151  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1961c37e0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1440.973 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1440.973 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1440.973 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1440.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VHDL/Basys 3/Research Project/all_2/all_2.runs/impl_1/T8052_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file T8052_drc_routed.rpt -pb T8052_drc_routed.pb -rpx T8052_drc_routed.rpx
Command: report_drc -file T8052_drc_routed.rpt -pb T8052_drc_routed.pb -rpx T8052_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/VHDL/Basys 3/Research Project/all_2/all_2.runs/impl_1/T8052_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file T8052_methodology_drc_routed.rpt -pb T8052_methodology_drc_routed.pb -rpx T8052_methodology_drc_routed.rpx
Command: report_methodology -file T8052_methodology_drc_routed.rpt -pb T8052_methodology_drc_routed.pb -rpx T8052_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/VHDL/Basys 3/Research Project/all_2/all_2.runs/impl_1/T8052_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file T8052_power_routed.rpt -pb T8052_power_summary_routed.pb -rpx T8052_power_routed.rpx
Command: report_power -file T8052_power_routed.rpt -pb T8052_power_summary_routed.pb -rpx T8052_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
84 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file T8052_route_status.rpt -pb T8052_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file T8052_timing_summary_routed.rpt -pb T8052_timing_summary_routed.pb -rpx T8052_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file T8052_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file T8052_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file T8052_bus_skew_routed.rpt -pb T8052_bus_skew_routed.pb -rpx T8052_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force T8052.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net recv_ins/CLK is a gated clock net sourced by a combinational pin recv_ins/rom_in[7]_i_1/O, cell recv_ins/rom_in[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rom/rom_clk is a gated clock net sourced by a combinational pin rom/opcode_reg_i_1/O, cell rom/opcode_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT recv_ins/rom_in[7]_i_1 is driving clock pin of 19 cells. This could lead to large hold time violations. First few involved cells are:
    rom/A_r_s_reg[0] {FDRE}
    rom/A_r_s_reg[10] {FDRE}
    rom/A_r_s_reg[1] {FDRE}
    rom/A_r_s_reg[2] {FDRE}
    rom/A_r_s_reg[3] {FDRE}
    rom/A_r_s_reg[4] {FDRE}
    rom/A_r_s_reg[5] {FDRE}
    rom/A_r_s_reg[6] {FDRE}
    rom/A_r_s_reg[7] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT rom/opcode_reg_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    rom/opcode_reg {RAMB18E1}
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_Wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/ACC_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/B_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/Bit_Pattern_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/Bit_Pattern_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/Bit_Pattern_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/Bit_Pattern_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/Bit_Pattern_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/DPL0_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/DPL0_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/DPL0_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/DPL0_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/DPL0_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom/opcode_reg has an input control pin rom/opcode_reg/ADDRBWRADDR[13] (net: rom/D[10]) which is driven by a register (core51/DPL0_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 25 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./T8052.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1899.957 ; gain = 427.207
INFO: [Common 17-206] Exiting Vivado at Mon Nov 26 12:43:33 2018...
