// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1427\sampleModel1427_4_sub\Mysubsystem_34.v
// Created: 2024-06-10 02:57:59
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_34
// Source Path: sampleModel1427_4_sub/Subsystem/Mysubsystem_34
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_34
          (In1,
           y);


  input   [7:0] In1;  // uint8
  output  y;


  wire [15:0] cfblk103_out1;  // ufix16_En7
  wire cfblk2_out1;


  assign cfblk103_out1 = {1'b0, {In1, 7'b0000000}};



  cfblk2 u_cfblk2 (.u(cfblk103_out1),  // ufix16_En7
                   .y(cfblk2_out1)
                   );

  assign y = cfblk2_out1;

endmodule  // Mysubsystem_34

