{"columns": ["Rank", "Passage", "Score", "Relevant"], "data": [[1, "Very Compact FPGA Implementation of the AES Algorithm", "-3.2376", "\u2713"], [2, "High Performance Single-Chip FPGA Rijndael Algorithm Implementations", "-3.4139", "\u2713"], [3, "A compact FPGA implementation of the hash function whirlpool", "-3.4577", "\u2713"], [4, "AES Proposal : Rijndael", "-3.5078", "\u2713"], [5, "CLAMS: Bringing Quality to Data Lakes", "-3.6827", "\u2717"], [6, "A 20 Gb/s 0.4 pJ/b Energy-Efficient Transmitter Driver Utilizing Constant- ${\\rm G}_{\\rm m}$  Bias", "-3.6982", "\u2717"], [7, "Performance evaluation of synchronous rectification in front-end full-bridge rectifiers", "-3.8161", "\u2717"], [8, "Real-Time Systems - Design Principles for Distributed Embedded Applications", "-3.8558", "\u2717"], [9, "Detecting Faulty Nodes with Data Errors for Wireless Sensor Networks", "-3.8998", "\u2717"], [10, "Distributed Detection of Sensor Worms Using Sequential Analysis and Remote Software Attestations", "-3.9547", "\u2717"]]}