INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/reg/reg.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/reg/reg.srcs/sources_1/new/RegFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/reg/reg.srcs/sources_1/imports/new/cumsum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cumsum
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/reg/reg.srcs/sources_1/imports/new/digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/reg/reg.srcs/sources_1/imports/new/divclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divclk
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/reg/reg.srcs/sources_1/imports/new/fibo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibo
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/reg/reg.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/reg/reg.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
