m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/processorCore/test/transpaentLatchTestbench
vtransparentLatch
!s110 1701621796
!i10b 1
!s100 bzQO81O7H7kn]FN8RM?cg2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I16Qed:z>O^hz6YmT1^RDf1
R0
w1701621707
8C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v
!i122 13
L0 3 20
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OT;L;2020.3;71
r1
!s85 0
31
Z4 !s108 1701621795.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v|
!s101 -O0
!i113 1
Z5 o-work work -O0
Z6 tCvgOpt 0
ntransparent@latch
vtransparentLatchTests
!s110 1701621795
!i10b 1
!s100 g3;2TE<VH4`X;_JTn7eKl3
R1
IeCJV`mYC0_kNkahf?@0Nh3
R0
w1701621792
8C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatchTests.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatchTests.v
!i122 12
L0 5 43
R2
R3
r1
!s85 0
31
R4
!s107 C:\Users\Duncan\git\ForthCPU\processorCore\source\..\..\testSetup.v|C:\Users\Duncan\git\ForthCPU\processorCore\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatchTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatchTests.v|
!s101 -O0
!i113 1
R5
R6
ntransparent@latch@tests
