;
; Z280 CPU CONTROL REGISTERS (VIA LDCTL)
;
Z280_MSR	.EQU	$00	; MASTER STATUS REG
Z280_ISR	.EQU	$16	; INTERRUPT STATUS REG
Z280_VPR	.EQU	$06	; INT/TRAP VECT PTR REG
Z280_IOPR	.EQU	$08	; I/O PAGE REG
Z280_BTIR	.EQU	$FF	; BUS TIMING & INIT REG
Z280_BTCR	.EQU	$02	; BUS TIMING & CONTROL REG
Z280_SLR	.EQU	$04	; STACK LIMIT REG
Z280_TCR	.EQU	$10	; TRAP CONTROL REG
Z280_CCR	.EQU	$12	; CACHE CONTROL REG
Z280_LAR	.EQU	$14	; LOCAL ADDRESS REG
;
; Z280 MMU REGISTERS (I/O PAGE $FF, I/O ADDRESS $FF**NN)
;
Z280_MMUMCR	.EQU	$F0	; Z280 MMU MASTER CONTROL REG
Z280_MMUPDRPTR	.EQU	$F1	; Z280 MMU PDR POINTER REG
Z280_MMUINV	.EQU	$F2	; Z280 MMU INVALIDATION PORT
Z280_MMUBLKMOV	.EQU	$F4	; Z280 MMU BLOCK MOVE PORT
Z280_MMUPDR	.EQU	$F5	; Z280 MMU PDR PORT
;
Z280_DMA0_DSTL	.EQU	$00	; DMA0 DESTINATION ADDRESS LOW
Z280_DMA0_DSTH	.EQU	$01	; DMA0 DESTINATION ADDRESS HIGH
Z280_DMA0_SRCL	.EQU	$02	; DMA0 SOURCE ADDRESS LOW
Z280_DMA0_SRCH	.EQU	$03	; DMA0 SOURCE ADDRESS HIGH
Z280_DMA0_CNT	.EQU	$04	; DMA0 COUNT
Z280_DMA0_TDR	.EQU	$05	; DMA0 TRANSACTION DESCRIPTION REG
;
Z280_DMA1_DSTL	.EQU	$08	; DMA1 DESTINATION ADDRESS LOW
Z280_DMA1_DSTH	.EQU	$09	; DMA1 DESTINATION ADDRESS HIGH
Z280_DMA1_SRCL	.EQU	$0A	; DMA1 SOURCE ADDRESS LOW
Z280_DMA1_SRCH	.EQU	$0B	; DMA1 SOURCE ADDRESS HIGH
Z280_DMA1_CNT	.EQU	$0C	; DMA1 COUNT
Z280_DMA1_TDR	.EQU	$0D	; DMA1 TRANSACTION DESCRIPTION REG
;
Z280_DMA2_DSTL	.EQU	$10	; DMA2 DESTINATION ADDRESS LOW
Z280_DMA2_DSTH	.EQU	$11	; DMA2 DESTINATION ADDRESS HIGH
Z280_DMA2_SRCL	.EQU	$12	; DMA2 SOURCE ADDRESS LOW
Z280_DMA2_SRCH	.EQU	$13	; DMA2 SOURCE ADDRESS HIGH
Z280_DMA2_CNT	.EQU	$14	; DMA2 COUNT
Z280_DMA2_TDR	.EQU	$15	; DMA2 TRANSACTION DESCRIPTION REG
;
Z280_DMA3_DSTL	.EQU	$18	; DMA3 DESTINATION ADDRESS LOW
Z280_DMA3_DSTH	.EQU	$19	; DMA3 DESTINATION ADDRESS HIGH
Z280_DMA3_SRCL	.EQU	$1A	; DMA3 SOURCE ADDRESS LOW
Z280_DMA3_SRCH	.EQU	$1B	; DMA3 SOURCE ADDRESS HIGH
Z280_DMA3_CNT	.EQU	$1C	; DMA3 COUNT
Z280_DMA3_TDR	.EQU	$1D	; DMA3 TRANSACTION DESCRIPTION REG


