* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Mar 10 2020 15:49:32

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : bluejay_data_inst.n4_adj_650
T_22_15_wire_logic_cluster/lc_7/out
T_22_10_sp12_v_t_22
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_5/s_r

End 

Net : bluejay_data_inst.n4260
T_17_15_wire_logic_cluster/lc_7/out
T_15_15_sp12_h_l_1
T_22_15_lc_trk_g1_1
T_22_15_wire_logic_cluster/lc_7/in_3

End 

Net : bluejay_data_inst.n1675
T_17_15_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_5/in_0

End 

Net : bluejay_data_inst.state_timeout_counter_7_N_122_2_cascade_
T_17_15_wire_logic_cluster/lc_6/ltout
T_17_15_wire_logic_cluster/lc_7/in_2

End 

Net : bluejay_data_inst.n1394
T_21_15_wire_logic_cluster/lc_4/out
T_14_15_sp12_h_l_0
T_17_15_lc_trk_g0_0
T_17_15_input_2_0
T_17_15_wire_logic_cluster/lc_0/in_2

T_21_15_wire_logic_cluster/lc_4/out
T_21_14_sp4_v_t_40
T_18_14_sp4_h_l_11
T_19_14_lc_trk_g2_3
T_19_14_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_4/out
T_14_15_sp12_h_l_0
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_5/in_0

T_21_15_wire_logic_cluster/lc_4/out
T_21_14_lc_trk_g1_4
T_21_14_wire_logic_cluster/lc_1/in_0

T_21_15_wire_logic_cluster/lc_4/out
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_6/in_0

T_21_15_wire_logic_cluster/lc_4/out
T_21_14_lc_trk_g1_4
T_21_14_input_2_7
T_21_14_wire_logic_cluster/lc_7/in_2

T_21_15_wire_logic_cluster/lc_4/out
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_0/in_0

T_21_15_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g3_4
T_20_15_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_4/out
T_14_15_sp12_h_l_0
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_1/in_0

T_21_15_wire_logic_cluster/lc_4/out
T_14_15_sp12_h_l_0
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_7/in_3

T_21_15_wire_logic_cluster/lc_4/out
T_21_16_lc_trk_g0_4
T_21_16_wire_logic_cluster/lc_7/in_3

T_21_15_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g3_4
T_20_15_wire_logic_cluster/lc_4/in_3

End 

Net : bluejay_data_inst.n1041_cascade_
T_17_15_wire_logic_cluster/lc_5/ltout
T_17_15_wire_logic_cluster/lc_6/in_2

End 

Net : bluejay_data_inst.n14_adj_655
T_21_15_wire_logic_cluster/lc_7/out
T_21_15_lc_trk_g2_7
T_21_15_wire_logic_cluster/lc_4/in_3

End 

Net : bluejay_data_inst.state_timeout_counter_3
T_20_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_8
T_22_12_sp4_v_t_45
T_21_15_lc_trk_g3_5
T_21_15_wire_logic_cluster/lc_7/in_3

T_20_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_8
T_22_12_sp4_v_t_45
T_21_14_lc_trk_g2_0
T_21_14_wire_logic_cluster/lc_3/in_1

T_20_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_8
T_18_12_sp4_v_t_45
T_17_15_lc_trk_g3_5
T_17_15_wire_logic_cluster/lc_2/in_0

T_20_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_8
T_18_12_sp4_v_t_45
T_17_15_lc_trk_g3_5
T_17_15_wire_logic_cluster/lc_3/in_3

T_20_16_wire_logic_cluster/lc_0/out
T_20_16_lc_trk_g1_0
T_20_16_wire_logic_cluster/lc_0/in_3

End 

Net : bluejay_data_inst.state_timeout_counter_7_N_122_2
T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_22_15_lc_trk_g1_7
T_22_15_wire_logic_cluster/lc_7/in_1

End 

Net : bluejay_data_inst.n1099
T_19_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g2_3
T_18_15_wire_logic_cluster/lc_0/in_1

End 

Net : bluejay_data_inst.n1476
T_19_14_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g1_0
T_19_14_input_2_1
T_19_14_wire_logic_cluster/lc_1/in_2

End 

Net : bluejay_data_inst.n4857
T_19_15_wire_logic_cluster/lc_2/cout
T_19_15_wire_logic_cluster/lc_3/in_3

End 

Net : bluejay_data_inst.state_timeout_counter_4
T_21_15_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_7/in_0

T_21_15_wire_logic_cluster/lc_6/out
T_21_14_lc_trk_g1_6
T_21_14_wire_logic_cluster/lc_4/in_1

T_21_15_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_0/in_0

T_21_15_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_1/in_3

T_21_15_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_6/in_0

End 

Net : bluejay_data_inst.n1100
T_19_15_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_4/in_0

End 

Net : bluejay_data_inst.n4856
T_19_15_wire_logic_cluster/lc_1/cout
T_19_15_wire_logic_cluster/lc_2/in_3

Net : bluejay_data_inst.state_timeout_counter_7
T_21_16_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g1_3
T_21_15_wire_logic_cluster/lc_7/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_21_13_sp4_v_t_46
T_21_14_lc_trk_g2_6
T_21_14_wire_logic_cluster/lc_7/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_21_16_lc_trk_g0_3
T_21_16_wire_logic_cluster/lc_0/in_3

T_21_16_wire_logic_cluster/lc_3/out
T_21_16_lc_trk_g0_3
T_21_16_wire_logic_cluster/lc_1/in_0

T_21_16_wire_logic_cluster/lc_3/out
T_21_16_lc_trk_g0_3
T_21_16_wire_logic_cluster/lc_3/in_0

End 

Net : bluejay_data_inst.n4_adj_648
T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_21_15_sp4_v_t_45
T_20_16_lc_trk_g3_5
T_20_16_wire_logic_cluster/lc_5/s_r

End 

Net : bluejay_data_inst.state_timeout_counter_7_N_122_3
T_17_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g3_2
T_17_15_wire_logic_cluster/lc_4/in_3

End 

Net : bluejay_data_inst.n1040_cascade_
T_17_15_wire_logic_cluster/lc_1/ltout
T_17_15_wire_logic_cluster/lc_2/in_2

End 

Net : bluejay_data_inst.state_timeout_counter_6
T_22_14_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g1_0
T_21_15_input_2_7
T_21_15_wire_logic_cluster/lc_7/in_2

T_22_14_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g3_0
T_21_14_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g1_0
T_22_15_wire_logic_cluster/lc_0/in_3

T_22_14_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g1_0
T_22_15_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_lc_trk_g1_0
T_22_14_wire_logic_cluster/lc_0/in_3

End 

Net : bluejay_data_inst.n1101
T_19_15_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g1_1
T_18_16_wire_logic_cluster/lc_3/in_1

End 

Net : bluejay_data_inst.n4855
T_19_15_wire_logic_cluster/lc_0/cout
T_19_15_wire_logic_cluster/lc_1/in_3

Net : bluejay_data_inst.n10_adj_654_cascade_
T_21_15_wire_logic_cluster/lc_3/ltout
T_21_15_wire_logic_cluster/lc_4/in_2

End 

Net : bluejay_data_inst.state_timeout_counter_1
T_20_18_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_36
T_21_15_lc_trk_g2_4
T_21_15_wire_logic_cluster/lc_3/in_1

T_20_18_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_36
T_22_14_sp4_h_l_6
T_21_14_lc_trk_g0_6
T_21_14_wire_logic_cluster/lc_1/in_1

T_20_18_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_36
T_20_15_lc_trk_g2_4
T_20_15_wire_logic_cluster/lc_7/in_3

T_20_18_wire_logic_cluster/lc_0/out
T_20_6_sp12_v_t_23
T_20_14_lc_trk_g2_0
T_20_14_wire_logic_cluster/lc_5/in_1

T_20_18_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g1_0
T_20_18_wire_logic_cluster/lc_0/in_3

End 

Net : bluejay_data_inst.state_timeout_counter_0
T_22_19_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_45
T_22_13_sp4_v_t_46
T_21_15_lc_trk_g2_3
T_21_15_wire_logic_cluster/lc_4/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_45
T_22_13_sp4_v_t_46
T_21_14_lc_trk_g3_6
T_21_14_wire_logic_cluster/lc_0/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_45
T_22_13_sp4_v_t_46
T_22_15_lc_trk_g3_3
T_22_15_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_45
T_22_13_sp4_v_t_46
T_22_15_lc_trk_g3_3
T_22_15_wire_logic_cluster/lc_4/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g1_0
T_22_19_wire_logic_cluster/lc_0/in_3

End 

Net : bluejay_data_inst.state_timeout_counter_5
T_21_17_wire_logic_cluster/lc_6/out
T_21_15_sp4_v_t_41
T_22_15_sp4_h_l_9
T_21_15_lc_trk_g1_1
T_21_15_wire_logic_cluster/lc_4/in_0

T_21_17_wire_logic_cluster/lc_6/out
T_21_11_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_5/in_1

T_21_17_wire_logic_cluster/lc_6/out
T_21_15_sp4_v_t_41
T_18_15_sp4_h_l_4
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_1/in_3

T_21_17_wire_logic_cluster/lc_6/out
T_21_15_sp4_v_t_41
T_18_15_sp4_h_l_4
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_2/in_0

T_21_17_wire_logic_cluster/lc_6/out
T_21_17_lc_trk_g3_6
T_21_17_wire_logic_cluster/lc_6/in_3

End 

Net : bluejay_data_inst.state_timeout_counter_7_N_122_3_cascade_
T_17_15_wire_logic_cluster/lc_2/ltout
T_17_15_wire_logic_cluster/lc_3/in_2

End 

Net : bluejay_data_inst.n8_adj_656_cascade_
T_17_15_wire_logic_cluster/lc_3/ltout
T_17_15_wire_logic_cluster/lc_4/in_2

End 

Net : bluejay_data_inst.n1102
T_19_15_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g3_0
T_18_15_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_15_9_0_
T_19_15_wire_logic_cluster/carry_in_mux/cout
T_19_15_wire_logic_cluster/lc_0/in_3

Net : bluejay_data_inst.n51
T_21_14_wire_logic_cluster/lc_2/out
T_21_11_sp4_v_t_44
T_18_15_sp4_h_l_2
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_5/in_1

End 

Net : bluejay_data_inst.n4817
T_21_14_wire_logic_cluster/lc_1/cout
T_21_14_wire_logic_cluster/lc_2/in_3

Net : bluejay_data_inst.n1104
T_19_14_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_44
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_4/in_3

End 

Net : bluejay_data_inst.n4852
T_19_14_wire_logic_cluster/lc_5/cout
T_19_14_wire_logic_cluster/lc_6/in_3

Net : bluejay_data_inst.n4851
T_19_14_wire_logic_cluster/lc_4/cout
T_19_14_wire_logic_cluster/lc_5/in_3

Net : bluejay_data_inst.n1105
T_19_14_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_42
T_18_16_lc_trk_g3_2
T_18_16_input_2_1
T_18_16_wire_logic_cluster/lc_1/in_2

End 

Net : bluejay_data_inst.state_timeout_counter_2
T_22_16_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g2_0
T_21_15_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_37
T_21_14_lc_trk_g1_0
T_21_14_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_0/out
T_22_14_sp4_v_t_45
T_19_14_sp4_h_l_2
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_0/out
T_22_14_sp4_v_t_45
T_19_14_sp4_h_l_2
T_18_14_sp4_v_t_39
T_17_15_lc_trk_g2_7
T_17_15_wire_logic_cluster/lc_6/in_3

T_22_16_wire_logic_cluster/lc_0/out
T_22_16_lc_trk_g1_0
T_22_16_wire_logic_cluster/lc_0/in_3

End 

Net : bluejay_data_inst.n4_adj_637
T_20_17_wire_logic_cluster/lc_7/out
T_18_17_sp4_h_l_11
T_21_13_sp4_v_t_40
T_21_17_lc_trk_g1_5
T_21_17_wire_logic_cluster/lc_5/s_r

End 

Net : bluejay_data_inst.n4820
T_21_14_wire_logic_cluster/lc_4/cout
T_21_14_wire_logic_cluster/lc_5/in_3

Net : bluejay_data_inst.n1038_cascade_
T_20_15_wire_logic_cluster/lc_0/ltout
T_20_15_wire_logic_cluster/lc_1/in_2

End 

Net : bluejay_data_inst.state_timeout_counter_7_N_122_5_cascade_
T_20_15_wire_logic_cluster/lc_1/ltout
T_20_15_wire_logic_cluster/lc_2/in_2

End 

Net : bluejay_data_inst.n48
T_21_14_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g0_5
T_20_15_wire_logic_cluster/lc_0/in_1

End 

Net : bluejay_data_inst.n4266
T_20_15_wire_logic_cluster/lc_2/out
T_20_14_sp4_v_t_36
T_20_17_lc_trk_g0_4
T_20_17_wire_logic_cluster/lc_7/in_3

End 

Net : bluejay_data_inst.n4_adj_652
T_20_14_wire_logic_cluster/lc_6/out
T_20_8_sp12_v_t_23
T_20_18_lc_trk_g2_4
T_20_18_wire_logic_cluster/lc_5/s_r

End 

Net : bluejay_data_inst.n4252
T_20_15_wire_logic_cluster/lc_7/out
T_20_14_lc_trk_g1_7
T_20_14_wire_logic_cluster/lc_5/in_3

T_20_15_wire_logic_cluster/lc_7/out
T_20_14_lc_trk_g1_7
T_20_14_wire_logic_cluster/lc_6/in_0

End 

Net : bluejay_data_inst.n4253_cascade_
T_20_14_wire_logic_cluster/lc_5/ltout
T_20_14_wire_logic_cluster/lc_6/in_2

End 

Net : bluejay_data_inst.n5527
T_21_14_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_7/in_1

End 

Net : bluejay_data_inst.valid_o_N_155
T_20_14_wire_logic_cluster/lc_1/out
T_19_14_sp4_h_l_10
T_18_14_lc_trk_g1_2
T_18_14_wire_logic_cluster/lc_7/in_0

T_20_14_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g0_1
T_20_14_wire_logic_cluster/lc_4/in_1

T_20_14_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g0_1
T_20_15_wire_logic_cluster/lc_6/in_1

T_20_14_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_47
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_6/in_0

T_20_14_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g2_1
T_21_13_wire_logic_cluster/lc_3/in_0

T_20_14_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g0_1
T_20_15_wire_logic_cluster/lc_3/in_0

T_20_14_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g2_1
T_21_13_wire_logic_cluster/lc_5/in_0

T_20_14_wire_logic_cluster/lc_1/out
T_20_11_sp12_v_t_22
T_20_17_lc_trk_g3_5
T_20_17_wire_logic_cluster/lc_0/in_0

T_20_14_wire_logic_cluster/lc_1/out
T_20_11_sp12_v_t_22
T_20_17_lc_trk_g3_5
T_20_17_wire_logic_cluster/lc_2/in_0

End 

Net : bluejay_data_inst.n10
T_20_14_wire_logic_cluster/lc_3/out
T_20_14_lc_trk_g1_3
T_20_14_wire_logic_cluster/lc_1/in_3

End 

Net : bluejay_data_inst.h_counter_2
T_21_13_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g0_2
T_20_14_wire_logic_cluster/lc_3/in_3

T_21_13_wire_logic_cluster/lc_2/out
T_21_13_sp4_h_l_9
T_21_13_lc_trk_g0_4
T_21_13_input_2_2
T_21_13_wire_logic_cluster/lc_2/in_2

End 

Net : bluejay_data_inst.n5531
T_18_14_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g0_7
T_17_15_wire_logic_cluster/lc_7/in_0

End 

Net : bluejay_data_inst.h_counter_3
T_20_13_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g1_0
T_20_14_wire_logic_cluster/lc_3/in_0

T_20_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g0_0
T_21_13_wire_logic_cluster/lc_3/in_1

End 

Net : bluejay_data_inst.n1103
T_19_14_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g0_7
T_18_15_wire_logic_cluster/lc_6/in_1

End 

Net : bluejay_data_inst.n4853
T_19_14_wire_logic_cluster/lc_6/cout
T_19_14_wire_logic_cluster/lc_7/in_3

Net : bluejay_data_inst.state_timeout_counter_7_N_122_5
T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp12_v_t_22
T_20_17_lc_trk_g3_6
T_20_17_wire_logic_cluster/lc_7/in_0

End 

Net : bluejay_data_inst.n4_adj_639
T_22_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_37
T_20_14_sp4_h_l_0
T_22_14_lc_trk_g3_5
T_22_14_wire_logic_cluster/lc_5/s_r

End 

Net : bluejay_data_inst.state_timeout_counter_7_N_122_6
T_22_15_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g3_0
T_22_15_wire_logic_cluster/lc_2/in_1

End 

Net : bluejay_data_inst.n5545
T_21_14_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g3_6
T_22_15_wire_logic_cluster/lc_0/in_1

End 

Net : bluejay_data_inst.n5544
T_21_14_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_43
T_21_16_lc_trk_g1_6
T_21_16_wire_logic_cluster/lc_0/in_1

End 

Net : bluejay_data_inst.n4_adj_641
T_21_16_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_36
T_21_16_lc_trk_g2_4
T_21_16_wire_logic_cluster/lc_5/s_r

End 

Net : bluejay_data_inst.state_timeout_counter_7_N_122_7
T_21_16_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g1_0
T_21_16_wire_logic_cluster/lc_2/in_1

End 

Net : bluejay_data_inst.n4_adj_636
T_22_15_wire_logic_cluster/lc_5/out
T_23_15_sp4_h_l_10
T_22_15_sp4_v_t_41
T_22_19_lc_trk_g0_4
T_22_19_wire_logic_cluster/lc_5/s_r

End 

Net : bluejay_data_inst.state_timeout_counter_7_N_122_0
T_22_15_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_5/in_3

End 

Net : bluejay_data_inst.n5521
T_21_14_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g2_0
T_22_15_wire_logic_cluster/lc_3/in_1

End 

Net : state_reg_0
T_13_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/in_3

T_13_14_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g2_6
T_14_15_wire_logic_cluster/lc_0/in_0

T_13_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g0_6
T_14_14_wire_logic_cluster/lc_2/in_0

T_13_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g2_6
T_13_14_wire_logic_cluster/lc_0/in_0

T_13_14_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_0/in_1

T_13_14_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_6/in_1

T_13_14_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_44
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_6/in_3

T_13_14_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_2/in_1

T_13_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g2_6
T_13_14_wire_logic_cluster/lc_2/in_0

T_13_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g2_6
T_13_14_wire_logic_cluster/lc_4/in_0

T_13_14_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_44
T_13_17_lc_trk_g1_1
T_13_17_wire_logic_cluster/lc_5/in_1

T_13_14_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_7/in_0

T_13_14_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_1/in_0

End 

Net : n989
T_16_14_wire_logic_cluster/lc_3/out
T_16_14_sp4_h_l_11
T_20_14_sp4_h_l_2
T_16_14_sp4_h_l_5
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_5/s_r

End 

Net : bluejay_data_inst.h_counter_1
T_21_13_wire_logic_cluster/lc_1/out
T_21_10_sp4_v_t_42
T_18_14_sp4_h_l_7
T_20_14_lc_trk_g3_2
T_20_14_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_21_10_sp4_v_t_42
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_1/in_1

End 

Net : bluejay_data_inst.n50
T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_1/in_1

End 

Net : bluejay_data_inst.n4818
T_21_14_wire_logic_cluster/lc_2/cout
T_21_14_wire_logic_cluster/lc_3/in_3

Net : bluejay_data_inst.n14_cascade_
T_20_14_wire_logic_cluster/lc_0/ltout
T_20_14_wire_logic_cluster/lc_1/in_2

End 

Net : bluejay_data_inst.h_counter_7
T_21_13_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_46
T_20_14_lc_trk_g0_0
T_20_14_input_2_0
T_20_14_wire_logic_cluster/lc_0/in_2

T_21_13_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g1_7
T_21_13_wire_logic_cluster/lc_7/in_1

End 

Net : bluejay_data_inst.n8_adj_645_cascade_
T_22_15_wire_logic_cluster/lc_4/ltout
T_22_15_wire_logic_cluster/lc_5/in_2

End 

Net : bluejay_data_inst.state_timeout_counter_7_N_122_0_cascade_
T_22_15_wire_logic_cluster/lc_3/ltout
T_22_15_wire_logic_cluster/lc_4/in_2

End 

Net : bluejay_data_inst.n1039
T_21_15_wire_logic_cluster/lc_5/out
T_21_15_lc_trk_g2_5
T_21_15_wire_logic_cluster/lc_0/in_3

End 

Net : bluejay_data_inst.state_timeout_counter_7_N_122_4
T_21_15_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g0_0
T_21_15_wire_logic_cluster/lc_2/in_0

End 

Net : bluejay_data_inst.n4
T_21_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_9
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

End 

Net : bluejay_data_inst.n49
T_21_14_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g1_4
T_21_15_wire_logic_cluster/lc_5/in_0

End 

Net : bluejay_data_inst.n4819
T_21_14_wire_logic_cluster/lc_3/cout
T_21_14_wire_logic_cluster/lc_4/in_3

Net : bluejay_data_inst.n8_adj_638_cascade_
T_22_15_wire_logic_cluster/lc_1/ltout
T_22_15_wire_logic_cluster/lc_2/in_2

End 

Net : bluejay_data_inst.state_timeout_counter_7_N_122_6_cascade_
T_22_15_wire_logic_cluster/lc_0/ltout
T_22_15_wire_logic_cluster/lc_1/in_2

End 

Net : bluejay_data_inst.n31
T_20_14_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g1_4
T_20_15_wire_logic_cluster/lc_2/in_1

End 

Net : bluejay_data_inst.state_timeout_counter_7_N_122_7_cascade_
T_21_16_wire_logic_cluster/lc_0/ltout
T_21_16_wire_logic_cluster/lc_1/in_2

End 

Net : bluejay_data_inst.n8_adj_640_cascade_
T_21_16_wire_logic_cluster/lc_1/ltout
T_21_16_wire_logic_cluster/lc_2/in_2

End 

Net : bluejay_data_inst.n1106
T_19_14_wire_logic_cluster/lc_4/out
T_18_15_lc_trk_g0_4
T_18_15_wire_logic_cluster/lc_7/in_1

End 

Net : bluejay_data_inst.n4850
T_19_14_wire_logic_cluster/lc_3/cout
T_19_14_wire_logic_cluster/lc_4/in_3

Net : bluejay_data_inst.n4849
T_19_14_wire_logic_cluster/lc_2/cout
T_19_14_wire_logic_cluster/lc_3/in_3

Net : bluejay_data_inst.n1107
T_19_14_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g0_3
T_18_15_wire_logic_cluster/lc_3/in_0

End 

Net : bluejay_data_inst.n20
T_17_16_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_0/in_3

End 

Net : bluejay_data_inst.n18_cascade_
T_17_16_wire_logic_cluster/lc_3/ltout
T_17_16_wire_logic_cluster/lc_4/in_2

End 

Net : bluejay_data_inst.v_counter_2
T_18_15_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_3/in_0

T_18_15_wire_logic_cluster/lc_3/out
T_19_14_lc_trk_g3_3
T_19_14_wire_logic_cluster/lc_3/in_1

T_18_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_3/in_3

End 

Net : bluejay_data_inst.v_counter_7
T_18_15_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_3/in_1

T_18_15_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g1_2
T_19_15_wire_logic_cluster/lc_0/in_1

T_18_15_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_36
T_18_15_lc_trk_g2_4
T_18_15_wire_logic_cluster/lc_2/in_0

End 

Net : bluejay_data_inst.v_counter_9
T_18_15_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g1_4
T_17_16_input_2_3
T_17_16_wire_logic_cluster/lc_3/in_2

T_18_15_wire_logic_cluster/lc_4/out
T_19_15_lc_trk_g1_4
T_19_15_wire_logic_cluster/lc_2/in_1

T_18_15_wire_logic_cluster/lc_4/out
T_18_15_lc_trk_g1_4
T_18_15_wire_logic_cluster/lc_4/in_3

End 

Net : bluejay_data_inst.h_counter_5
T_20_13_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g1_1
T_20_14_wire_logic_cluster/lc_0/in_0

T_20_13_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g1_1
T_21_13_wire_logic_cluster/lc_5/in_1

End 

Net : bluejay_data_inst.h_counter_6
T_21_13_wire_logic_cluster/lc_6/out
T_20_14_lc_trk_g1_6
T_20_14_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_6/out
T_21_13_lc_trk_g2_6
T_21_13_input_2_6
T_21_13_wire_logic_cluster/lc_6/in_2

End 

Net : bluejay_data_inst.h_counter_0
T_21_13_wire_logic_cluster/lc_0/out
T_21_11_sp4_v_t_45
T_20_14_lc_trk_g3_5
T_20_14_wire_logic_cluster/lc_1/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g3_0
T_21_13_wire_logic_cluster/lc_0/in_1

End 

Net : bluejay_data_inst.n34
T_20_15_wire_logic_cluster/lc_6/out
T_20_15_sp4_h_l_1
T_16_15_sp4_h_l_1
T_17_15_lc_trk_g3_1
T_17_15_wire_logic_cluster/lc_3/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_20_15_sp4_h_l_1
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_4/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_20_15_sp4_h_l_1
T_22_15_lc_trk_g2_4
T_22_15_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_21_12_sp4_v_t_37
T_21_16_lc_trk_g0_0
T_21_16_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g1_6
T_21_15_wire_logic_cluster/lc_1/in_0

End 

Net : bluejay_data_inst.v_counter_0
T_18_15_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_3/in_3

T_18_15_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g3_5
T_19_14_wire_logic_cluster/lc_1/in_1

T_18_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_5/in_3

End 

Net : bluejay_data_inst.n1108
T_19_14_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g0_2
T_18_15_wire_logic_cluster/lc_1/in_1

End 

Net : bluejay_data_inst.n4848
T_19_14_wire_logic_cluster/lc_1/cout
T_19_14_wire_logic_cluster/lc_2/in_3

Net : bluejay_data_inst.n8_cascade_
T_21_15_wire_logic_cluster/lc_1/ltout
T_21_15_wire_logic_cluster/lc_2/in_2

End 

Net : bluejay_data_inst.state_timeout_counter_7_N_122_4_cascade_
T_21_15_wire_logic_cluster/lc_0/ltout
T_21_15_wire_logic_cluster/lc_1/in_2

End 

Net : bluejay_data_inst.n4822
T_21_14_wire_logic_cluster/lc_6/cout
T_21_14_wire_logic_cluster/lc_7/in_3

End 

Net : bluejay_data_inst.h_counter_4
T_21_13_wire_logic_cluster/lc_4/out
T_20_14_lc_trk_g1_4
T_20_14_wire_logic_cluster/lc_0/in_3

T_21_13_wire_logic_cluster/lc_4/out
T_21_13_lc_trk_g2_4
T_21_13_input_2_4
T_21_13_wire_logic_cluster/lc_4/in_2

End 

Net : bluejay_data_inst.v_counter_8
T_18_16_wire_logic_cluster/lc_3/out
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_0/in_0

T_18_16_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g2_3
T_19_15_input_2_1
T_19_15_wire_logic_cluster/lc_1/in_2

T_18_16_wire_logic_cluster/lc_3/out
T_18_16_lc_trk_g0_3
T_18_16_wire_logic_cluster/lc_3/in_0

End 

Net : bluejay_data_inst.n19
T_18_16_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_0/in_1

End 

Net : bluejay_data_inst.v_counter_1
T_18_15_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g0_1
T_18_16_wire_logic_cluster/lc_0/in_1

T_18_15_wire_logic_cluster/lc_1/out
T_19_14_lc_trk_g2_1
T_19_14_wire_logic_cluster/lc_2/in_1

T_18_15_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_1/in_3

End 

Net : bluejay_data_inst.v_counter_5
T_18_16_wire_logic_cluster/lc_4/out
T_18_16_lc_trk_g0_4
T_18_16_input_2_0
T_18_16_wire_logic_cluster/lc_0/in_2

T_18_16_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_44
T_19_14_lc_trk_g3_1
T_19_14_input_2_6
T_19_14_wire_logic_cluster/lc_6/in_2

T_18_16_wire_logic_cluster/lc_4/out
T_18_16_lc_trk_g0_4
T_18_16_wire_logic_cluster/lc_4/in_0

End 

Net : bluejay_data_inst.n5524
T_17_16_wire_logic_cluster/lc_5/out
T_18_16_sp4_h_l_10
T_19_16_lc_trk_g3_2
T_19_16_wire_logic_cluster/lc_7/in_0

End 

Net : bluejay_data_inst.v_counter_10
T_18_15_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g0_0
T_17_16_wire_logic_cluster/lc_4/in_0

T_18_15_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g0_0
T_19_15_wire_logic_cluster/lc_3/in_1

T_18_15_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g0_0
T_18_15_wire_logic_cluster/lc_0/in_0

End 

Net : bluejay_data_inst.n4821
T_21_14_wire_logic_cluster/lc_5/cout
T_21_14_wire_logic_cluster/lc_6/in_3

Net : bluejay_data_inst.v_counter_4
T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_0/in_3

T_18_16_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_47
T_19_14_sp4_h_l_3
T_19_14_lc_trk_g0_6
T_19_14_wire_logic_cluster/lc_5/in_1

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_1/in_0

End 

Net : bluejay_data_inst.v_counter_3
T_18_15_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g0_7
T_17_16_wire_logic_cluster/lc_4/in_1

T_18_15_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g2_7
T_19_14_wire_logic_cluster/lc_4/in_1

T_18_15_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g1_7
T_18_15_wire_logic_cluster/lc_7/in_3

End 

Net : bluejay_data_inst.v_counter_6
T_18_15_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_4/in_3

T_18_15_wire_logic_cluster/lc_6/out
T_19_14_lc_trk_g2_6
T_19_14_wire_logic_cluster/lc_7/in_1

T_18_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g2_6
T_18_15_wire_logic_cluster/lc_6/in_0

End 

Net : bluejay_data_inst.n1394_cascade_
T_21_15_wire_logic_cluster/lc_4/ltout
T_21_15_wire_logic_cluster/lc_5/in_2

End 

Net : bluejay_data_inst.state_1
T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_18_12_sp4_v_t_47
T_17_15_lc_trk_g3_7
T_17_15_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g1_0
T_19_15_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g1_0
T_19_15_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_0/out
T_20_13_sp4_v_t_41
T_20_14_lc_trk_g2_1
T_20_14_wire_logic_cluster/lc_4/in_3

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_19_16_lc_trk_g1_0
T_19_16_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_18_12_sp4_v_t_47
T_17_15_lc_trk_g3_7
T_17_15_wire_logic_cluster/lc_7/in_3

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_21_16_lc_trk_g3_0
T_21_16_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g0_0
T_19_17_wire_logic_cluster/lc_1/in_1

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_18_12_sp4_v_t_47
T_17_15_lc_trk_g3_7
T_17_15_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_22_12_sp4_v_t_40
T_22_15_lc_trk_g0_0
T_22_15_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_22_12_sp4_v_t_40
T_22_15_lc_trk_g0_0
T_22_15_wire_logic_cluster/lc_5/in_1

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_22_12_sp4_v_t_40
T_21_15_lc_trk_g3_0
T_21_15_wire_logic_cluster/lc_2/in_3

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_21_16_lc_trk_g3_0
T_21_16_wire_logic_cluster/lc_2/in_3

T_19_16_wire_logic_cluster/lc_0/out
T_20_15_lc_trk_g2_0
T_20_15_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_22_16_sp4_v_t_47
T_22_19_lc_trk_g1_7
T_22_19_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_22_12_sp4_v_t_40
T_22_16_lc_trk_g0_5
T_22_16_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_22_16_sp4_v_t_40
T_21_17_lc_trk_g3_0
T_21_17_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_22_12_sp4_v_t_40
T_22_14_lc_trk_g2_5
T_22_14_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_0/out
T_20_16_sp4_h_l_0
T_23_12_sp4_v_t_37
T_23_15_lc_trk_g1_5
T_23_15_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_22_12_sp4_v_t_40
T_21_15_lc_trk_g3_0
T_21_15_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_20_16_lc_trk_g2_5
T_20_16_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_0/out
T_20_14_sp4_v_t_44
T_20_18_lc_trk_g0_1
T_20_18_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_19_16_lc_trk_g0_0
T_19_16_input_2_0
T_19_16_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_0/out
T_20_17_lc_trk_g3_0
T_20_17_wire_logic_cluster/lc_0/in_3

T_19_16_wire_logic_cluster/lc_0/out
T_20_17_lc_trk_g3_0
T_20_17_wire_logic_cluster/lc_2/in_3

T_19_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_5
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_0/out
T_20_13_sp4_v_t_41
T_20_14_lc_trk_g2_1
T_20_14_wire_logic_cluster/lc_2/in_3

End 

Net : bluejay_data_inst.n1109
T_19_14_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g1_1
T_18_15_wire_logic_cluster/lc_5/in_1

End 

Net : bluejay_data_inst.n1054_cascade_
T_19_15_wire_logic_cluster/lc_5/ltout
T_19_15_wire_logic_cluster/lc_6/in_2

End 

Net : state_0
T_19_16_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_5/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_16_15_sp4_h_l_9
T_17_15_lc_trk_g2_1
T_17_15_input_2_5
T_17_15_wire_logic_cluster/lc_5/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_20_15_sp4_h_l_3
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_5/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g3_3
T_20_15_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g0_3
T_19_16_wire_logic_cluster/lc_2/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_16_15_sp4_h_l_9
T_17_15_lc_trk_g2_1
T_17_15_input_2_1
T_17_15_wire_logic_cluster/lc_1/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_21_16_lc_trk_g3_6
T_21_16_wire_logic_cluster/lc_4/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_16_15_sp4_h_l_9
T_17_15_lc_trk_g2_1
T_17_15_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_22_12_sp4_v_t_46
T_22_15_lc_trk_g1_6
T_22_15_wire_logic_cluster/lc_4/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_20_15_sp4_h_l_3
T_22_15_lc_trk_g2_6
T_22_15_wire_logic_cluster/lc_1/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g0_3
T_19_17_wire_logic_cluster/lc_2/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_20_15_sp4_h_l_3
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_1/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_22_12_sp4_v_t_46
T_22_15_lc_trk_g1_6
T_22_15_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_15_16_sp4_h_l_7
T_17_16_lc_trk_g2_2
T_17_16_wire_logic_cluster/lc_5/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_21_16_lc_trk_g2_6
T_21_16_wire_logic_cluster/lc_1/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_21_16_lc_trk_g2_6
T_21_16_wire_logic_cluster/lc_5/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_20_14_lc_trk_g2_7
T_20_14_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_21_16_lc_trk_g3_6
T_21_16_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_21_16_lc_trk_g3_6
T_21_16_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g3_3
T_20_17_wire_logic_cluster/lc_7/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_20_15_sp4_h_l_3
T_24_15_sp4_h_l_6
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g3_3
T_20_15_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_42
T_20_13_lc_trk_g3_2
T_20_13_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_42
T_20_13_lc_trk_g2_2
T_20_13_input_2_0
T_20_13_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g3_3
T_20_17_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g3_3
T_20_17_wire_logic_cluster/lc_1/in_3

End 

Net : bluejay_data_inst.n1373
T_19_15_wire_logic_cluster/lc_6/out
T_19_14_lc_trk_g1_6
T_19_14_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_37
T_19_14_lc_trk_g0_0
T_19_14_input_2_0
T_19_14_wire_logic_cluster/lc_0/in_2

T_19_15_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_37
T_19_14_lc_trk_g0_0
T_19_14_input_2_2
T_19_14_wire_logic_cluster/lc_2/in_2

T_19_15_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_37
T_19_14_lc_trk_g0_0
T_19_14_input_2_4
T_19_14_wire_logic_cluster/lc_4/in_2

T_19_15_wire_logic_cluster/lc_6/out
T_19_14_lc_trk_g1_6
T_19_14_input_2_3
T_19_14_wire_logic_cluster/lc_3/in_2

T_19_15_wire_logic_cluster/lc_6/out
T_19_14_lc_trk_g1_6
T_19_14_input_2_5
T_19_14_wire_logic_cluster/lc_5/in_2

T_19_15_wire_logic_cluster/lc_6/out
T_19_14_lc_trk_g1_6
T_19_14_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_6/out
T_19_14_lc_trk_g1_6
T_19_14_input_2_7
T_19_14_wire_logic_cluster/lc_7/in_2

T_19_15_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g2_6
T_19_15_input_2_0
T_19_15_wire_logic_cluster/lc_0/in_2

T_19_15_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g2_6
T_19_15_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g2_6
T_19_15_input_2_2
T_19_15_wire_logic_cluster/lc_2/in_2

T_19_15_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g1_6
T_19_15_wire_logic_cluster/lc_3/in_0

End 

Net : state_2
T_19_16_wire_logic_cluster/lc_7/out
T_19_15_lc_trk_g1_7
T_19_15_wire_logic_cluster/lc_5/in_1

T_19_16_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp12_h_l_1
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_46
T_16_15_sp4_h_l_11
T_17_15_lc_trk_g3_3
T_17_15_wire_logic_cluster/lc_7/in_1

T_19_16_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_1/in_3

T_19_16_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_2/in_3

T_19_16_wire_logic_cluster/lc_7/out
T_19_14_sp4_v_t_43
T_20_14_sp4_h_l_6
T_20_14_lc_trk_g0_3
T_20_14_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_46
T_20_15_sp4_h_l_4
T_22_15_lc_trk_g2_1
T_22_15_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_46
T_16_15_sp4_h_l_11
T_17_15_lc_trk_g2_3
T_17_15_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_46
T_20_15_sp4_h_l_4
T_22_15_lc_trk_g2_1
T_22_15_wire_logic_cluster/lc_2/in_3

T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp12_h_l_1
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_5/in_1

T_19_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_46
T_20_15_sp4_h_l_4
T_21_15_lc_trk_g3_4
T_21_15_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp12_h_l_1
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp12_h_l_1
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_46
T_20_15_sp4_h_l_4
T_24_15_sp4_h_l_4
T_23_15_lc_trk_g1_4
T_23_15_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_19_13_sp4_v_t_38
T_20_17_sp4_h_l_3
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_19_14_sp4_v_t_43
T_20_14_sp4_h_l_6
T_22_14_lc_trk_g3_3
T_22_14_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_46
T_20_15_sp4_h_l_4
T_21_15_lc_trk_g3_4
T_21_15_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_46
T_20_19_sp4_h_l_5
T_22_19_lc_trk_g3_0
T_22_19_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp12_h_l_1
T_22_16_lc_trk_g1_5
T_22_16_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp12_h_l_1
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_7/out
T_20_15_sp4_v_t_47
T_20_18_lc_trk_g1_7
T_20_18_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_20_17_lc_trk_g2_7
T_20_17_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_7/out
T_20_17_lc_trk_g2_7
T_20_17_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g1_7
T_20_16_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_7/in_3

End 

Net : bluejay_data_inst.n4816
T_21_14_wire_logic_cluster/lc_0/cout
T_21_14_wire_logic_cluster/lc_1/in_3

Net : bluejay_data_inst.n1054
T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_20_15_lc_trk_g0_7
T_20_15_wire_logic_cluster/lc_1/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_23_15_sp4_h_l_4
T_22_15_sp4_v_t_47
T_21_16_lc_trk_g3_7
T_21_16_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_7
T_17_15_lc_trk_g1_2
T_17_15_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_20_15_lc_trk_g0_7
T_20_15_wire_logic_cluster/lc_7/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_22_15_lc_trk_g3_7
T_22_15_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_22_15_lc_trk_g2_7
T_22_15_wire_logic_cluster/lc_3/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_7
T_17_15_lc_trk_g1_2
T_17_15_wire_logic_cluster/lc_2/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_21_15_lc_trk_g3_2
T_21_15_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_23_15_sp4_h_l_4
T_22_15_sp4_v_t_47
T_21_16_lc_trk_g3_7
T_21_16_wire_logic_cluster/lc_7/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_20_15_lc_trk_g0_7
T_20_15_wire_logic_cluster/lc_4/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_7/in_1

End 

Net : pc_rx.n5522_cascade_
T_18_10_wire_logic_cluster/lc_0/ltout
T_18_10_wire_logic_cluster/lc_1/in_2

End 

Net : pc_rx.n2676
T_18_10_wire_logic_cluster/lc_1/out
T_17_10_sp4_h_l_10
T_21_10_sp4_h_l_1
T_20_6_sp4_v_t_36
T_19_9_lc_trk_g2_4
T_19_9_wire_logic_cluster/lc_5/s_r

T_18_10_wire_logic_cluster/lc_1/out
T_17_10_sp4_h_l_10
T_21_10_sp4_h_l_1
T_20_6_sp4_v_t_36
T_19_9_lc_trk_g2_4
T_19_9_wire_logic_cluster/lc_5/s_r

End 

Net : pc_rx.n4
T_18_11_wire_logic_cluster/lc_4/out
T_17_11_lc_trk_g3_4
T_17_11_wire_logic_cluster/lc_4/in_3

End 

Net : pc_rx.r_Clock_Count_0
T_17_12_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g3_0
T_18_11_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g3_0
T_16_12_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_0/in_1

End 

Net : pc_rx.n4887_cascade_
T_17_11_wire_logic_cluster/lc_4/ltout
T_17_11_wire_logic_cluster/lc_5/in_2

End 

Net : pc_rx.r_Clock_Count_1
T_17_12_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g3_1
T_18_11_wire_logic_cluster/lc_4/in_0

T_17_12_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g2_1
T_16_12_wire_logic_cluster/lc_6/in_3

T_17_12_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_1/in_1

End 

Net : r_SM_Main_2_N_246_2
T_17_11_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g2_5
T_18_10_wire_logic_cluster/lc_0/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g1_5
T_16_12_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g2_5
T_18_10_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g1_5
T_17_10_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g2_5
T_18_10_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_7_sp4_v_t_47
T_16_9_lc_trk_g2_2
T_16_9_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g1_5
T_17_10_wire_logic_cluster/lc_5/in_3

End 

Net : pc_rx.r_Clock_Count_4
T_17_12_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g3_4
T_18_11_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_4/in_1

End 

Net : n5462
T_14_15_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_6/in_0

T_14_15_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_0/in_0

T_14_15_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_4/in_0

T_14_15_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_7/in_1

T_14_15_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_5/in_1

T_14_15_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_1/in_1

T_14_15_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_3/in_1

T_14_15_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_4/in_0

T_14_15_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_0/in_0

T_14_15_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_6/in_0

T_14_15_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g2_0
T_14_15_wire_logic_cluster/lc_7/in_3

T_14_15_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_1/in_3

T_14_15_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_5/in_3

T_14_15_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_3/in_3

T_14_15_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_45
T_11_17_sp4_h_l_8
T_10_13_sp4_v_t_36
T_10_9_sp4_v_t_44
T_10_12_lc_trk_g0_4
T_10_12_wire_logic_cluster/lc_7/in_3

T_14_15_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_45
T_11_17_sp4_h_l_8
T_10_17_lc_trk_g0_0
T_10_17_wire_logic_cluster/lc_6/in_0

T_14_15_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_45
T_11_17_sp4_h_l_8
T_10_17_lc_trk_g0_0
T_10_17_wire_logic_cluster/lc_4/in_0

T_14_15_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_45
T_11_17_sp4_h_l_8
T_10_17_lc_trk_g0_0
T_10_17_wire_logic_cluster/lc_3/in_1

T_14_15_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_45
T_11_17_sp4_h_l_8
T_10_17_lc_trk_g0_0
T_10_17_wire_logic_cluster/lc_1/in_1

T_14_15_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_45
T_11_17_sp4_h_l_8
T_10_17_lc_trk_g0_0
T_10_17_wire_logic_cluster/lc_5/in_1

T_14_15_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_45
T_11_17_sp4_h_l_8
T_10_13_sp4_v_t_36
T_10_14_lc_trk_g3_4
T_10_14_wire_logic_cluster/lc_6/in_3

T_14_15_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_45
T_11_17_sp4_h_l_8
T_11_17_lc_trk_g0_5
T_11_17_wire_logic_cluster/lc_4/in_3

T_14_15_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_45
T_11_17_sp4_h_l_8
T_11_17_lc_trk_g0_5
T_11_17_wire_logic_cluster/lc_2/in_3

End 

Net : state_reg_2
T_13_14_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g2_1
T_14_15_wire_logic_cluster/lc_0/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_wire_logic_cluster/lc_2/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_0/in_0

T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_0/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_5/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_6/in_0

T_13_14_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_47
T_12_16_lc_trk_g2_2
T_12_16_wire_logic_cluster/lc_6/in_0

T_13_14_wire_logic_cluster/lc_1/out
T_9_14_sp12_h_l_1
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_5/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_3/in_0

T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_4/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g2_1
T_12_14_wire_logic_cluster/lc_1/in_0

T_13_14_wire_logic_cluster/lc_1/out
T_13_11_sp12_v_t_22
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_5/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_1/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_1/in_0

T_13_14_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_7/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_1/in_1

End 

Net : n11_cascade_
T_20_12_wire_logic_cluster/lc_4/ltout
T_20_12_wire_logic_cluster/lc_5/in_2

End 

Net : usb_to_bluejay_if_inst.n2561
T_20_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_6/in_3

T_20_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_1/in_0

End 

Net : usb_to_bluejay_if_inst.state_timeout_counter_3
T_18_11_wire_logic_cluster/lc_2/out
T_19_11_lc_trk_g1_2
T_19_11_wire_logic_cluster/lc_1/in_0

T_18_11_wire_logic_cluster/lc_2/out
T_18_11_sp4_h_l_9
T_20_11_lc_trk_g2_4
T_20_11_wire_logic_cluster/lc_3/in_1

End 

Net : usb_to_bluejay_if_inst.n2564_cascade_
T_19_12_wire_logic_cluster/lc_6/ltout
T_19_12_wire_logic_cluster/lc_7/in_2

End 

Net : usb_to_bluejay_if_inst.n2706
T_19_12_wire_logic_cluster/lc_7/out
T_19_7_sp12_v_t_22
T_19_13_lc_trk_g3_5
T_19_13_wire_logic_cluster/lc_5/s_r

End 

Net : usb_to_bluejay_if_inst.n82_adj_628_cascade_
T_20_12_wire_logic_cluster/lc_5/ltout
T_20_12_wire_logic_cluster/lc_6/in_2

End 

Net : usb_to_bluejay_if_inst.n13
T_19_11_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_4/in_3

End 

Net : n2446
T_14_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g0_2
T_14_14_input_2_6
T_14_14_wire_logic_cluster/lc_6/in_2

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g0_2
T_14_14_input_2_0
T_14_14_wire_logic_cluster/lc_0/in_2

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g0_2
T_14_14_input_2_4
T_14_14_wire_logic_cluster/lc_4/in_2

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_7/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_5/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_7/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_1/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_5/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_3/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_input_2_4
T_15_14_wire_logic_cluster/lc_4/in_2

T_14_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_input_2_0
T_15_14_wire_logic_cluster/lc_0/in_2

T_14_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_input_2_6
T_15_14_wire_logic_cluster/lc_6/in_2

T_14_14_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_1/in_3

End 

Net : usb_to_bluejay_if_inst.n4963
T_19_12_wire_logic_cluster/lc_2/out
T_19_12_sp4_h_l_9
T_19_12_lc_trk_g0_4
T_19_12_wire_logic_cluster/lc_5/s_r

End 

Net : usb_to_bluejay_if_inst.state_timeout_counter_7__N_178
T_19_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_8
T_20_12_lc_trk_g0_5
T_20_12_wire_logic_cluster/lc_6/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_8
T_19_12_lc_trk_g0_0
T_19_12_wire_logic_cluster/lc_6/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_8
T_19_12_lc_trk_g0_0
T_19_12_wire_logic_cluster/lc_1/in_1

End 

Net : state_1
T_19_13_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_45
T_19_12_lc_trk_g2_5
T_19_12_wire_logic_cluster/lc_4/in_1

T_19_13_wire_logic_cluster/lc_0/out
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_0/in_1

T_19_13_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g3_0
T_20_12_wire_logic_cluster/lc_5/in_0

T_19_13_wire_logic_cluster/lc_0/out
T_19_10_sp4_v_t_40
T_19_11_lc_trk_g2_0
T_19_11_wire_logic_cluster/lc_3/in_1

T_19_13_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g3_0
T_20_12_wire_logic_cluster/lc_6/in_1

T_19_13_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g3_0
T_18_13_wire_logic_cluster/lc_4/in_1

T_19_13_wire_logic_cluster/lc_0/out
T_19_10_sp4_v_t_40
T_19_11_lc_trk_g2_0
T_19_11_wire_logic_cluster/lc_5/in_1

T_19_13_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g3_0
T_20_12_wire_logic_cluster/lc_2/in_1

T_19_13_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_45
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_7/in_1

T_19_13_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_45
T_19_12_lc_trk_g2_5
T_19_12_wire_logic_cluster/lc_2/in_1

T_19_13_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_36
T_19_11_lc_trk_g0_1
T_19_11_wire_logic_cluster/lc_6/in_1

T_19_13_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_45
T_19_12_lc_trk_g2_5
T_19_12_input_2_3
T_19_12_wire_logic_cluster/lc_3/in_2

T_19_13_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g3_0
T_20_12_wire_logic_cluster/lc_1/in_0

T_19_13_wire_logic_cluster/lc_0/out
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_3/in_0

T_19_13_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g2_0
T_18_13_input_2_6
T_18_13_wire_logic_cluster/lc_6/in_2

T_19_13_wire_logic_cluster/lc_0/out
T_19_13_lc_trk_g0_0
T_19_13_input_2_0
T_19_13_wire_logic_cluster/lc_0/in_2

End 

Net : usb_to_bluejay_if_inst.n2492_cascade_
T_19_12_wire_logic_cluster/lc_1/ltout
T_19_12_wire_logic_cluster/lc_2/in_2

End 

Net : usb_to_bluejay_if_inst.state_timeout_counter_5
T_18_11_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g1_1
T_19_11_wire_logic_cluster/lc_1/in_1

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_5/in_1

End 

Net : usb_to_bluejay_if_inst.state_timeout_counter_7
T_20_11_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g2_7
T_19_11_input_2_1
T_19_11_wire_logic_cluster/lc_1/in_2

T_20_11_wire_logic_cluster/lc_7/out
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_7/in_0

End 

Net : usb_to_bluejay_if_inst.state_timeout_counter_6
T_20_11_wire_logic_cluster/lc_6/out
T_19_11_lc_trk_g2_6
T_19_11_wire_logic_cluster/lc_1/in_3

T_20_11_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g1_6
T_20_11_wire_logic_cluster/lc_6/in_1

End 

Net : pc_tx.n5484
T_14_12_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g3_5
T_13_12_wire_logic_cluster/lc_5/in_3

T_14_12_wire_logic_cluster/lc_5/out
T_13_12_sp4_h_l_2
T_12_8_sp4_v_t_42
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_5/out
T_13_12_sp4_h_l_2
T_12_8_sp4_v_t_42
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_5/out
T_13_12_sp4_h_l_2
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_7/in_3

End 

Net : pc_tx.r_Clock_Count_2
T_15_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_7/in_3

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g1_2
T_15_12_wire_logic_cluster/lc_2/in_1

End 

Net : pc_tx.n5486
T_13_12_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g3_5
T_12_11_wire_logic_cluster/lc_5/s_r

T_13_12_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g3_5
T_12_11_wire_logic_cluster/lc_5/s_r

End 

Net : pc_tx.n4905_cascade_
T_14_12_wire_logic_cluster/lc_1/ltout
T_14_12_wire_logic_cluster/lc_2/in_2

End 

Net : pc_tx.r_SM_Main_2_N_322_1
T_14_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_5/in_3

T_14_12_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g1_2
T_14_13_wire_logic_cluster/lc_2/in_3

T_14_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_4/in_0

T_14_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_0/in_3

T_14_12_wire_logic_cluster/lc_2/out
T_14_12_sp4_h_l_9
T_18_12_sp4_h_l_5
T_20_12_lc_trk_g2_0
T_20_12_wire_logic_cluster/lc_7/in_3

T_14_12_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g1_2
T_14_11_wire_logic_cluster/lc_0/in_3

End 

Net : pc_tx.n6
T_14_12_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_1/in_3

End 

Net : bluejay_data_inst.n31_cascade_
T_20_14_wire_logic_cluster/lc_4/ltout
T_20_14_wire_logic_cluster/lc_5/in_2

End 

Net : pc_tx.r_Clock_Count_4
T_15_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_7/in_1

T_15_12_wire_logic_cluster/lc_4/out
T_15_12_lc_trk_g3_4
T_15_12_wire_logic_cluster/lc_4/in_1

End 

Net : pc_rx.r_Clock_Count_3
T_17_12_wire_logic_cluster/lc_3/out
T_17_11_lc_trk_g1_3
T_17_11_wire_logic_cluster/lc_3/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g2_3
T_16_12_wire_logic_cluster/lc_0/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_3/in_1

End 

Net : pc_rx.n2465_cascade_
T_17_11_wire_logic_cluster/lc_3/ltout
T_17_11_wire_logic_cluster/lc_4/in_2

End 

Net : pc_rx.r_Clock_Count_2
T_17_12_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_3/in_1

T_17_12_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g3_2
T_16_12_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g1_2
T_17_12_wire_logic_cluster/lc_2/in_1

End 

Net : state_2_adj_657
T_18_13_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g2_6
T_19_12_wire_logic_cluster/lc_4/in_0

T_18_13_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g1_6
T_18_12_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_44
T_19_12_sp4_h_l_2
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_44
T_19_12_sp4_h_l_2
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_6/in_0

T_18_13_wire_logic_cluster/lc_6/out
T_19_10_sp4_v_t_37
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_3/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_44
T_19_12_sp4_h_l_2
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_2/in_0

T_18_13_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_4/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_19_10_sp4_v_t_37
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_19_10_sp4_v_t_37
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_6/in_0

T_18_13_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g2_6
T_19_12_wire_logic_cluster/lc_7/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g2_6
T_19_12_wire_logic_cluster/lc_2/in_0

T_18_13_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_44
T_19_12_sp4_h_l_2
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_1/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g1_6
T_18_12_wire_logic_cluster/lc_2/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_6/in_1

T_18_13_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g2_6
T_19_12_wire_logic_cluster/lc_3/in_1

T_18_13_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g1_6
T_19_13_wire_logic_cluster/lc_0/in_1

End 

Net : n11
T_20_12_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_5/in_3

T_20_12_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_0/in_0

T_20_12_wire_logic_cluster/lc_4/out
T_20_12_lc_trk_g1_4
T_20_12_wire_logic_cluster/lc_2/in_3

T_20_12_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g1_4
T_19_13_wire_logic_cluster/lc_0/in_3

T_20_12_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_3/in_3

End 

Net : usb_to_bluejay_if_inst.n2562_cascade_
T_19_12_wire_logic_cluster/lc_5/ltout
T_19_12_wire_logic_cluster/lc_6/in_2

End 

Net : bluejay_data_inst.n1432
T_19_15_wire_logic_cluster/lc_7/out
T_19_16_lc_trk_g0_7
T_19_16_input_2_7
T_19_16_wire_logic_cluster/lc_7/in_2

End 

Net : pc_rx.n2705
T_16_12_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_43
T_17_12_sp4_h_l_0
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_12_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_43
T_17_12_sp4_h_l_0
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_12_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_43
T_17_12_sp4_h_l_0
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_12_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_43
T_17_12_sp4_h_l_0
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_12_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_43
T_17_12_sp4_h_l_0
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_12_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_43
T_17_12_sp4_h_l_0
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_12_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_43
T_17_12_sp4_h_l_0
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_12_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_43
T_17_12_sp4_h_l_0
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_12_wire_logic_cluster/lc_3/out
T_17_9_sp4_v_t_47
T_18_13_sp4_h_l_4
T_17_13_lc_trk_g0_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_12_wire_logic_cluster/lc_3/out
T_17_9_sp4_v_t_47
T_18_13_sp4_h_l_4
T_17_13_lc_trk_g0_4
T_17_13_wire_logic_cluster/lc_5/s_r

End 

Net : usb_to_bluejay_if_inst.n4136_cascade_
T_19_12_wire_logic_cluster/lc_0/ltout
T_19_12_wire_logic_cluster/lc_1/in_2

End 

Net : pc_rx.n6
T_16_12_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g1_0
T_16_12_wire_logic_cluster/lc_6/in_1

End 

Net : pc_rx.r_Clock_Count_6
T_17_12_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g0_6
T_17_11_wire_logic_cluster/lc_4/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g1_6
T_17_12_wire_logic_cluster/lc_6/in_1

End 

Net : pc_rx.n5452_cascade_
T_16_12_wire_logic_cluster/lc_2/ltout
T_16_12_wire_logic_cluster/lc_3/in_2

End 

Net : pc_rx.r_SM_Main_2_N_252_0
T_16_12_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_2/in_3

T_16_12_wire_logic_cluster/lc_6/out
T_16_9_sp4_v_t_36
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_6/in_0

T_16_12_wire_logic_cluster/lc_6/out
T_16_9_sp4_v_t_36
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_7/in_3

End 

Net : bluejay_data_inst.n2693
T_19_16_wire_logic_cluster/lc_6/out
T_20_13_sp4_v_t_37
T_21_13_sp4_h_l_0
T_21_13_lc_trk_g1_5
T_21_13_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_6/out
T_20_13_sp4_v_t_37
T_21_13_sp4_h_l_0
T_21_13_lc_trk_g1_5
T_21_13_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_6/out
T_20_13_sp4_v_t_37
T_21_13_sp4_h_l_0
T_21_13_lc_trk_g1_5
T_21_13_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_6/out
T_20_13_sp4_v_t_37
T_21_13_sp4_h_l_0
T_21_13_lc_trk_g1_5
T_21_13_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_6/out
T_20_13_sp4_v_t_37
T_21_13_sp4_h_l_0
T_21_13_lc_trk_g1_5
T_21_13_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_6/out
T_20_13_sp4_v_t_37
T_21_13_sp4_h_l_0
T_21_13_lc_trk_g1_5
T_21_13_wire_logic_cluster/lc_5/s_r

End 

Net : state_0_adj_658
T_19_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g0_3
T_19_12_wire_logic_cluster/lc_4/in_3

T_19_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_5/in_1

T_19_12_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g0_3
T_19_11_wire_logic_cluster/lc_4/in_3

T_19_12_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g0_3
T_19_11_wire_logic_cluster/lc_3/in_0

T_19_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g0_3
T_19_12_wire_logic_cluster/lc_5/in_0

T_19_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g0_3
T_19_12_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_input_2_2
T_20_12_wire_logic_cluster/lc_2/in_2

T_19_12_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g0_3
T_19_11_wire_logic_cluster/lc_5/in_0

T_19_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g0_3
T_19_12_wire_logic_cluster/lc_7/in_0

T_19_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g0_3
T_19_12_wire_logic_cluster/lc_2/in_3

T_19_12_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g0_3
T_19_11_wire_logic_cluster/lc_6/in_3

T_19_12_wire_logic_cluster/lc_3/out
T_20_13_lc_trk_g3_3
T_20_13_wire_logic_cluster/lc_3/in_3

T_19_12_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g2_3
T_18_12_wire_logic_cluster/lc_2/in_1

T_19_12_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g2_3
T_18_11_wire_logic_cluster/lc_1/in_0

T_19_12_wire_logic_cluster/lc_3/out
T_19_13_lc_trk_g1_3
T_19_13_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g0_3
T_19_12_wire_logic_cluster/lc_3/in_0

T_19_12_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_6/in_0

T_19_12_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g3_3
T_18_11_wire_logic_cluster/lc_2/in_0

T_19_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_1/in_1

End 

Net : usb_to_bluejay_if_inst.n2492
T_19_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_7
T_19_12_lc_trk_g0_2
T_19_12_wire_logic_cluster/lc_0/cen

End 

Net : pc_rx.n6_adj_635
T_16_12_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g0_7
T_16_12_input_2_1
T_16_12_wire_logic_cluster/lc_1/in_2

End 

Net : pc_rx.n2566
T_16_12_wire_logic_cluster/lc_1/out
T_16_9_sp4_v_t_42
T_17_13_sp4_h_l_7
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_4/cen

T_16_12_wire_logic_cluster/lc_1/out
T_16_9_sp4_v_t_42
T_17_13_sp4_h_l_7
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_4/cen

T_16_12_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_46
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_5/cen

T_16_12_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_46
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_5/cen

T_16_12_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_46
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_5/cen

T_16_12_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_46
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_5/cen

T_16_12_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_46
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_5/cen

T_16_12_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_46
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_5/cen

T_16_12_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_46
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_5/cen

T_16_12_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_46
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_5/cen

End 

Net : pc_rx.r_SM_Main_2_N_252_0_cascade_
T_16_12_wire_logic_cluster/lc_6/ltout
T_16_12_wire_logic_cluster/lc_7/in_2

End 

Net : n2555
T_19_17_wire_logic_cluster/lc_2/out
T_19_16_lc_trk_g1_2
T_19_16_wire_logic_cluster/lc_6/in_3

T_19_17_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_41
T_16_13_sp4_h_l_10
T_20_13_sp4_h_l_6
T_20_13_lc_trk_g1_3
T_20_13_wire_logic_cluster/lc_0/cen

T_19_17_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_41
T_16_13_sp4_h_l_10
T_20_13_sp4_h_l_6
T_20_13_lc_trk_g1_3
T_20_13_wire_logic_cluster/lc_0/cen

T_19_17_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_41
T_16_13_sp4_h_l_10
T_20_13_sp4_h_l_10
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_0/cen

T_19_17_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_41
T_16_13_sp4_h_l_10
T_20_13_sp4_h_l_10
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_0/cen

T_19_17_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_41
T_16_13_sp4_h_l_10
T_20_13_sp4_h_l_10
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_0/cen

T_19_17_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_41
T_16_13_sp4_h_l_10
T_20_13_sp4_h_l_10
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_0/cen

T_19_17_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_41
T_16_13_sp4_h_l_10
T_20_13_sp4_h_l_10
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_0/cen

T_19_17_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_41
T_16_13_sp4_h_l_10
T_20_13_sp4_h_l_10
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_0/cen

End 

Net : n5
T_19_16_wire_logic_cluster/lc_2/out
T_19_17_lc_trk_g1_2
T_19_17_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g0_2
T_19_15_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g2_2
T_20_15_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_2/out
T_19_16_lc_trk_g0_2
T_19_16_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_2/out
T_19_16_lc_trk_g0_2
T_19_16_wire_logic_cluster/lc_7/in_1

T_19_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_2/out
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_2/out
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_1/in_1

T_19_16_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g2_2
T_18_16_input_2_4
T_18_16_wire_logic_cluster/lc_4/in_2

T_19_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_input_2_3
T_18_15_wire_logic_cluster/lc_3/in_2

T_19_16_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_1/in_3

T_19_16_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_0/in_3

T_19_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_23_8_0_
T_27_14_wire_logic_cluster/carry_in_mux/cout
T_27_14_wire_logic_cluster/lc_0/in_3

End 

Net : n25_adj_662
T_27_11_wire_logic_cluster/lc_0/out
T_27_11_lc_trk_g3_0
T_27_11_wire_logic_cluster/lc_0/in_1

End 

Net : usb_to_bluejay_if_inst.n5400
T_19_11_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g1_4
T_19_12_wire_logic_cluster/lc_6/in_1

End 

Net : usb_to_bluejay_if_inst.n3
T_18_12_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g3_0
T_19_11_wire_logic_cluster/lc_4/in_1

T_18_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_0
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_5/in_1

T_18_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_0
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_1/in_3

T_18_12_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g1_0
T_18_11_wire_logic_cluster/lc_2/in_1

T_18_12_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g0_0
T_18_11_wire_logic_cluster/lc_1/in_1

End 

Net : bluejay_data_inst.n1133
T_21_16_wire_logic_cluster/lc_7/out
T_20_16_sp4_h_l_6
T_19_16_lc_trk_g0_6
T_19_16_wire_logic_cluster/lc_3/in_1

End 

Net : pc_tx.n2739
T_14_13_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_37
T_16_12_sp4_h_l_5
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_37
T_16_12_sp4_h_l_5
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_37
T_16_12_sp4_h_l_5
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_37
T_16_12_sp4_h_l_5
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_37
T_16_12_sp4_h_l_5
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_37
T_16_12_sp4_h_l_5
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_37
T_16_12_sp4_h_l_5
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_37
T_16_12_sp4_h_l_5
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_37
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_37
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_5/s_r

End 

Net : usb_to_bluejay_if_inst.state_timeout_counter_1
T_20_11_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g1_1
T_20_12_wire_logic_cluster/lc_3/in_3

T_20_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g3_1
T_20_11_wire_logic_cluster/lc_1/in_1

End 

Net : usb_to_bluejay_if_inst.n12_cascade_
T_20_12_wire_logic_cluster/lc_3/ltout
T_20_12_wire_logic_cluster/lc_4/in_2

End 

Net : n16_adj_672
T_20_12_wire_logic_cluster/lc_2/out
T_20_13_lc_trk_g0_2
T_20_13_wire_logic_cluster/lc_3/in_1

End 

Net : n5122
T_20_13_wire_logic_cluster/lc_3/out
T_19_13_lc_trk_g3_3
T_19_13_wire_logic_cluster/lc_0/cen

End 

Net : usb_to_bluejay_if_inst.state_timeout_counter_2
T_20_11_wire_logic_cluster/lc_2/out
T_20_12_lc_trk_g0_2
T_20_12_wire_logic_cluster/lc_3/in_1

T_20_11_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g1_2
T_20_11_wire_logic_cluster/lc_2/in_1

End 

Net : state_reg_1
T_13_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g0_1
T_14_15_wire_logic_cluster/lc_0/in_1

T_13_15_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g2_1
T_13_15_wire_logic_cluster/lc_4/in_1

T_13_15_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_0/in_1

T_13_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g2_1
T_13_15_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g2_1
T_13_15_wire_logic_cluster/lc_5/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g2_1
T_12_15_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_2/in_1

T_13_15_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_6/in_1

T_13_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_1/in_3

T_13_15_wire_logic_cluster/lc_1/out
T_13_13_sp4_v_t_47
T_14_17_sp4_h_l_4
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_1/out
T_13_15_sp4_h_l_7
T_12_11_sp4_v_t_42
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_2/in_1

T_13_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g2_1
T_13_15_wire_logic_cluster/lc_1/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g2_1
T_13_15_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g2_1
T_13_15_wire_logic_cluster/lc_2/in_1

T_13_15_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_43
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_7/in_3

T_13_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g2_1
T_12_15_wire_logic_cluster/lc_1/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g2_1
T_12_15_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g2_1
T_12_15_wire_logic_cluster/lc_5/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_5/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g2_1
T_12_15_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_2/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_6/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_4/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_7/in_3

T_13_15_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/in_3

T_13_15_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_43
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_1/in_3

End 

Net : n24
T_27_11_wire_logic_cluster/lc_1/out
T_27_11_lc_trk_g3_1
T_27_11_wire_logic_cluster/lc_1/in_1

End 

Net : pc_rx.r_Clock_Count_9
T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_42
T_17_11_lc_trk_g3_2
T_17_11_wire_logic_cluster/lc_5/in_0

T_17_13_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_6/in_0

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_1/in_1

End 

Net : pc_rx.r_Clock_Count_5
T_17_12_wire_logic_cluster/lc_5/out
T_17_11_lc_trk_g0_5
T_17_11_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g2_5
T_16_12_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_5/in_1

End 

Net : pc_rx.n5488_cascade_
T_16_12_wire_logic_cluster/lc_5/ltout
T_16_12_wire_logic_cluster/lc_6/in_2

End 

Net : pc_rx.n5478_cascade_
T_16_12_wire_logic_cluster/lc_4/ltout
T_16_12_wire_logic_cluster/lc_5/in_2

End 

Net : bluejay_data_inst.n5_adj_653
T_21_16_wire_logic_cluster/lc_4/out
T_14_16_sp12_h_l_0
T_19_16_lc_trk_g0_4
T_19_16_input_2_6
T_19_16_wire_logic_cluster/lc_6/in_2

T_21_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_8
T_21_12_sp4_v_t_36
T_20_13_lc_trk_g2_4
T_20_13_wire_logic_cluster/lc_0/in_0

T_21_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_8
T_21_12_sp4_v_t_36
T_20_13_lc_trk_g2_4
T_20_13_wire_logic_cluster/lc_1/in_1

End 

Net : n23
T_27_11_wire_logic_cluster/lc_2/out
T_27_11_lc_trk_g1_2
T_27_11_wire_logic_cluster/lc_2/in_1

End 

Net : spi0.state_next_0
T_13_15_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g0_7
T_13_14_wire_logic_cluster/lc_4/in_3

End 

Net : spi0.n4
T_13_14_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_2/in_0

T_13_14_wire_logic_cluster/lc_4/out
T_12_14_sp4_h_l_0
T_11_14_lc_trk_g1_0
T_11_14_wire_logic_cluster/lc_2/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_3/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_4/in_0

T_13_14_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_1/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_3/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_5/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_7/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_7/in_0

T_13_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_5/in_0

T_13_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_3/in_0

T_13_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_2/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_6/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_4/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_0/in_3

End 

Net : n982
T_13_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g1_0
T_13_15_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_3/in_1

T_13_15_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g2_0
T_12_14_wire_logic_cluster/lc_1/in_1

T_13_15_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_6/in_0

T_13_15_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_1/in_1

End 

Net : state_next_2__N_454
T_12_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_7
T_13_15_lc_trk_g3_7
T_13_15_input_2_0
T_13_15_wire_logic_cluster/lc_0/in_2

T_12_15_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g3_1
T_13_14_input_2_0
T_13_14_wire_logic_cluster/lc_0/in_2

T_12_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_7
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_2/in_0

T_12_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_7
T_12_15_lc_trk_g1_2
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

End 

Net : pc_rx.r_Clock_Count_8
T_17_13_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_40
T_17_11_lc_trk_g2_0
T_17_11_wire_logic_cluster/lc_5/in_3

T_17_13_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g2_0
T_16_12_wire_logic_cluster/lc_5/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_0/in_1

End 

Net : r_Tx_Data_4
T_13_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g0_4
T_13_11_wire_logic_cluster/lc_7/in_3

T_13_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g0_4
T_13_11_wire_logic_cluster/lc_4/in_0

End 

Net : pc_tx.o_Tx_Serial_N_354_cascade_
T_13_12_wire_logic_cluster/lc_3/ltout
T_13_12_wire_logic_cluster/lc_4/in_2

End 

Net : pc_tx.n5654_cascade_
T_13_12_wire_logic_cluster/lc_2/ltout
T_13_12_wire_logic_cluster/lc_3/in_2

End 

Net : pc_tx.n3_adj_632
T_13_12_wire_logic_cluster/lc_4/out
T_13_4_sp12_v_t_23
T_14_4_sp12_h_l_0
T_26_4_sp12_h_l_0
T_33_4_lc_trk_g1_7
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : pc_tx.n5511
T_13_11_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g0_7
T_13_12_wire_logic_cluster/lc_2/in_3

End 

Net : pc_tx.r_Bit_Index_0
T_12_12_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g2_7
T_13_11_wire_logic_cluster/lc_7/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g2_7
T_13_13_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g2_7
T_13_11_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g1_7
T_13_12_wire_logic_cluster/lc_1/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g0_7
T_12_11_wire_logic_cluster/lc_1/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_7/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g0_7
T_12_11_wire_logic_cluster/lc_0/in_3

End 

Net : pc_tx.n5_cascade_
T_14_12_wire_logic_cluster/lc_0/ltout
T_14_12_wire_logic_cluster/lc_1/in_2

End 

Net : pc_tx.r_Clock_Count_0
T_15_12_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g3_0
T_14_12_wire_logic_cluster/lc_0/in_3

T_15_12_wire_logic_cluster/lc_0/out
T_15_12_lc_trk_g3_0
T_15_12_wire_logic_cluster/lc_0/in_1

End 

Net : pc_tx.r_Clock_Count_1
T_15_12_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_0/in_0

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g3_1
T_15_12_wire_logic_cluster/lc_1/in_1

End 

Net : pc_tx.r_Clock_Count_3
T_15_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g2_3
T_14_12_wire_logic_cluster/lc_0/in_1

T_15_12_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g1_3
T_15_12_wire_logic_cluster/lc_3/in_1

End 

Net : n4845
T_27_13_wire_logic_cluster/lc_6/cout
T_27_13_wire_logic_cluster/lc_7/in_3

Net : r_Rx_Data
T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_16_10_sp12_v_t_23
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_7/in_0

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_16_10_sp12_v_t_23
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_2/in_1

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_20_10_sp4_h_l_5
T_16_10_sp4_h_l_1
T_19_10_sp4_v_t_36
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_0/in_0

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_16_10_lc_trk_g1_0
T_16_10_wire_logic_cluster/lc_7/in_0

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_16_10_lc_trk_g1_0
T_16_10_wire_logic_cluster/lc_6/in_3

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_18_10_sp4_h_l_3
T_17_10_sp4_v_t_38
T_17_11_lc_trk_g2_6
T_17_11_wire_logic_cluster/lc_2/in_0

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_18_10_sp4_h_l_3
T_17_10_sp4_v_t_38
T_16_11_lc_trk_g2_6
T_16_11_wire_logic_cluster/lc_6/in_0

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_20_10_sp4_h_l_5
T_19_10_sp4_v_t_46
T_18_12_lc_trk_g0_0
T_18_12_wire_logic_cluster/lc_7/in_1

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_18_10_sp4_h_l_3
T_17_10_sp4_v_t_38
T_16_11_lc_trk_g2_6
T_16_11_wire_logic_cluster/lc_1/in_1

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_18_10_sp4_h_l_3
T_17_10_sp4_v_t_38
T_17_11_lc_trk_g2_6
T_17_11_wire_logic_cluster/lc_1/in_3

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_17_10_lc_trk_g1_3
T_17_10_wire_logic_cluster/lc_6/in_0

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_17_10_lc_trk_g1_3
T_17_10_wire_logic_cluster/lc_2/in_0

End 

Net : r_Tx_Data_5
T_13_11_wire_logic_cluster/lc_0/out
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_7/in_1

T_13_11_wire_logic_cluster/lc_0/out
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_0/in_0

End 

Net : n2475
T_17_11_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_2/in_3

T_17_11_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g3_0
T_16_11_wire_logic_cluster/lc_6/in_3

End 

Net : r_SM_Main_2_N_246_2_cascade_
T_17_11_wire_logic_cluster/lc_5/ltout
T_17_11_wire_logic_cluster/lc_6/in_2

End 

Net : pc_rx.n2429
T_17_11_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g3_6
T_17_11_wire_logic_cluster/lc_0/in_3

T_17_11_wire_logic_cluster/lc_6/out
T_17_10_lc_trk_g0_6
T_17_10_wire_logic_cluster/lc_1/in_3

End 

Net : n22
T_27_11_wire_logic_cluster/lc_3/out
T_27_11_lc_trk_g1_3
T_27_11_wire_logic_cluster/lc_3/in_1

End 

Net : bluejay_data_inst.n9
T_20_15_wire_logic_cluster/lc_4/out
T_19_16_lc_trk_g1_4
T_19_16_wire_logic_cluster/lc_0/in_1

End 

Net : n2468
T_17_10_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g2_1
T_17_10_wire_logic_cluster/lc_6/in_3

End 

Net : usb_to_bluejay_if_inst.state_timeout_counter_4
T_20_11_wire_logic_cluster/lc_4/out
T_20_12_lc_trk_g0_4
T_20_12_wire_logic_cluster/lc_4/in_0

T_20_11_wire_logic_cluster/lc_4/out
T_20_11_lc_trk_g3_4
T_20_11_wire_logic_cluster/lc_4/in_1

End 

Net : n4844
T_27_13_wire_logic_cluster/lc_5/cout
T_27_13_wire_logic_cluster/lc_6/in_3

Net : usb_to_bluejay_if_inst.state_timeout_counter_0
T_20_11_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g1_0
T_20_12_wire_logic_cluster/lc_4/in_1

T_20_11_wire_logic_cluster/lc_0/out
T_20_11_lc_trk_g3_0
T_20_11_wire_logic_cluster/lc_0/in_1

End 

Net : pc_rx.n5450
T_16_10_wire_logic_cluster/lc_6/out
T_16_9_lc_trk_g0_6
T_16_9_wire_logic_cluster/lc_1/in_1

End 

Net : usb_to_bluejay_if_inst.n2564
T_19_12_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g1_6
T_18_13_wire_logic_cluster/lc_6/in_3

End 

Net : pc_rx.r_Bit_Index_2
T_19_9_wire_logic_cluster/lc_0/out
T_18_9_lc_trk_g3_0
T_18_9_wire_logic_cluster/lc_7/in_0

T_19_9_wire_logic_cluster/lc_0/out
T_18_9_sp4_h_l_8
T_17_9_lc_trk_g0_0
T_17_9_wire_logic_cluster/lc_5/in_1

T_19_9_wire_logic_cluster/lc_0/out
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_17_10_lc_trk_g2_5
T_17_10_wire_logic_cluster/lc_1/in_0

T_19_9_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g1_0
T_18_10_wire_logic_cluster/lc_2/in_3

T_19_9_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g0_0
T_18_10_wire_logic_cluster/lc_7/in_1

T_19_9_wire_logic_cluster/lc_0/out
T_19_9_lc_trk_g1_0
T_19_9_wire_logic_cluster/lc_0/in_1

End 

Net : pc_rx.r_Bit_Index_1
T_19_9_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_7/in_3

T_19_9_wire_logic_cluster/lc_1/out
T_18_9_sp4_h_l_10
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_5/in_3

T_19_9_wire_logic_cluster/lc_1/out
T_18_9_sp4_h_l_10
T_17_9_sp4_v_t_41
T_17_10_lc_trk_g3_1
T_17_10_wire_logic_cluster/lc_1/in_1

T_19_9_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g1_1
T_18_10_wire_logic_cluster/lc_2/in_0

T_19_9_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g1_1
T_18_10_wire_logic_cluster/lc_7/in_3

T_19_9_wire_logic_cluster/lc_1/out
T_19_9_lc_trk_g3_1
T_19_9_wire_logic_cluster/lc_0/in_0

T_19_9_wire_logic_cluster/lc_1/out
T_19_9_lc_trk_g3_1
T_19_9_wire_logic_cluster/lc_1/in_3

End 

Net : n3753
T_18_9_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g0_7
T_18_10_wire_logic_cluster/lc_0/in_1

T_18_9_wire_logic_cluster/lc_7/out
T_17_10_lc_trk_g1_7
T_17_10_wire_logic_cluster/lc_7/in_1

T_18_9_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g0_7
T_18_10_wire_logic_cluster/lc_4/in_3

End 

Net : n21
T_27_11_wire_logic_cluster/lc_4/out
T_27_11_lc_trk_g3_4
T_27_11_wire_logic_cluster/lc_4/in_1

End 

Net : pc_rx.n1
T_16_10_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g0_7
T_16_9_wire_logic_cluster/lc_0/in_1

End 

Net : r_Tx_Data_1
T_13_13_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g1_5
T_13_13_wire_logic_cluster/lc_0/in_0

T_13_13_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g1_5
T_13_13_wire_logic_cluster/lc_5/in_3

End 

Net : pc_tx.n5508
T_13_13_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g0_0
T_13_12_wire_logic_cluster/lc_3/in_1

End 

Net : spi0.n2120
T_13_14_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g0_0
T_13_15_wire_logic_cluster/lc_7/in_1

T_13_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_3/in_3

T_13_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g2_0
T_13_14_input_2_6
T_13_14_wire_logic_cluster/lc_6/in_2

End 

Net : pc_rx.r_Clock_Count_7
T_17_12_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g1_7
T_17_11_wire_logic_cluster/lc_5/in_1

T_17_12_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g3_7
T_17_12_wire_logic_cluster/lc_7/in_1

End 

Net : r_Bit_Index_0
T_18_10_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g0_4
T_18_9_wire_logic_cluster/lc_7/in_1

T_18_10_wire_logic_cluster/lc_4/out
T_17_11_lc_trk_g0_4
T_17_11_wire_logic_cluster/lc_7/in_3

T_18_10_wire_logic_cluster/lc_4/out
T_17_11_lc_trk_g0_4
T_17_11_wire_logic_cluster/lc_0/in_0

T_18_10_wire_logic_cluster/lc_4/out
T_19_9_lc_trk_g3_4
T_19_9_wire_logic_cluster/lc_1/in_0

T_18_10_wire_logic_cluster/lc_4/out
T_18_10_lc_trk_g3_4
T_18_10_wire_logic_cluster/lc_4/in_1

T_18_10_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g3_4
T_17_10_wire_logic_cluster/lc_6/in_1

T_18_10_wire_logic_cluster/lc_4/out
T_19_9_lc_trk_g3_4
T_19_9_wire_logic_cluster/lc_0/in_3

T_18_10_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g3_4
T_17_10_wire_logic_cluster/lc_2/in_3

End 

Net : r_Tx_Data_0
T_13_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g3_6
T_13_13_wire_logic_cluster/lc_0/in_1

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g3_6
T_13_13_wire_logic_cluster/lc_6/in_3

End 

Net : n4843
T_27_13_wire_logic_cluster/lc_4/cout
T_27_13_wire_logic_cluster/lc_5/in_3

Net : pc_tx.n5509
T_13_11_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g0_6
T_13_12_wire_logic_cluster/lc_3/in_3

End 

Net : n5482
T_18_10_wire_logic_cluster/lc_3/out
T_19_9_lc_trk_g3_3
T_19_9_wire_logic_cluster/lc_6/cen

T_18_10_wire_logic_cluster/lc_3/out
T_19_9_lc_trk_g3_3
T_19_9_wire_logic_cluster/lc_6/cen

End 

Net : r_Tx_Data_3
T_13_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_6/in_0

T_13_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_3/in_3

End 

Net : n20
T_27_11_wire_logic_cluster/lc_5/out
T_27_11_lc_trk_g1_5
T_27_11_wire_logic_cluster/lc_5/in_1

End 

Net : reset_all_w
T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_7
T_19_17_lc_trk_g3_7
T_19_17_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_16_17_sp4_h_l_8
T_19_13_sp4_v_t_45
T_19_16_lc_trk_g0_5
T_19_16_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_19_5_sp12_v_t_22
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_16_17_sp4_h_l_8
T_19_13_sp4_v_t_45
T_20_13_sp4_h_l_8
T_20_13_lc_trk_g1_5
T_20_13_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_16_17_sp4_h_l_8
T_19_13_sp4_v_t_45
T_20_13_sp4_h_l_8
T_20_13_lc_trk_g1_5
T_20_13_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_13_sp4_v_t_46
T_14_13_sp4_h_l_11
T_13_9_sp4_v_t_46
T_12_12_lc_trk_g3_6
T_12_12_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_16_17_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_16_17_sp4_h_l_8
T_19_13_sp4_v_t_45
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_16_17_sp4_h_l_8
T_19_13_sp4_v_t_45
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_16_17_sp4_h_l_8
T_19_13_sp4_v_t_45
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_16_17_sp4_h_l_8
T_19_13_sp4_v_t_45
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_16_17_sp4_h_l_8
T_19_13_sp4_v_t_45
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_16_17_sp4_h_l_8
T_19_13_sp4_v_t_45
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_16_17_sp4_h_l_8
T_19_13_sp4_v_t_45
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_14_17_sp4_h_l_5
T_18_17_sp4_h_l_1
T_20_17_lc_trk_g2_4
T_20_17_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_14_17_sp4_h_l_5
T_18_17_sp4_h_l_1
T_20_17_lc_trk_g2_4
T_20_17_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_13_sp4_v_t_46
T_14_13_sp4_h_l_11
T_13_9_sp4_v_t_46
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_13_sp4_v_t_46
T_14_13_sp4_h_l_11
T_10_13_sp4_h_l_7
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_13_sp4_v_t_46
T_14_13_sp4_h_l_11
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_16_14_sp4_h_l_3
T_19_14_sp4_v_t_45
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_16_14_sp4_h_l_3
T_19_14_sp4_v_t_45
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_16_14_sp4_h_l_3
T_19_14_sp4_v_t_45
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_16_14_sp4_h_l_3
T_19_14_sp4_v_t_45
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_16_14_sp4_h_l_3
T_19_14_sp4_v_t_45
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_16_14_sp4_h_l_3
T_19_14_sp4_v_t_45
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_16_14_sp4_h_l_3
T_19_14_sp4_v_t_45
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_16_14_sp4_h_l_3
T_19_14_sp4_v_t_45
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_14_17_sp4_h_l_5
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_13_sp4_v_t_46
T_14_13_sp4_h_l_11
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_13_sp4_v_t_46
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_13_sp4_v_t_46
T_16_15_lc_trk_g2_3
T_16_15_input_2_3
T_16_15_wire_logic_cluster/lc_3/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_13_sp4_v_t_46
T_16_15_lc_trk_g2_3
T_16_15_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_15_15_lc_trk_g2_7
T_15_15_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g3_3
T_15_16_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g2_3
T_15_16_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_13_13_sp4_v_t_41
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_13_13_sp4_v_t_41
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_13_13_sp4_v_t_41
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_3
T_11_17_sp4_v_t_44
T_11_18_lc_trk_g2_4
T_11_18_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_14_17_sp4_h_l_5
T_13_13_sp4_v_t_40
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_14_17_sp4_h_l_5
T_13_13_sp4_v_t_40
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_14_17_sp4_h_l_5
T_13_13_sp4_v_t_40
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_14_17_sp4_h_l_5
T_13_13_sp4_v_t_40
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_12_14_sp4_h_l_4
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_12_14_sp4_h_l_4
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_12_14_sp4_h_l_4
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_12_14_sp4_h_l_4
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_13_13_sp4_v_t_45
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_13_13_sp4_v_t_45
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_13_13_sp4_v_t_45
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_13_13_sp4_v_t_45
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_13_13_sp4_v_t_45
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_13_13_sp4_v_t_45
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_13_13_sp4_v_t_45
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_12_14_sp4_h_l_4
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_5/s_r

End 

Net : pc_tx.r_Clock_Count_6
T_15_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g3_6
T_14_12_wire_logic_cluster/lc_1/in_0

T_15_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g1_6
T_15_12_wire_logic_cluster/lc_6/in_1

End 

Net : pc_tx.r_Clock_Count_5
T_15_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_1/in_1

T_15_12_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_5/in_1

End 

Net : pc_rx.n2429_cascade_
T_17_11_wire_logic_cluster/lc_6/ltout
T_17_11_wire_logic_cluster/lc_7/in_2

End 

Net : r_Tx_Data_2
T_13_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g0_5
T_13_11_wire_logic_cluster/lc_6/in_1

T_13_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g0_5
T_13_11_wire_logic_cluster/lc_5/in_0

End 

Net : n2471
T_17_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_47
T_18_13_lc_trk_g0_7
T_18_13_wire_logic_cluster/lc_0/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g3_7
T_16_11_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_7/in_3

End 

Net : spi0.state_next_2__N_453
T_13_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_2/in_3

End 

Net : spi0.n13_cascade_
T_13_15_wire_logic_cluster/lc_6/ltout
T_13_15_wire_logic_cluster/lc_7/in_2

End 

Net : spi0.n25
T_13_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_6/in_3

End 

Net : pc_tx.n2069
T_14_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_3/in_3

End 

Net : n4842
T_27_13_wire_logic_cluster/lc_3/cout
T_27_13_wire_logic_cluster/lc_4/in_3

Net : pc_rx.n3803
T_17_10_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g2_7
T_16_9_wire_logic_cluster/lc_0/in_3

End 

Net : n19
T_27_11_wire_logic_cluster/lc_6/out
T_27_11_lc_trk_g1_6
T_27_11_wire_logic_cluster/lc_6/in_1

End 

Net : n3_adj_669
T_19_17_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_46
T_21_15_sp4_h_l_11
T_22_15_lc_trk_g2_3
T_22_15_input_2_7
T_22_15_wire_logic_cluster/lc_7/in_2

T_19_17_wire_logic_cluster/lc_1/out
T_20_13_sp4_v_t_38
T_20_14_lc_trk_g3_6
T_20_14_wire_logic_cluster/lc_6/in_1

T_19_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g0_1
T_20_17_input_2_7
T_20_17_wire_logic_cluster/lc_7/in_2

T_19_17_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_46
T_20_11_sp4_v_t_42
T_20_13_lc_trk_g2_7
T_20_13_input_2_1
T_20_13_wire_logic_cluster/lc_1/in_2

T_19_17_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_46
T_20_11_sp4_v_t_42
T_20_13_lc_trk_g2_7
T_20_13_wire_logic_cluster/lc_0/in_3

End 

Net : bluejay_data_inst.n4847
T_19_14_wire_logic_cluster/lc_0/cout
T_19_14_wire_logic_cluster/lc_1/in_3

Net : usb_to_bluejay_if_inst.n4120
T_19_11_wire_logic_cluster/lc_6/out
T_20_10_sp4_v_t_45
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_6/out
T_20_10_sp4_v_t_45
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_6/out
T_20_10_sp4_v_t_45
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_6/out
T_20_10_sp4_v_t_45
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_6/out
T_20_10_sp4_v_t_45
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_6/out
T_20_10_sp4_v_t_45
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_5/s_r

End 

Net : usb_to_bluejay_if_inst.n5400_cascade_
T_19_11_wire_logic_cluster/lc_4/ltout
T_19_11_wire_logic_cluster/lc_5/in_2

End 

Net : usb_to_bluejay_if_inst.n2527_cascade_
T_19_11_wire_logic_cluster/lc_5/ltout
T_19_11_wire_logic_cluster/lc_6/in_2

End 

Net : n5414
T_13_12_wire_logic_cluster/lc_0/out
T_13_11_lc_trk_g1_0
T_13_11_wire_logic_cluster/lc_2/in_3

End 

Net : n4841
T_27_13_wire_logic_cluster/lc_2/cout
T_27_13_wire_logic_cluster/lc_3/in_3

Net : bluejay_data_inst.n2096
T_19_15_wire_logic_cluster/lc_4/out
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_23_15_lc_trk_g2_4
T_23_15_wire_logic_cluster/lc_5/s_r

End 

Net : spi0.state_next_2_cascade_
T_13_14_wire_logic_cluster/lc_3/ltout
T_13_14_wire_logic_cluster/lc_4/in_2

End 

Net : pc_tx.n5512_cascade_
T_13_12_wire_logic_cluster/lc_1/ltout
T_13_12_wire_logic_cluster/lc_2/in_2

End 

Net : r_Tx_Data_7
T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_1/in_0

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_7/in_0

End 

Net : r_Tx_Data_6
T_12_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_1/in_1

T_12_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g1_4
T_12_12_wire_logic_cluster/lc_4/in_3

End 

Net : spi0.n5561_cascade_
T_13_15_wire_logic_cluster/lc_5/ltout
T_13_15_wire_logic_cluster/lc_6/in_2

End 

Net : n2446_cascade_
T_14_14_wire_logic_cluster/lc_2/ltout
T_14_14_wire_logic_cluster/lc_3/in_2

End 

Net : r_SM_Main_0
T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_5_sp12_v_t_23
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_2/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_17_7_sp4_v_t_44
T_17_11_lc_trk_g0_1
T_17_11_wire_logic_cluster/lc_6/in_1

T_16_9_wire_logic_cluster/lc_0/out
T_16_5_sp12_v_t_23
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g0_0
T_16_10_wire_logic_cluster/lc_7/in_1

T_16_9_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g3_0
T_17_10_wire_logic_cluster/lc_7/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_9_lc_trk_g3_0
T_16_9_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g3_0
T_17_10_wire_logic_cluster/lc_5/in_0

End 

Net : n18
T_27_11_wire_logic_cluster/lc_7/out
T_27_11_lc_trk_g3_7
T_27_11_wire_logic_cluster/lc_7/in_1

End 

Net : bluejay_data_inst.n5547
T_21_13_wire_logic_cluster/lc_3/out
T_20_13_lc_trk_g2_3
T_20_13_wire_logic_cluster/lc_0/in_1

End 

Net : n2475_cascade_
T_17_11_wire_logic_cluster/lc_0/ltout
T_17_11_wire_logic_cluster/lc_1/in_2

End 

Net : n4840
T_27_13_wire_logic_cluster/lc_1/cout
T_27_13_wire_logic_cluster/lc_2/in_3

Net : n2468_cascade_
T_17_10_wire_logic_cluster/lc_1/ltout
T_17_10_wire_logic_cluster/lc_2/in_2

End 

Net : pc_tx.r_Clock_Count_8
T_15_13_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g2_0
T_14_12_wire_logic_cluster/lc_2/in_0

T_15_13_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g3_0
T_15_13_wire_logic_cluster/lc_0/in_1

End 

Net : n3_adj_669_cascade_
T_19_17_wire_logic_cluster/lc_1/ltout
T_19_17_wire_logic_cluster/lc_2/in_2

End 

Net : tx_fifo.lscc_fifo_inst.n4
T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_12_12_sp4_h_l_7
T_11_12_sp4_v_t_36
T_12_16_sp4_h_l_1
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_3/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_12_12_sp4_h_l_7
T_11_12_sp4_v_t_36
T_10_15_lc_trk_g2_4
T_10_15_wire_logic_cluster/lc_2/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_12_12_sp4_h_l_7
T_11_12_sp4_v_t_36
T_10_15_lc_trk_g2_4
T_10_15_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_12_12_sp4_h_l_7
T_11_12_sp4_v_t_36
T_10_13_lc_trk_g2_4
T_10_13_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_12_12_sp4_h_l_7
T_11_12_sp4_v_t_36
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_6/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_12_12_sp4_h_l_7
T_11_12_sp4_v_t_36
T_10_16_lc_trk_g1_1
T_10_16_input_2_2
T_10_16_wire_logic_cluster/lc_2/in_2

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_12_12_sp4_h_l_7
T_11_12_sp4_v_t_36
T_10_15_lc_trk_g2_4
T_10_15_wire_logic_cluster/lc_5/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_12_12_sp4_h_l_7
T_12_12_lc_trk_g1_2
T_12_12_wire_logic_cluster/lc_1/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_15_9_sp4_v_t_47
T_15_13_sp4_v_t_47
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_9_sp4_v_t_47
T_15_13_sp4_v_t_47
T_14_16_lc_trk_g3_7
T_14_16_input_2_2
T_14_16_wire_logic_cluster/lc_2/in_2

T_15_11_wire_logic_cluster/lc_1/out
T_15_9_sp4_v_t_47
T_12_13_sp4_h_l_3
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_6/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_9_sp4_v_t_47
T_12_13_sp4_h_l_3
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_2/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_12_12_sp4_h_l_7
T_12_12_lc_trk_g1_2
T_12_12_wire_logic_cluster/lc_2/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_15_9_sp4_v_t_47
T_12_13_sp4_h_l_3
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_7/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_11_11_sp12_h_l_1
T_10_11_lc_trk_g1_1
T_10_11_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_11_11_sp12_h_l_1
T_10_11_lc_trk_g0_1
T_10_11_wire_logic_cluster/lc_2/in_1

End 

Net : is_tx_fifo_full_flag
T_15_15_wire_logic_cluster/lc_4/out
T_15_7_sp12_v_t_23
T_15_11_lc_trk_g3_0
T_15_11_wire_logic_cluster/lc_1/in_0

T_15_15_wire_logic_cluster/lc_4/out
T_15_7_sp12_v_t_23
T_15_11_lc_trk_g3_0
T_15_11_wire_logic_cluster/lc_7/in_0

T_15_15_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_2/in_1

T_15_15_wire_logic_cluster/lc_4/out
T_15_7_sp12_v_t_23
T_15_17_lc_trk_g2_4
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

T_15_15_wire_logic_cluster/lc_4/out
T_15_7_sp12_v_t_23
T_15_11_lc_trk_g3_0
T_15_11_wire_logic_cluster/lc_2/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_3/in_3

End 

Net : usb_to_bluejay_if_inst.state_timeout_counter_7__N_178_cascade_
T_19_12_wire_logic_cluster/lc_4/ltout
T_19_12_wire_logic_cluster/lc_5/in_2

End 

Net : data_in_fifo_prev
T_18_12_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_4/in_0

T_18_12_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_38
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_4/in_0

T_18_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g1_3
T_19_12_input_2_0
T_19_12_wire_logic_cluster/lc_0/in_2

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g1_3
T_18_12_wire_logic_cluster/lc_3/in_3

End 

Net : pc_tx.r_Clock_Count_7
T_15_12_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g3_7
T_15_12_wire_logic_cluster/lc_7/in_1

End 

Net : bluejay_data_inst.n11
T_20_15_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g1_3
T_19_16_wire_logic_cluster/lc_3/in_3

End 

Net : bluejay_data_inst.n5548
T_21_13_wire_logic_cluster/lc_5/out
T_20_13_lc_trk_g3_5
T_20_13_wire_logic_cluster/lc_1/in_3

End 

Net : tx_fifo.lscc_fifo_inst.n3
T_15_11_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_47
T_13_14_sp4_h_l_3
T_12_14_sp4_v_t_38
T_12_16_lc_trk_g3_3
T_12_16_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_47
T_13_14_sp4_h_l_3
T_12_14_sp4_v_t_38
T_12_16_lc_trk_g3_3
T_12_16_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_47
T_13_14_sp4_h_l_3
T_12_14_sp4_v_t_38
T_12_16_lc_trk_g3_3
T_12_16_input_2_4
T_12_16_wire_logic_cluster/lc_4/in_2

T_15_11_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_47
T_13_14_sp4_h_l_3
T_12_14_sp4_v_t_38
T_12_16_lc_trk_g3_3
T_12_16_input_2_2
T_12_16_wire_logic_cluster/lc_2/in_2

T_15_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_6
T_13_11_sp4_v_t_37
T_10_15_sp4_h_l_0
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_2/in_0

T_15_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_6
T_13_11_sp4_v_t_37
T_10_15_sp4_h_l_0
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_0/in_0

T_15_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_6
T_13_11_sp4_v_t_37
T_10_15_sp4_h_l_0
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_7/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_11_12_sp4_v_t_39
T_10_16_lc_trk_g1_2
T_10_16_wire_logic_cluster/lc_3/in_0

T_15_11_wire_logic_cluster/lc_7/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_11_12_sp4_v_t_45
T_10_15_lc_trk_g3_5
T_10_15_input_2_0
T_10_15_wire_logic_cluster/lc_0/in_2

T_15_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_6
T_13_11_sp4_v_t_37
T_10_15_sp4_h_l_0
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_1/in_3

T_15_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_6
T_13_11_sp4_v_t_37
T_10_15_sp4_h_l_0
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_3/in_3

T_15_11_wire_logic_cluster/lc_7/out
T_15_9_sp4_v_t_43
T_12_13_sp4_h_l_11
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_4/in_1

T_15_11_wire_logic_cluster/lc_7/out
T_15_9_sp4_v_t_43
T_12_13_sp4_h_l_11
T_13_13_lc_trk_g2_3
T_13_13_input_2_1
T_13_13_wire_logic_cluster/lc_1/in_2

T_15_11_wire_logic_cluster/lc_7/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_0/in_3

T_15_11_wire_logic_cluster/lc_7/out
T_5_11_sp12_h_l_1
T_11_11_lc_trk_g0_6
T_11_11_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_7/out
T_5_11_sp12_h_l_1
T_10_11_lc_trk_g0_5
T_10_11_wire_logic_cluster/lc_6/in_3

End 

Net : wr_addr_r_0
T_15_17_wire_logic_cluster/lc_0/out
T_15_5_sp12_v_t_23
T_15_11_lc_trk_g2_4
T_15_11_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_5_sp12_v_t_23
T_15_11_lc_trk_g2_4
T_15_11_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_41
T_16_15_lc_trk_g3_1
T_16_15_wire_logic_cluster/lc_6/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_41
T_16_15_lc_trk_g3_1
T_16_15_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g0_0
T_15_16_wire_logic_cluster/lc_1/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_0/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_41
T_16_15_lc_trk_g3_1
T_16_15_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g1_0
T_15_17_wire_logic_cluster/lc_0/in_3

End 

Net : n4839
T_27_13_wire_logic_cluster/lc_0/cout
T_27_13_wire_logic_cluster/lc_1/in_3

Net : pc_tx.r_Clock_Count_9
T_15_13_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g2_1
T_14_12_wire_logic_cluster/lc_2/in_3

T_15_13_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g3_1
T_15_13_wire_logic_cluster/lc_1/in_1

End 

Net : bluejay_data_inst.n3627_cascade_
T_20_17_wire_logic_cluster/lc_0/ltout
T_20_17_wire_logic_cluster/lc_1/in_2

End 

Net : bluejay_data_inst.n3631_cascade_
T_20_17_wire_logic_cluster/lc_2/ltout
T_20_17_wire_logic_cluster/lc_3/in_2

End 

Net : usb_to_bluejay_if_inst.n81
T_19_11_wire_logic_cluster/lc_3/out
T_20_11_lc_trk_g0_3
T_20_11_wire_logic_cluster/lc_5/in_0

T_19_11_wire_logic_cluster/lc_3/out
T_20_11_lc_trk_g0_3
T_20_11_wire_logic_cluster/lc_3/in_0

End 

Net : usb_to_bluejay_if_inst.n83
T_20_11_wire_logic_cluster/lc_5/out
T_12_11_sp12_h_l_1
T_18_11_lc_trk_g0_6
T_18_11_wire_logic_cluster/lc_1/in_3

End 

Net : n10_adj_671
T_18_13_wire_logic_cluster/lc_4/out
T_19_13_sp4_h_l_8
T_20_13_lc_trk_g3_0
T_20_13_wire_logic_cluster/lc_3/in_0

End 

Net : r_SM_Main_1
T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_18_10_lc_trk_g2_1
T_18_10_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_1/out
T_17_7_sp4_v_t_46
T_17_11_lc_trk_g0_3
T_17_11_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_16_12_lc_trk_g3_5
T_16_12_wire_logic_cluster/lc_3/in_1

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_16_12_lc_trk_g3_5
T_16_12_wire_logic_cluster/lc_1/in_1

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_18_10_lc_trk_g2_1
T_18_10_input_2_3
T_18_10_wire_logic_cluster/lc_3/in_2

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_18_10_lc_trk_g2_1
T_18_10_input_2_5
T_18_10_wire_logic_cluster/lc_5/in_2

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_18_10_lc_trk_g3_1
T_18_10_wire_logic_cluster/lc_4/in_0

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_17_10_lc_trk_g1_4
T_17_10_input_2_5
T_17_10_wire_logic_cluster/lc_5/in_2

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_18_10_lc_trk_g2_1
T_18_10_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g3_1
T_16_9_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g0_1
T_16_9_input_2_1
T_16_9_wire_logic_cluster/lc_1/in_2

End 

Net : n17
T_27_12_wire_logic_cluster/lc_0/out
T_27_12_lc_trk_g3_0
T_27_12_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_23_7_0_
T_27_13_wire_logic_cluster/carry_in_mux/cout
T_27_13_wire_logic_cluster/lc_0/in_3

Net : pc_tx.r_Bit_Index_2
T_12_11_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_2/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_6/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g3_0
T_13_12_wire_logic_cluster/lc_3/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g1_0
T_12_11_wire_logic_cluster/lc_0/in_1

End 

Net : usb_to_bluejay_if_inst.n2527
T_19_11_wire_logic_cluster/lc_5/out
T_19_9_sp4_v_t_39
T_18_11_lc_trk_g0_2
T_18_11_wire_logic_cluster/lc_2/cen

T_19_11_wire_logic_cluster/lc_5/out
T_19_9_sp4_v_t_39
T_18_11_lc_trk_g0_2
T_18_11_wire_logic_cluster/lc_2/cen

T_19_11_wire_logic_cluster/lc_5/out
T_20_10_sp4_v_t_43
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_19_11_wire_logic_cluster/lc_5/out
T_20_10_sp4_v_t_43
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_19_11_wire_logic_cluster/lc_5/out
T_20_10_sp4_v_t_43
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_19_11_wire_logic_cluster/lc_5/out
T_20_10_sp4_v_t_43
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_19_11_wire_logic_cluster/lc_5/out
T_20_10_sp4_v_t_43
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_19_11_wire_logic_cluster/lc_5/out
T_20_10_sp4_v_t_43
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

End 

Net : pc_tx.r_Bit_Index_1
T_12_11_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_2/in_1

T_12_11_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g0_1
T_12_12_wire_logic_cluster/lc_6/in_1

T_12_11_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_0/in_0

T_12_11_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_1/in_3

End 

Net : spi0.state_next_2__N_452
T_13_15_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g0_2
T_13_14_wire_logic_cluster/lc_5/in_3

End 

Net : spi0.n1005
T_12_15_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g1_2
T_12_14_input_2_1
T_12_14_wire_logic_cluster/lc_1/in_2

T_12_15_wire_logic_cluster/lc_2/out
T_7_15_sp12_h_l_0
T_13_15_lc_trk_g1_7
T_13_15_wire_logic_cluster/lc_1/in_1

End 

Net : spi0.state_next_1
T_12_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_3/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_sp4_h_l_7
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_5/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_sp4_h_l_7
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_7/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g3_1
T_13_15_input_2_2
T_13_15_wire_logic_cluster/lc_2/in_2

T_12_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_2/in_0

T_12_14_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_1/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_5/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g1_1
T_12_15_input_2_4
T_12_15_wire_logic_cluster/lc_4/in_2

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_7/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_5/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_3/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g1_1
T_12_14_input_2_6
T_12_14_wire_logic_cluster/lc_6/in_2

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g1_1
T_12_14_input_2_4
T_12_14_wire_logic_cluster/lc_4/in_2

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g1_1
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

End 

Net : n2502_cascade_
T_18_10_wire_logic_cluster/lc_5/ltout
T_18_10_wire_logic_cluster/lc_6/in_2

End 

Net : n5482_cascade_
T_18_10_wire_logic_cluster/lc_3/ltout
T_18_10_wire_logic_cluster/lc_4/in_2

End 

Net : spi0.n2715
T_12_17_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_45
T_10_18_sp4_h_l_1
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_12_17_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_45
T_10_18_sp4_h_l_1
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_12_17_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_45
T_10_18_sp4_h_l_1
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_12_17_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_45
T_10_18_sp4_h_l_1
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_12_17_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_45
T_10_18_sp4_h_l_1
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_12_17_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_45
T_10_18_sp4_h_l_1
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_12_17_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_45
T_10_18_sp4_h_l_1
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_12_17_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_45
T_10_18_sp4_h_l_1
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_12_17_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_37
T_13_19_lc_trk_g0_5
T_13_19_wire_logic_cluster/lc_6/in_3

End 

Net : r_SM_Main_2_adj_659
T_20_12_wire_logic_cluster/lc_7/out
T_20_9_sp4_v_t_38
T_17_13_sp4_h_l_8
T_13_13_sp4_h_l_8
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_7/out
T_21_12_lc_trk_g0_7
T_21_12_wire_logic_cluster/lc_6/in_3

T_20_12_wire_logic_cluster/lc_7/out
T_10_12_sp12_h_l_1
T_14_12_lc_trk_g1_2
T_14_12_wire_logic_cluster/lc_5/in_0

T_20_12_wire_logic_cluster/lc_7/out
T_10_12_sp12_h_l_1
T_13_12_lc_trk_g0_1
T_13_12_wire_logic_cluster/lc_6/in_1

T_20_12_wire_logic_cluster/lc_7/out
T_18_12_sp12_h_l_1
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_8
T_14_12_lc_trk_g1_5
T_14_12_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_46
T_17_11_sp4_h_l_5
T_13_11_sp4_h_l_5
T_14_11_lc_trk_g3_5
T_14_11_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_46
T_17_11_sp4_h_l_11
T_13_11_sp4_h_l_7
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_7/out
T_20_12_lc_trk_g1_7
T_20_12_wire_logic_cluster/lc_7/in_1

End 

Net : spi0.spi_clk_counter_2
T_12_18_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g0_2
T_12_17_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g0_2
T_12_18_input_2_2
T_12_18_wire_logic_cluster/lc_2/in_2

End 

Net : spi0.n10
T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g2_7
T_12_17_wire_logic_cluster/lc_2/in_3

End 

Net : usb_to_bluejay_if_inst.n82
T_20_11_wire_logic_cluster/lc_3/out
T_18_11_sp4_h_l_3
T_18_11_lc_trk_g1_6
T_18_11_wire_logic_cluster/lc_2/in_3

End 

Net : pc_tx.n1
T_21_12_wire_logic_cluster/lc_6/out
T_20_12_sp12_h_l_0
T_31_0_span12_vert_23
T_31_0_span4_vert_45
T_32_4_sp4_h_l_8
T_33_4_lc_trk_g0_5
T_33_4_wire_io_cluster/io_1/cen

T_21_12_wire_logic_cluster/lc_6/out
T_20_12_sp12_h_l_0
T_8_12_sp12_h_l_0
T_13_12_sp4_h_l_7
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_21_12_wire_logic_cluster/lc_6/out
T_20_12_sp12_h_l_0
T_8_12_sp12_h_l_0
T_13_12_sp4_h_l_7
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_21_12_wire_logic_cluster/lc_6/out
T_20_12_sp12_h_l_0
T_8_12_sp12_h_l_0
T_13_12_sp4_h_l_7
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_21_12_wire_logic_cluster/lc_6/out
T_20_12_sp12_h_l_0
T_8_12_sp12_h_l_0
T_13_12_sp4_h_l_7
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_21_12_wire_logic_cluster/lc_6/out
T_20_12_sp12_h_l_0
T_8_12_sp12_h_l_0
T_13_12_sp4_h_l_7
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_21_12_wire_logic_cluster/lc_6/out
T_20_12_sp12_h_l_0
T_8_12_sp12_h_l_0
T_13_12_sp4_h_l_7
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_21_12_wire_logic_cluster/lc_6/out
T_20_12_sp12_h_l_0
T_8_12_sp12_h_l_0
T_13_12_sp4_h_l_7
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_21_12_wire_logic_cluster/lc_6/out
T_20_12_sp12_h_l_0
T_8_12_sp12_h_l_0
T_13_12_sp4_h_l_7
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_21_12_wire_logic_cluster/lc_6/out
T_21_9_sp4_v_t_36
T_18_13_sp4_h_l_6
T_14_13_sp4_h_l_2
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_21_12_wire_logic_cluster/lc_6/out
T_21_9_sp4_v_t_36
T_18_13_sp4_h_l_6
T_14_13_sp4_h_l_2
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

End 

Net : spi0.spi_clk_counter_4
T_12_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g0_4
T_12_18_input_2_4
T_12_18_wire_logic_cluster/lc_4/in_2

End 

Net : n16
T_27_12_wire_logic_cluster/lc_1/out
T_27_12_lc_trk_g3_1
T_27_12_wire_logic_cluster/lc_1/in_1

End 

Net : spi0.n4_cascade_
T_13_14_wire_logic_cluster/lc_4/ltout
T_13_14_wire_logic_cluster/lc_5/in_2

End 

Net : rx_shift_reg_15__N_461
T_12_16_wire_logic_cluster/lc_6/out
T_11_16_sp12_h_l_0
T_10_4_sp12_v_t_23
T_10_12_lc_trk_g3_0
T_10_12_wire_logic_cluster/lc_1/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_11_16_sp12_h_l_0
T_10_4_sp12_v_t_23
T_10_12_lc_trk_g3_0
T_10_12_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_12_14_sp4_v_t_41
T_9_14_sp4_h_l_4
T_10_14_lc_trk_g2_4
T_10_14_wire_logic_cluster/lc_7/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_7/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_3/in_3

End 

Net : n15_adj_663
T_27_12_wire_logic_cluster/lc_2/out
T_27_12_lc_trk_g1_2
T_27_12_wire_logic_cluster/lc_2/in_1

End 

Net : n2545
T_16_17_wire_logic_cluster/lc_1/out
T_15_17_sp4_h_l_10
T_14_13_sp4_v_t_47
T_14_9_sp4_v_t_47
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_15_17_sp4_h_l_10
T_14_13_sp4_v_t_47
T_11_13_sp4_h_l_10
T_13_13_lc_trk_g3_7
T_13_13_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_15_17_sp4_h_l_10
T_14_13_sp4_v_t_47
T_11_13_sp4_h_l_10
T_11_13_lc_trk_g1_7
T_11_13_wire_logic_cluster/lc_7/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_15_17_sp4_h_l_10
T_14_13_sp4_v_t_47
T_11_13_sp4_h_l_10
T_13_13_lc_trk_g3_7
T_13_13_input_2_2
T_13_13_wire_logic_cluster/lc_2/in_2

T_16_17_wire_logic_cluster/lc_1/out
T_16_15_sp4_v_t_47
T_13_15_sp4_h_l_4
T_12_11_sp4_v_t_44
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_1/out
T_15_17_sp4_h_l_10
T_14_13_sp4_v_t_47
T_13_16_lc_trk_g3_7
T_13_16_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_15_17_sp4_h_l_10
T_14_13_sp4_v_t_47
T_13_16_lc_trk_g3_7
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

T_16_17_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_6/in_0

End 

Net : pc_tx.n3763
T_12_12_wire_logic_cluster/lc_6/out
T_12_12_sp4_h_l_1
T_13_12_lc_trk_g3_1
T_13_12_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_6/out
T_12_12_sp4_h_l_1
T_14_12_lc_trk_g3_4
T_14_12_wire_logic_cluster/lc_4/in_3

End 

Net : n5462_cascade_
T_14_15_wire_logic_cluster/lc_0/ltout
T_14_15_wire_logic_cluster/lc_1/in_2

End 

Net : fifo_write_cmd
T_15_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_37
T_16_14_sp4_v_t_38
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_1/in_3

T_15_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_37
T_15_14_lc_trk_g1_0
T_15_14_wire_logic_cluster/lc_2/in_3

T_15_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_37
T_16_14_sp4_v_t_38
T_15_17_lc_trk_g2_6
T_15_17_wire_logic_cluster/lc_0/in_0

End 

Net : n4837
T_27_12_wire_logic_cluster/lc_6/cout
T_27_12_wire_logic_cluster/lc_7/in_3

Net : fifo_read_cmd
T_15_15_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_44
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_1/in_3

T_15_15_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_3/in_0

T_15_15_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g2_0
T_16_16_wire_logic_cluster/lc_7/in_3

T_15_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g0_0
T_15_15_wire_logic_cluster/lc_2/in_0

T_15_15_wire_logic_cluster/lc_0/out
T_15_12_sp4_v_t_40
T_16_16_sp4_h_l_5
T_18_16_lc_trk_g2_0
T_18_16_wire_logic_cluster/lc_7/in_1

T_15_15_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_44
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_3/in_3

T_15_15_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_4/in_3

End 

Net : n14
T_27_12_wire_logic_cluster/lc_3/out
T_27_12_lc_trk_g1_3
T_27_12_wire_logic_cluster/lc_3/in_1

End 

Net : usb_to_bluejay_if_inst.n4804
T_20_11_wire_logic_cluster/lc_4/cout
T_20_11_wire_logic_cluster/lc_5/in_3

Net : tx_fifo.lscc_fifo_inst.rd_fifo_en_w
T_15_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_11
T_11_16_sp4_h_l_7
T_14_12_sp4_v_t_36
T_11_12_sp4_h_l_7
T_11_12_lc_trk_g0_2
T_11_12_wire_logic_cluster/lc_0/cen

T_15_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_11
T_11_16_sp4_h_l_7
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_0/cen

T_15_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_11
T_11_16_sp4_h_l_7
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_0/cen

T_15_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_11
T_11_16_sp4_h_l_7
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_0/cen

T_15_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_11
T_11_16_sp4_h_l_7
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_0/cen

T_15_16_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_47
T_13_13_sp4_h_l_10
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_15_16_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_47
T_13_13_sp4_h_l_10
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_15_16_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_47
T_13_13_sp4_h_l_10
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_15_16_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g0_3
T_15_15_input_2_5
T_15_15_wire_logic_cluster/lc_5/in_2

End 

Net : is_fifo_empty_flag
T_16_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g1_6
T_16_17_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_1/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_15_16_sp12_h_l_0
T_14_16_lc_trk_g0_0
T_14_16_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_13_15_sp4_h_l_9
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_15_16_sp12_h_l_0
T_18_16_lc_trk_g1_0
T_18_16_input_2_7
T_18_16_wire_logic_cluster/lc_7/in_2

T_16_16_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g1_6
T_16_17_wire_logic_cluster/lc_3/in_0

End 

Net : n4836
T_27_12_wire_logic_cluster/lc_5/cout
T_27_12_wire_logic_cluster/lc_6/in_3

Net : n4892
T_15_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_4/in_3

End 

Net : tx_fifo.lscc_fifo_inst.n2
T_16_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g2_6
T_15_15_input_2_6
T_15_15_wire_logic_cluster/lc_6/in_2

End 

Net : tx_fifo.lscc_fifo_inst.n5666
T_10_12_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g0_4
T_11_12_wire_logic_cluster/lc_7/in_1

End 

Net : rd_addr_r_0
T_18_16_wire_logic_cluster/lc_7/out
T_18_16_sp4_h_l_3
T_14_16_sp4_h_l_3
T_13_12_sp4_v_t_38
T_10_12_sp4_h_l_9
T_10_12_lc_trk_g1_4
T_10_12_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_11
T_15_16_lc_trk_g1_3
T_15_16_wire_logic_cluster/lc_1/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_8_16_sp12_h_l_1
T_14_16_lc_trk_g1_6
T_14_16_wire_logic_cluster/lc_6/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_18_16_sp4_h_l_3
T_14_16_sp4_h_l_3
T_13_16_lc_trk_g0_3
T_13_16_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_11
T_12_16_sp4_h_l_2
T_11_12_sp4_v_t_42
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_7/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_18_16_sp4_h_l_3
T_14_16_sp4_h_l_3
T_13_12_sp4_v_t_38
T_10_12_sp4_h_l_9
T_13_12_sp4_v_t_39
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_11
T_12_16_sp4_h_l_2
T_11_12_sp4_v_t_42
T_10_15_lc_trk_g3_2
T_10_15_wire_logic_cluster/lc_3/in_0

T_18_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_11
T_15_12_sp4_v_t_41
T_15_15_lc_trk_g1_1
T_15_15_wire_logic_cluster/lc_7/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_11
T_12_16_sp4_h_l_2
T_11_12_sp4_v_t_42
T_11_13_lc_trk_g3_2
T_11_13_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_11
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_0/in_1

T_18_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_11
T_16_16_lc_trk_g1_6
T_16_16_input_2_7
T_16_16_wire_logic_cluster/lc_7/in_2

T_18_16_wire_logic_cluster/lc_7/out
T_18_16_sp4_h_l_3
T_14_16_sp4_h_l_3
T_13_12_sp4_v_t_38
T_12_13_lc_trk_g2_6
T_12_13_input_2_6
T_12_13_wire_logic_cluster/lc_6/in_2

T_18_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_11
T_12_16_sp4_h_l_2
T_11_12_sp4_v_t_42
T_11_16_lc_trk_g0_7
T_11_16_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_18_16_lc_trk_g1_7
T_18_16_wire_logic_cluster/lc_7/in_3

End 

Net : n1
T_15_16_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g0_1
T_15_15_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g0_1
T_15_15_wire_logic_cluster/lc_2/in_1

End 

Net : n13
T_27_12_wire_logic_cluster/lc_4/out
T_27_12_lc_trk_g3_4
T_27_12_wire_logic_cluster/lc_4/in_1

End 

Net : rd_addr_p1_w_1
T_14_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_1
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_5/in_1

T_14_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_1
T_15_16_lc_trk_g2_1
T_15_16_wire_logic_cluster/lc_4/in_3

End 

Net : n5474_cascade_
T_16_16_wire_logic_cluster/lc_5/ltout
T_16_16_wire_logic_cluster/lc_6/in_2

End 

Net : spi0.n5552_cascade_
T_13_14_wire_logic_cluster/lc_2/ltout
T_13_14_wire_logic_cluster/lc_3/in_2

End 

Net : n4835
T_27_12_wire_logic_cluster/lc_4/cout
T_27_12_wire_logic_cluster/lc_5/in_3

Net : wr_addr_p1_w_2
T_16_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_6/in_3

End 

Net : n12
T_27_12_wire_logic_cluster/lc_5/out
T_27_12_lc_trk_g1_5
T_27_12_wire_logic_cluster/lc_5/in_1

End 

Net : r_SM_Main_2
T_17_10_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_39
T_16_12_lc_trk_g1_2
T_16_12_wire_logic_cluster/lc_3/in_0

T_17_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g1_5
T_18_10_wire_logic_cluster/lc_1/in_1

T_17_10_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_39
T_16_12_lc_trk_g1_2
T_16_12_wire_logic_cluster/lc_1/in_0

T_17_10_wire_logic_cluster/lc_5/out
T_17_11_lc_trk_g1_5
T_17_11_wire_logic_cluster/lc_6/in_0

T_17_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g1_5
T_18_10_wire_logic_cluster/lc_3/in_1

T_17_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g1_5
T_18_10_wire_logic_cluster/lc_5/in_1

T_17_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g1_5
T_18_10_wire_logic_cluster/lc_6/in_0

T_17_10_wire_logic_cluster/lc_5/out
T_16_9_lc_trk_g3_5
T_16_9_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_5/out
T_16_9_lc_trk_g3_5
T_16_9_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g3_5
T_17_10_wire_logic_cluster/lc_5/in_1

End 

Net : bluejay_data_inst.n3602
T_21_16_wire_logic_cluster/lc_5/out
T_13_16_sp12_h_l_1
T_19_16_lc_trk_g1_6
T_19_16_wire_logic_cluster/lc_3/in_0

T_21_16_wire_logic_cluster/lc_5/out
T_21_12_sp4_v_t_47
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_2/in_0

T_21_16_wire_logic_cluster/lc_5/out
T_13_16_sp12_h_l_1
T_19_16_lc_trk_g1_6
T_19_16_wire_logic_cluster/lc_0/in_3

End 

Net : bluejay_data_inst.n4862
T_21_13_wire_logic_cluster/lc_4/cout
T_21_13_wire_logic_cluster/lc_5/in_3

Net : tx_fifo.lscc_fifo_inst.rd_fifo_en_prev_r
T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g0_3
T_16_17_input_2_1
T_16_17_wire_logic_cluster/lc_1/in_2

End 

Net : n15_adj_673_cascade_
T_15_15_wire_logic_cluster/lc_3/ltout
T_15_15_wire_logic_cluster/lc_4/in_2

End 

Net : n5454_cascade_
T_15_15_wire_logic_cluster/lc_2/ltout
T_15_15_wire_logic_cluster/lc_3/in_2

End 

Net : spi0.spi_clk_counter_5
T_12_18_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_5/in_1

End 

Net : spi0.n14_cascade_
T_12_17_wire_logic_cluster/lc_1/ltout
T_12_17_wire_logic_cluster/lc_2/in_2

End 

Net : spi0.spi_clk_counter_1
T_12_18_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g1_1
T_12_17_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_1/in_1

End 

Net : get_next_word_cmd
T_20_14_wire_logic_cluster/lc_2/out
T_20_11_sp4_v_t_44
T_20_12_lc_trk_g3_4
T_20_12_wire_logic_cluster/lc_0/in_3

T_20_14_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_37
T_21_16_lc_trk_g0_5
T_21_16_wire_logic_cluster/lc_6/in_1

T_20_14_wire_logic_cluster/lc_2/out
T_20_14_sp4_h_l_9
T_23_10_sp4_v_t_44
T_23_12_lc_trk_g2_1
T_23_12_wire_logic_cluster/lc_3/in_0

T_20_14_wire_logic_cluster/lc_2/out
T_20_12_sp12_v_t_23
T_9_24_sp12_h_l_0
T_0_24_span12_horz_8
T_5_24_lc_trk_g1_3
T_5_24_wire_logic_cluster/lc_6/in_0

End 

Net : n5546
T_20_12_wire_logic_cluster/lc_0/out
T_21_10_sp4_v_t_44
T_18_14_sp4_h_l_9
T_20_14_lc_trk_g3_4
T_20_14_wire_logic_cluster/lc_2/in_1

End 

Net : rd_addr_r_1
T_15_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_5
T_12_12_sp4_v_t_40
T_9_12_sp4_h_l_5
T_10_12_lc_trk_g2_5
T_10_12_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_5
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_40
T_12_15_sp4_h_l_5
T_8_15_sp4_h_l_5
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_3/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_40
T_12_15_sp4_h_l_5
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_7/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_5
T_12_12_sp4_v_t_40
T_11_13_lc_trk_g3_0
T_11_13_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g1_4
T_15_15_wire_logic_cluster/lc_7/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_5
T_12_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_5
T_12_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_5
T_12_12_sp4_v_t_40
T_9_12_sp4_h_l_5
T_11_12_lc_trk_g2_0
T_11_12_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_8_16_sp12_h_l_0
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_5
T_12_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_5
T_12_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_7/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_5
T_12_12_sp4_v_t_40
T_12_13_lc_trk_g2_0
T_12_13_input_2_0
T_12_13_wire_logic_cluster/lc_0/in_2

T_15_16_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g1_4
T_15_15_wire_logic_cluster/lc_2/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_8_16_sp12_h_l_0
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_3/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_8_16_sp12_h_l_0
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_8_16_sp12_h_l_0
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_0/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_8_16_sp12_h_l_0
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g3_4
T_15_16_wire_logic_cluster/lc_4/in_1

End 

Net : pc_tx.r_SM_Main_0
T_14_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g2_3
T_13_12_wire_logic_cluster/lc_4/in_3

T_14_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_5/in_1

T_14_12_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g2_3
T_13_12_wire_logic_cluster/lc_6/in_3

T_14_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g2_3
T_13_12_wire_logic_cluster/lc_0/in_1

T_14_12_wire_logic_cluster/lc_3/out
T_14_12_sp4_h_l_11
T_18_12_sp4_h_l_2
T_20_12_lc_trk_g2_7
T_20_12_wire_logic_cluster/lc_7/in_0

T_14_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_3/in_1

T_14_12_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g0_3
T_14_11_wire_logic_cluster/lc_0/in_1

End 

Net : r_SM_Main_1_adj_660
T_14_11_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_45
T_14_13_lc_trk_g0_0
T_14_13_input_2_2
T_14_13_wire_logic_cluster/lc_2/in_2

T_14_11_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_4/in_1

T_14_11_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g1_0
T_14_12_input_2_5
T_14_12_wire_logic_cluster/lc_5/in_2

T_14_11_wire_logic_cluster/lc_0/out
T_14_8_sp4_v_t_40
T_13_12_lc_trk_g1_5
T_13_12_wire_logic_cluster/lc_6/in_0

T_14_11_wire_logic_cluster/lc_0/out
T_14_8_sp4_v_t_40
T_13_12_lc_trk_g1_5
T_13_12_wire_logic_cluster/lc_0/in_0

T_14_11_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_5/in_0

T_14_11_wire_logic_cluster/lc_0/out
T_14_8_sp4_v_t_40
T_15_12_sp4_h_l_11
T_19_12_sp4_h_l_11
T_20_12_lc_trk_g2_3
T_20_12_input_2_7
T_20_12_wire_logic_cluster/lc_7/in_2

T_14_11_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g1_0
T_14_12_wire_logic_cluster/lc_4/in_1

T_14_11_wire_logic_cluster/lc_0/out
T_14_8_sp4_v_t_40
T_11_12_sp4_h_l_10
T_12_12_lc_trk_g2_2
T_12_12_wire_logic_cluster/lc_7/in_1

T_14_11_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g0_0
T_14_11_wire_logic_cluster/lc_0/in_0

T_14_11_wire_logic_cluster/lc_0/out
T_13_11_lc_trk_g2_0
T_13_11_wire_logic_cluster/lc_2/in_0

End 

Net : tx_fifo.lscc_fifo_inst.n5684
T_13_16_wire_logic_cluster/lc_4/out
T_12_16_sp4_h_l_0
T_11_16_lc_trk_g0_0
T_11_16_wire_logic_cluster/lc_0/in_0

End 

Net : tx_fifo.lscc_fifo_inst.n5702
T_11_15_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g1_7
T_11_16_wire_logic_cluster/lc_6/in_0

End 

Net : n4834
T_27_12_wire_logic_cluster/lc_3/cout
T_27_12_wire_logic_cluster/lc_4/in_3

Net : spi0.spi_clk_counter_7
T_12_18_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g0_7
T_12_17_input_2_1
T_12_17_wire_logic_cluster/lc_1/in_2

T_12_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_7/in_1

End 

Net : n11_adj_661
T_27_12_wire_logic_cluster/lc_6/out
T_27_12_lc_trk_g1_6
T_27_12_wire_logic_cluster/lc_6/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n5672_cascade_
T_12_13_wire_logic_cluster/lc_4/ltout
T_12_13_wire_logic_cluster/lc_5/in_2

End 

Net : tx_fifo.lscc_fifo_inst.n5690
T_10_15_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_3/in_3

End 

Net : tx_fifo.lscc_fifo_inst.n5660
T_11_13_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_0/in_1

End 

Net : rd_addr_p1_w_2
T_15_15_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g2_7
T_16_16_input_2_5
T_16_16_wire_logic_cluster/lc_5/in_2

T_15_15_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_5/in_1

End 

Net : usb_to_bluejay_if_inst.n4802
T_20_11_wire_logic_cluster/lc_2/cout
T_20_11_wire_logic_cluster/lc_3/in_3

Net : spi0.spi_clk_counter_3
T_12_18_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_3/in_1

End 

Net : bluejay_data_inst.n4860
T_21_13_wire_logic_cluster/lc_2/cout
T_21_13_wire_logic_cluster/lc_3/in_3

Net : n15
T_21_16_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_36
T_20_14_lc_trk_g2_4
T_20_14_wire_logic_cluster/lc_5/s_r

End 

Net : n4833
T_27_12_wire_logic_cluster/lc_2/cout
T_27_12_wire_logic_cluster/lc_3/in_3

Net : wr_addr_r_1
T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_6/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_12_15_sp4_h_l_2
T_11_11_sp4_v_t_42
T_10_13_lc_trk_g1_7
T_10_13_wire_logic_cluster/lc_7/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_16_11_sp4_v_t_43
T_13_11_sp4_h_l_0
T_9_11_sp4_h_l_3
T_10_11_lc_trk_g3_3
T_10_11_wire_logic_cluster/lc_6/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_11_sp4_v_t_43
T_13_11_sp4_h_l_0
T_9_11_sp4_h_l_3
T_10_11_lc_trk_g3_3
T_10_11_wire_logic_cluster/lc_2/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_46
T_13_16_sp4_h_l_11
T_9_16_sp4_h_l_2
T_10_16_lc_trk_g2_2
T_10_16_wire_logic_cluster/lc_2/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_12_15_sp4_h_l_2
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_12_15_sp4_h_l_2
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_11_sp4_v_t_43
T_13_11_sp4_h_l_0
T_12_11_sp4_v_t_43
T_11_13_lc_trk_g0_6
T_11_13_input_2_6
T_11_13_wire_logic_cluster/lc_6/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_16_11_sp4_v_t_43
T_13_11_sp4_h_l_0
T_12_11_sp4_v_t_43
T_11_13_lc_trk_g0_6
T_11_13_input_2_2
T_11_13_wire_logic_cluster/lc_2/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_46
T_13_16_sp4_h_l_11
T_12_12_sp4_v_t_41
T_11_15_lc_trk_g3_1
T_11_15_input_2_2
T_11_15_wire_logic_cluster/lc_2/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_16_11_sp4_v_t_43
T_13_11_sp4_h_l_0
T_12_11_sp4_v_t_43
T_12_12_lc_trk_g2_3
T_12_12_input_2_1
T_12_12_wire_logic_cluster/lc_1/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_16_11_sp4_v_t_43
T_13_11_sp4_h_l_0
T_9_11_sp4_h_l_3
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_7/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_16_11_sp4_v_t_43
T_13_11_sp4_h_l_0
T_9_11_sp4_h_l_3
T_10_11_lc_trk_g3_3
T_10_11_wire_logic_cluster/lc_5/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_46
T_13_16_sp4_h_l_11
T_9_16_sp4_h_l_2
T_10_16_lc_trk_g2_2
T_10_16_wire_logic_cluster/lc_3/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_12_15_sp4_h_l_2
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_12_15_sp4_h_l_2
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_4/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_12_15_sp4_h_l_2
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_6/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_3
T_13_11_sp4_v_t_45
T_13_13_lc_trk_g3_0
T_13_13_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_3
T_13_11_sp4_v_t_45
T_13_13_lc_trk_g3_0
T_13_13_wire_logic_cluster/lc_7/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_3
T_13_11_sp4_v_t_45
T_12_12_lc_trk_g3_5
T_12_12_wire_logic_cluster/lc_2/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_3
T_13_11_sp4_v_t_45
T_12_12_lc_trk_g3_5
T_12_12_wire_logic_cluster/lc_0/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_46
T_13_16_sp4_h_l_4
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_2/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_46
T_13_16_sp4_h_l_4
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_4/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_46
T_13_16_sp4_h_l_4
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_2/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g3_3
T_15_15_input_2_2
T_15_15_wire_logic_cluster/lc_2/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_3
T_13_11_sp4_v_t_45
T_13_13_lc_trk_g3_0
T_13_13_wire_logic_cluster/lc_4/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_10_15_lc_trk_g1_2
T_10_15_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_46
T_13_16_sp4_h_l_4
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_7/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_46
T_13_16_sp4_h_l_4
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_7/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_46
T_13_16_sp4_h_l_4
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_1/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_46
T_13_16_sp4_h_l_4
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_3/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_10_15_lc_trk_g1_2
T_10_15_wire_logic_cluster/lc_0/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_10_15_lc_trk_g1_2
T_10_15_wire_logic_cluster/lc_2/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_10_15_lc_trk_g1_2
T_10_15_wire_logic_cluster/lc_4/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_5/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_3/in_1

End 

Net : n4
T_17_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_42
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_1/in_0

T_17_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_42
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_6/in_1

End 

Net : n10
T_27_12_wire_logic_cluster/lc_7/out
T_27_12_lc_trk_g3_7
T_27_12_wire_logic_cluster/lc_7/in_1

End 

Net : wr_addr_r_2
T_16_15_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g2_2
T_16_15_wire_logic_cluster/lc_1/in_1

T_16_15_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g2_2
T_16_15_wire_logic_cluster/lc_2/in_0

End 

Net : n4832
T_27_12_wire_logic_cluster/lc_1/cout
T_27_12_wire_logic_cluster/lc_2/in_3

Net : spi0.spi_clk_counter_6
T_12_18_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g0_6
T_12_17_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g2_6
T_12_18_input_2_6
T_12_18_wire_logic_cluster/lc_6/in_2

End 

Net : r_SM_Main_2_N_325_0
T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_11_12_sp4_h_l_2
T_13_12_lc_trk_g3_7
T_13_12_input_2_6
T_13_12_wire_logic_cluster/lc_6/in_2

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_15_12_sp4_h_l_8
T_14_12_lc_trk_g0_0
T_14_12_input_2_4
T_14_12_wire_logic_cluster/lc_4/in_2

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_11_12_sp4_h_l_2
T_13_12_lc_trk_g3_7
T_13_12_input_2_0
T_13_12_wire_logic_cluster/lc_0/in_2

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_4/in_1

End 

Net : n2366
T_13_12_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g1_6
T_13_13_wire_logic_cluster/lc_5/in_0

T_13_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g2_6
T_12_12_wire_logic_cluster/lc_4/in_0

T_13_12_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g1_6
T_13_13_wire_logic_cluster/lc_6/in_1

T_13_12_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g0_6
T_13_11_wire_logic_cluster/lc_3/in_1

T_13_12_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g0_6
T_13_11_wire_logic_cluster/lc_5/in_3

T_13_12_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g1_6
T_13_11_wire_logic_cluster/lc_4/in_3

T_13_12_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g1_6
T_13_11_wire_logic_cluster/lc_0/in_3

End 

Net : spi0.spi_clk_counter_0
T_12_18_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g1_0
T_12_17_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_0/in_1

End 

Net : DEBUG_3_c
T_20_12_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g0_1
T_20_12_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp12_v_t_22
T_20_15_lc_trk_g2_5
T_20_15_input_2_3
T_20_15_wire_logic_cluster/lc_3/in_2

T_20_12_wire_logic_cluster/lc_1/out
T_21_10_sp4_v_t_46
T_22_14_sp4_h_l_5
T_26_14_sp4_h_l_5
T_30_14_sp4_h_l_8
T_33_14_lc_trk_g0_5
T_33_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : pc_rx.n4815
T_17_13_wire_logic_cluster/lc_0/cout
T_17_13_wire_logic_cluster/lc_1/in_3

End 

Net : n4831
T_27_12_wire_logic_cluster/lc_0/cout
T_27_12_wire_logic_cluster/lc_1/in_3

Net : pc_tx.n4873
T_15_13_wire_logic_cluster/lc_0/cout
T_15_13_wire_logic_cluster/lc_1/in_3

End 

Net : pc_tx.r_SM_Main_2_N_322_1_cascade_
T_14_12_wire_logic_cluster/lc_2/ltout
T_14_12_wire_logic_cluster/lc_3/in_2

End 

Net : n32_cascade_
T_16_16_wire_logic_cluster/lc_0/ltout
T_16_16_wire_logic_cluster/lc_1/in_2

End 

Net : n24_adj_674
T_16_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g2_1
T_16_16_wire_logic_cluster/lc_6/in_3

End 

Net : n9
T_27_13_wire_logic_cluster/lc_0/out
T_27_13_lc_trk_g3_0
T_27_13_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_23_6_0_
T_27_12_wire_logic_cluster/carry_in_mux/cout
T_27_12_wire_logic_cluster/lc_0/in_3

Net : bfn_11_7_0_
T_15_13_wire_logic_cluster/carry_in_mux/cout
T_15_13_wire_logic_cluster/lc_0/in_3

Net : bfn_13_7_0_
T_17_13_wire_logic_cluster/carry_in_mux/cout
T_17_13_wire_logic_cluster/lc_0/in_3

Net : n3672
T_18_10_wire_logic_cluster/lc_2/out
T_18_9_sp4_v_t_36
T_18_12_lc_trk_g1_4
T_18_12_wire_logic_cluster/lc_7/in_0

T_18_10_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g1_2
T_17_11_wire_logic_cluster/lc_1/in_0

End 

Net : wr_fifo_en_w
T_15_14_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_3/in_0

T_15_14_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_2/in_1

T_15_14_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_4/in_1

End 

Net : RESET_c
T_14_17_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_39
T_15_15_lc_trk_g3_7
T_15_15_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_7/out
T_12_17_sp12_h_l_1
T_11_17_sp12_v_t_22
T_11_26_sp4_v_t_36
T_8_30_sp4_h_l_6
T_7_30_sp4_v_t_37
T_3_33_span4_horz_r_2
T_4_33_lc_trk_g1_6
T_4_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_7
T_14_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_4/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g1_2
T_14_16_wire_logic_cluster/lc_2/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_5
T_10_15_wire_logic_cluster/lc_4/out
T_11_15_sp4_h_l_8
T_11_15_lc_trk_g0_5
T_11_15_wire_logic_cluster/lc_7/in_0

T_10_15_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g0_4
T_10_15_input_2_4
T_10_15_wire_logic_cluster/lc_4/in_2

End 

Net : spi0.n13
T_13_15_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g1_6
T_13_14_wire_logic_cluster/lc_6/in_3

End 

Net : n4_adj_666
T_18_10_wire_logic_cluster/lc_7/out
T_18_9_sp4_v_t_46
T_18_13_lc_trk_g0_3
T_18_13_wire_logic_cluster/lc_0/in_1

T_18_10_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_2/in_1

End 

Net : n4_adj_675
T_16_16_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g1_7
T_16_16_wire_logic_cluster/lc_6/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_7
T_12_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g0_2
T_13_16_input_2_4
T_13_16_wire_logic_cluster/lc_4/in_2

T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_2/in_3

End 

Net : bluejay_data_inst.n4864
T_21_13_wire_logic_cluster/lc_6/cout
T_21_13_wire_logic_cluster/lc_7/in_3

End 

Net : n8
T_27_13_wire_logic_cluster/lc_1/out
T_27_13_lc_trk_g3_1
T_27_13_wire_logic_cluster/lc_1/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n5678_cascade_
T_12_13_wire_logic_cluster/lc_6/ltout
T_12_13_wire_logic_cluster/lc_7/in_2

End 

Net : bluejay_data_inst.valid_o_N_155_cascade_
T_20_14_wire_logic_cluster/lc_1/ltout
T_20_14_wire_logic_cluster/lc_2/in_2

End 

Net : uart_rx_complete_rising_edge
T_19_10_wire_logic_cluster/lc_2/out
T_14_10_sp12_h_l_0
T_17_10_sp4_h_l_5
T_16_10_sp4_v_t_40
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_6/in_1

T_19_10_wire_logic_cluster/lc_2/out
T_19_9_sp4_v_t_36
T_16_13_sp4_h_l_1
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_7/in_0

T_19_10_wire_logic_cluster/lc_2/out
T_19_9_sp4_v_t_36
T_16_13_sp4_h_l_1
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_5/in_0

T_19_10_wire_logic_cluster/lc_2/out
T_19_7_sp4_v_t_44
T_16_11_sp4_h_l_2
T_16_11_lc_trk_g0_7
T_16_11_wire_logic_cluster/lc_5/in_0

T_19_10_wire_logic_cluster/lc_2/out
T_19_7_sp4_v_t_44
T_16_11_sp4_h_l_2
T_16_11_lc_trk_g0_7
T_16_11_wire_logic_cluster/lc_7/in_0

T_19_10_wire_logic_cluster/lc_2/out
T_19_9_sp4_v_t_36
T_16_13_sp4_h_l_1
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_1/in_0

T_19_10_wire_logic_cluster/lc_2/out
T_19_9_sp4_v_t_36
T_16_13_sp4_h_l_1
T_16_13_lc_trk_g0_4
T_16_13_wire_logic_cluster/lc_1/in_1

T_19_10_wire_logic_cluster/lc_2/out
T_14_10_sp12_h_l_0
T_17_10_lc_trk_g0_0
T_17_10_wire_logic_cluster/lc_0/in_0

T_19_10_wire_logic_cluster/lc_2/out
T_14_10_sp12_h_l_0
T_17_10_lc_trk_g0_0
T_17_10_wire_logic_cluster/lc_4/in_0

T_19_10_wire_logic_cluster/lc_2/out
T_19_7_sp4_v_t_44
T_16_11_sp4_h_l_2
T_16_11_lc_trk_g0_7
T_16_11_wire_logic_cluster/lc_0/in_3

T_19_10_wire_logic_cluster/lc_2/out
T_19_7_sp4_v_t_44
T_16_11_sp4_h_l_2
T_16_11_lc_trk_g0_7
T_16_11_wire_logic_cluster/lc_2/in_3

T_19_10_wire_logic_cluster/lc_2/out
T_14_10_sp12_h_l_0
T_17_10_lc_trk_g0_0
T_17_10_wire_logic_cluster/lc_3/in_1

T_19_10_wire_logic_cluster/lc_2/out
T_19_9_sp4_v_t_36
T_18_12_lc_trk_g2_4
T_18_12_wire_logic_cluster/lc_4/in_0

T_19_10_wire_logic_cluster/lc_2/out
T_14_10_sp12_h_l_0
T_16_10_lc_trk_g1_7
T_16_10_wire_logic_cluster/lc_5/in_3

T_19_10_wire_logic_cluster/lc_2/out
T_19_9_sp4_v_t_36
T_18_12_lc_trk_g2_4
T_18_12_wire_logic_cluster/lc_1/in_1

T_19_10_wire_logic_cluster/lc_2/out
T_19_9_sp4_v_t_36
T_18_12_lc_trk_g2_4
T_18_12_wire_logic_cluster/lc_5/in_3

T_19_10_wire_logic_cluster/lc_2/out
T_19_10_lc_trk_g0_2
T_19_10_wire_logic_cluster/lc_1/in_3

T_19_10_wire_logic_cluster/lc_2/out
T_20_10_lc_trk_g1_2
T_20_10_wire_logic_cluster/lc_2/in_3

End 

Net : spi0.state_next_1_cascade_
T_12_14_wire_logic_cluster/lc_1/ltout
T_12_14_wire_logic_cluster/lc_2/in_2

End 

Net : bluejay_data_inst.n4863
T_21_13_wire_logic_cluster/lc_5/cout
T_21_13_wire_logic_cluster/lc_6/in_3

Net : tx_fifo.lscc_fifo_inst.n5696_cascade_
T_11_16_wire_logic_cluster/lc_4/ltout
T_11_16_wire_logic_cluster/lc_5/in_2

End 

Net : tx_fifo.lscc_fifo_inst.rd_addr_r_2
T_15_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_7/in_1

T_15_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_6/in_0

T_15_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_5/in_3

End 

Net : n7
T_27_13_wire_logic_cluster/lc_2/out
T_27_13_lc_trk_g1_2
T_27_13_wire_logic_cluster/lc_2/in_1

End 

Net : spi0.n4880
T_12_18_wire_logic_cluster/lc_6/cout
T_12_18_wire_logic_cluster/lc_7/in_3

End 

Net : usb_to_bluejay_if_inst.n4806
T_20_11_wire_logic_cluster/lc_6/cout
T_20_11_wire_logic_cluster/lc_7/in_3

End 

Net : pc_tx.n4871
T_15_12_wire_logic_cluster/lc_6/cout
T_15_12_wire_logic_cluster/lc_7/in_3

Net : pc_rx.n4813
T_17_12_wire_logic_cluster/lc_6/cout
T_17_12_wire_logic_cluster/lc_7/in_3

Net : n4829
T_27_11_wire_logic_cluster/lc_6/cout
T_27_11_wire_logic_cluster/lc_7/in_3

Net : n6
T_27_13_wire_logic_cluster/lc_3/out
T_27_13_lc_trk_g1_3
T_27_13_wire_logic_cluster/lc_3/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_5
T_10_15_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g1_0
T_11_15_input_2_7
T_11_15_wire_logic_cluster/lc_7/in_2

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g0_0
T_10_15_wire_logic_cluster/lc_0/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_0
T_10_11_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g1_5
T_10_12_wire_logic_cluster/lc_4/in_0

T_10_11_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g2_5
T_10_11_wire_logic_cluster/lc_5/in_0

End 

Net : reset_clk_counter_3
T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_3/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_2
T_11_13_wire_logic_cluster/lc_6/out
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_6/out
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_6/in_0

End 

Net : reset_all_w_N_61
T_14_17_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g0_4
T_14_17_input_2_0
T_14_17_wire_logic_cluster/lc_0/in_2

End 

Net : pc_tx.n4870
T_15_12_wire_logic_cluster/lc_5/cout
T_15_12_wire_logic_cluster/lc_6/in_3

Net : n4828
T_27_11_wire_logic_cluster/lc_5/cout
T_27_11_wire_logic_cluster/lc_6/in_3

Net : pc_rx.n4812
T_17_12_wire_logic_cluster/lc_5/cout
T_17_12_wire_logic_cluster/lc_6/in_3

Net : spi0.n4879
T_12_18_wire_logic_cluster/lc_5/cout
T_12_18_wire_logic_cluster/lc_6/in_3

Net : usb_to_bluejay_if_inst.n4805
T_20_11_wire_logic_cluster/lc_5/cout
T_20_11_wire_logic_cluster/lc_6/in_3

Net : tx_uart_active_flag
T_13_11_wire_logic_cluster/lc_2/out
T_13_11_sp4_h_l_9
T_17_11_sp4_h_l_0
T_16_11_sp4_v_t_37
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_0/in_1

T_13_11_wire_logic_cluster/lc_2/out
T_14_10_sp4_v_t_37
T_14_14_sp4_v_t_38
T_14_16_lc_trk_g3_3
T_14_16_input_2_4
T_14_16_wire_logic_cluster/lc_4/in_2

T_13_11_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g0_2
T_13_11_input_2_2
T_13_11_wire_logic_cluster/lc_2/in_2

End 

Net : bluejay_data_inst.n4861
T_21_13_wire_logic_cluster/lc_3/cout
T_21_13_wire_logic_cluster/lc_4/in_3

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_6
T_10_13_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_46
T_11_16_sp4_h_l_11
T_11_16_lc_trk_g0_6
T_11_16_wire_logic_cluster/lc_4/in_0

T_10_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g2_7
T_10_13_wire_logic_cluster/lc_7/in_0

End 

Net : reset_clk_counter_2
T_14_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g3_0
T_14_17_input_2_3
T_14_17_wire_logic_cluster/lc_3/in_2

T_14_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_6/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_4
T_14_16_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_38
T_11_13_sp4_h_l_3
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_6/in_0

T_14_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g2_7
T_14_16_wire_logic_cluster/lc_7/in_0

End 

Net : spi0.CS_w
T_13_17_wire_logic_cluster/lc_5/out
T_13_17_sp12_h_l_1
T_13_17_sp4_h_l_0
T_12_17_sp4_v_t_43
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_7/in_3

End 

Net : reset_clk_counter_1
T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g3_1
T_14_17_input_2_4
T_14_17_wire_logic_cluster/lc_4/in_2

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g0_1
T_14_17_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_1/in_3

End 

Net : n5_adj_665
T_27_13_wire_logic_cluster/lc_4/out
T_27_13_lc_trk_g3_4
T_27_13_wire_logic_cluster/lc_4/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_2
T_12_12_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g0_0
T_11_13_input_2_4
T_11_13_wire_logic_cluster/lc_4/in_2

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g2_0
T_12_12_input_2_0
T_12_12_wire_logic_cluster/lc_0/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_0
T_10_11_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g0_6
T_10_12_input_2_4
T_10_12_wire_logic_cluster/lc_4/in_2

T_10_11_wire_logic_cluster/lc_6/out
T_10_11_lc_trk_g2_6
T_10_11_input_2_6
T_10_11_wire_logic_cluster/lc_6/in_2

End 

Net : n2366_cascade_
T_13_12_wire_logic_cluster/lc_6/ltout
T_13_12_wire_logic_cluster/lc_7/in_2

End 

Net : n982_cascade_
T_13_15_wire_logic_cluster/lc_0/ltout
T_13_15_wire_logic_cluster/lc_1/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_1
T_11_15_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_37
T_12_13_sp4_h_l_0
T_12_13_lc_trk_g1_5
T_12_13_input_2_4
T_12_13_wire_logic_cluster/lc_4/in_2

T_11_15_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g3_4
T_11_15_wire_logic_cluster/lc_4/in_1

End 

Net : spi0.n5552
T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_1/in_3

End 

Net : tx_shift_reg_0
T_17_14_wire_logic_cluster/lc_5/out
T_18_14_sp4_h_l_10
T_14_14_sp4_h_l_6
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_6/in_1

End 

Net : reset_clk_counter_0
T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_0/in_3

End 

Net : spi0.n4878
T_12_18_wire_logic_cluster/lc_4/cout
T_12_18_wire_logic_cluster/lc_5/in_3

Net : pc_tx.n4869
T_15_12_wire_logic_cluster/lc_4/cout
T_15_12_wire_logic_cluster/lc_5/in_3

Net : n4827
T_27_11_wire_logic_cluster/lc_4/cout
T_27_11_wire_logic_cluster/lc_5/in_3

Net : pc_rx.n4811
T_17_12_wire_logic_cluster/lc_4/cout
T_17_12_wire_logic_cluster/lc_5/in_3

Net : fifo_temp_output_7
T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_4
T_13_12_sp4_v_t_44
T_14_12_sp4_h_l_2
T_13_12_lc_trk_g0_2
T_13_12_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_6/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_3
T_10_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g2_2
T_10_15_wire_logic_cluster/lc_3/in_1

T_10_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g2_2
T_10_15_input_2_2
T_10_15_wire_logic_cluster/lc_2/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_3
T_11_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g2_3
T_10_15_input_2_3
T_10_15_wire_logic_cluster/lc_3/in_2

T_11_15_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g3_3
T_11_15_wire_logic_cluster/lc_3/in_1

End 

Net : n4_adj_664
T_27_13_wire_logic_cluster/lc_5/out
T_27_13_lc_trk_g1_5
T_27_13_wire_logic_cluster/lc_5/in_1

End 

Net : n4826
T_27_11_wire_logic_cluster/lc_3/cout
T_27_11_wire_logic_cluster/lc_4/in_3

Net : spi0.n4877
T_12_18_wire_logic_cluster/lc_3/cout
T_12_18_wire_logic_cluster/lc_4/in_3

Net : usb_to_bluejay_if_inst.n4803
T_20_11_wire_logic_cluster/lc_3/cout
T_20_11_wire_logic_cluster/lc_4/in_3

Net : pc_tx.n4868
T_15_12_wire_logic_cluster/lc_3/cout
T_15_12_wire_logic_cluster/lc_4/in_3

Net : pc_rx.n4810
T_17_12_wire_logic_cluster/lc_3/cout
T_17_12_wire_logic_cluster/lc_4/in_3

Net : bluejay_data_inst.n4859
T_21_13_wire_logic_cluster/lc_1/cout
T_21_13_wire_logic_cluster/lc_2/in_3

Net : reset_all_w_N_61_cascade_
T_14_17_wire_logic_cluster/lc_4/ltout
T_14_17_wire_logic_cluster/lc_5/in_2

End 

Net : pc_data_rx_0
T_16_11_wire_logic_cluster/lc_1/out
T_16_8_sp4_v_t_42
T_17_12_sp4_h_l_1
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g0_1
T_16_11_input_2_1
T_16_11_wire_logic_cluster/lc_1/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_2
T_11_15_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_47
T_12_13_sp4_h_l_10
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_0/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g0_1
T_11_15_input_2_1
T_11_15_wire_logic_cluster/lc_1/in_2

End 

Net : n2_adj_670_cascade_
T_14_17_wire_logic_cluster/lc_5/ltout
T_14_17_wire_logic_cluster/lc_6/in_2

End 

Net : n3
T_27_13_wire_logic_cluster/lc_6/out
T_27_13_lc_trk_g1_6
T_27_13_wire_logic_cluster/lc_6/in_1

End 

Net : fifo_temp_output_5
T_13_16_wire_logic_cluster/lc_0/out
T_14_14_sp4_v_t_44
T_14_10_sp4_v_t_40
T_13_11_lc_trk_g3_0
T_13_11_wire_logic_cluster/lc_0/in_1

T_13_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g3_0
T_13_16_wire_logic_cluster/lc_0/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_1
T_12_12_wire_logic_cluster/lc_2/out
T_12_11_sp4_v_t_36
T_12_13_lc_trk_g3_1
T_12_13_wire_logic_cluster/lc_4/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g3_2
T_12_12_wire_logic_cluster/lc_2/in_1

End 

Net : spi0.n495
T_12_14_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g3_2
T_13_15_input_2_3
T_13_15_wire_logic_cluster/lc_3/in_2

End 

Net : n5_cascade_
T_19_16_wire_logic_cluster/lc_2/ltout
T_19_16_wire_logic_cluster/lc_3/in_2

End 

Net : mem_LUT_data_raw_r_3
T_11_16_wire_logic_cluster/lc_3/out
T_11_13_sp4_v_t_46
T_12_13_sp4_h_l_4
T_13_13_lc_trk_g3_4
T_13_13_wire_logic_cluster/lc_2/in_1

End 

Net : fifo_temp_output_6
T_11_13_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_46
T_12_12_sp4_h_l_11
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_4/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g2_7
T_11_13_wire_logic_cluster/lc_7/in_0

End 

Net : n4825
T_27_11_wire_logic_cluster/lc_2/cout
T_27_11_wire_logic_cluster/lc_3/in_3

Net : pc_rx.n4809
T_17_12_wire_logic_cluster/lc_2/cout
T_17_12_wire_logic_cluster/lc_3/in_3

Net : pc_tx.n4867
T_15_12_wire_logic_cluster/lc_2/cout
T_15_12_wire_logic_cluster/lc_3/in_3

Net : spi0.n4876
T_12_18_wire_logic_cluster/lc_2/cout
T_12_18_wire_logic_cluster/lc_3/in_3

Net : wr_addr_p1_w_2_cascade_
T_16_15_wire_logic_cluster/lc_1/ltout
T_16_15_wire_logic_cluster/lc_2/in_2

End 

Net : mem_LUT_data_raw_r_0
T_11_12_wire_logic_cluster/lc_7/out
T_12_9_sp4_v_t_39
T_13_13_sp4_h_l_2
T_13_13_lc_trk_g0_7
T_13_13_input_2_3
T_13_13_wire_logic_cluster/lc_3/in_2

End 

Net : mem_LUT_data_raw_r_7
T_11_16_wire_logic_cluster/lc_0/out
T_11_16_sp4_h_l_5
T_15_16_sp4_h_l_8
T_15_16_lc_trk_g1_5
T_15_16_input_2_6
T_15_16_wire_logic_cluster/lc_6/in_2

End 

Net : n2
T_27_13_wire_logic_cluster/lc_7/out
T_27_13_lc_trk_g3_7
T_27_13_wire_logic_cluster/lc_7/in_1

End 

Net : tx_data_byte_2
T_18_13_wire_logic_cluster/lc_1/out
T_18_10_sp4_v_t_42
T_15_14_sp4_h_l_0
T_16_14_lc_trk_g3_0
T_16_14_wire_logic_cluster/lc_6/in_3

T_18_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_1/in_3

T_18_13_wire_logic_cluster/lc_1/out
T_18_10_sp4_v_t_42
T_15_14_sp4_h_l_0
T_15_14_lc_trk_g0_5
T_15_14_input_2_3
T_15_14_wire_logic_cluster/lc_3/in_2

End 

Net : n4824
T_27_11_wire_logic_cluster/lc_1/cout
T_27_11_wire_logic_cluster/lc_2/in_3

Net : pc_rx.n4808
T_17_12_wire_logic_cluster/lc_1/cout
T_17_12_wire_logic_cluster/lc_2/in_3

Net : pc_tx.n4866
T_15_12_wire_logic_cluster/lc_1/cout
T_15_12_wire_logic_cluster/lc_2/in_3

Net : spi0.n4875
T_12_18_wire_logic_cluster/lc_1/cout
T_12_18_wire_logic_cluster/lc_2/in_3

Net : usb_to_bluejay_if_inst.n4801
T_20_11_wire_logic_cluster/lc_1/cout
T_20_11_wire_logic_cluster/lc_2/in_3

Net : mem_LUT_data_raw_r_6
T_11_16_wire_logic_cluster/lc_5/out
T_11_9_sp12_v_t_22
T_11_13_lc_trk_g2_1
T_11_13_input_2_7
T_11_13_wire_logic_cluster/lc_7/in_2

End 

Net : fifo_temp_output_1
T_13_16_wire_logic_cluster/lc_5/out
T_13_9_sp12_v_t_22
T_13_13_lc_trk_g2_1
T_13_13_input_2_5
T_13_13_wire_logic_cluster/lc_5/in_2

T_13_16_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_5/in_0

End 

Net : tx_shift_reg_2
T_15_14_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g2_3
T_14_14_wire_logic_cluster/lc_5/in_0

End 

Net : tx_shift_reg_6
T_14_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_7
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_7/in_0

End 

Net : tx_data_byte_7
T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_16_13_lc_trk_g1_4
T_16_13_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g1_2
T_16_11_wire_logic_cluster/lc_2/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_15_11_sp4_v_t_38
T_12_15_sp4_h_l_3
T_14_15_lc_trk_g3_6
T_14_15_input_2_7
T_14_15_wire_logic_cluster/lc_7/in_2

End 

Net : spi_start_transfer_r
T_19_10_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_47
T_19_11_lc_trk_g1_7
T_19_11_wire_logic_cluster/lc_0/in_0

T_19_10_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_47
T_19_11_lc_trk_g1_7
T_19_11_wire_logic_cluster/lc_7/in_3

End 

Net : fifo_temp_output_3
T_13_13_wire_logic_cluster/lc_2/out
T_13_10_sp4_v_t_44
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_3/in_0

T_13_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g3_2
T_13_13_wire_logic_cluster/lc_2/in_3

End 

Net : fifo_temp_output_0
T_13_13_wire_logic_cluster/lc_3/out
T_13_13_sp4_h_l_11
T_13_13_lc_trk_g0_6
T_13_13_wire_logic_cluster/lc_6/in_0

T_13_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_3/in_0

End 

Net : rx_shift_reg_5
T_10_17_wire_logic_cluster/lc_6/out
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_6/in_0

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_4/in_3

End 

Net : rx_shift_reg_4
T_10_17_wire_logic_cluster/lc_5/out
T_9_17_sp4_h_l_2
T_11_17_lc_trk_g2_7
T_11_17_wire_logic_cluster/lc_3/in_0

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_6/in_3

End 

Net : usb_to_bluejay_if_inst.n4800
T_20_11_wire_logic_cluster/lc_0/cout
T_20_11_wire_logic_cluster/lc_1/in_3

Net : bluejay_data_inst.n4858
T_21_13_wire_logic_cluster/lc_0/cout
T_21_13_wire_logic_cluster/lc_1/in_3

Net : pc_rx.n4807
T_17_12_wire_logic_cluster/lc_0/cout
T_17_12_wire_logic_cluster/lc_1/in_3

Net : n4823
T_27_11_wire_logic_cluster/lc_0/cout
T_27_11_wire_logic_cluster/lc_1/in_3

Net : pc_tx.n4865
T_15_12_wire_logic_cluster/lc_0/cout
T_15_12_wire_logic_cluster/lc_1/in_3

Net : spi0.n4874
T_12_18_wire_logic_cluster/lc_0/cout
T_12_18_wire_logic_cluster/lc_1/in_3

Net : spi0.n491
T_13_14_wire_logic_cluster/lc_7/out
T_12_14_sp4_h_l_6
T_11_14_lc_trk_g0_6
T_11_14_input_2_2
T_11_14_wire_logic_cluster/lc_2/in_2

End 

Net : pc_rx.r_Rx_Data_R
T_28_10_wire_logic_cluster/lc_4/out
T_21_10_sp12_h_l_0
T_24_10_lc_trk_g1_0
T_24_10_wire_logic_cluster/lc_4/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_4
T_12_16_wire_logic_cluster/lc_7/out
T_12_11_sp12_v_t_22
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_7/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g2_7
T_12_16_input_2_7
T_12_16_wire_logic_cluster/lc_7/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_7
T_12_16_wire_logic_cluster/lc_4/out
T_12_15_sp4_v_t_40
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g2_4
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

End 

Net : mem_LUT_data_raw_r_5
T_11_16_wire_logic_cluster/lc_6/out
T_11_16_sp4_h_l_1
T_13_16_lc_trk_g3_4
T_13_16_wire_logic_cluster/lc_0/in_1

End 

Net : tx_data_byte_3
T_17_10_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_39
T_18_13_lc_trk_g0_2
T_18_13_wire_logic_cluster/lc_5/in_1

T_17_10_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g3_3
T_17_10_wire_logic_cluster/lc_3/in_3

T_17_10_wire_logic_cluster/lc_3/out
T_15_10_sp4_h_l_3
T_14_10_sp4_v_t_38
T_14_14_lc_trk_g0_3
T_14_14_input_2_5
T_14_14_wire_logic_cluster/lc_5/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_6
T_11_15_wire_logic_cluster/lc_6/out
T_12_14_sp4_v_t_45
T_11_16_lc_trk_g2_0
T_11_16_wire_logic_cluster/lc_5/in_1

T_11_15_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g0_6
T_11_15_input_2_6
T_11_15_wire_logic_cluster/lc_6/in_2

End 

Net : spi0.n2120_cascade_
T_13_14_wire_logic_cluster/lc_0/ltout
T_13_14_wire_logic_cluster/lc_1/in_2

End 

Net : pc_tx.n3763_cascade_
T_12_12_wire_logic_cluster/lc_6/ltout
T_12_12_wire_logic_cluster/lc_7/in_2

End 

Net : tx_fifo.lscc_fifo_inst.rd_fifo_en_w_cascade_
T_15_16_wire_logic_cluster/lc_3/ltout
T_15_16_wire_logic_cluster/lc_4/in_2

End 

Net : mem_LUT_data_raw_r_2
T_12_13_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_41
T_13_11_lc_trk_g2_1
T_13_11_input_2_1
T_13_11_wire_logic_cluster/lc_1/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_5
T_10_16_wire_logic_cluster/lc_2/out
T_11_16_sp4_h_l_4
T_11_16_lc_trk_g1_1
T_11_16_input_2_6
T_11_16_wire_logic_cluster/lc_6/in_2

T_10_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_2/in_1

End 

Net : mem_LUT_data_raw_r_1
T_12_13_wire_logic_cluster/lc_5/out
T_13_12_sp4_v_t_43
T_13_16_lc_trk_g1_6
T_13_16_input_2_5
T_13_16_wire_logic_cluster/lc_5/in_2

End 

Net : usb_to_bluejay_if_inst.n5438_cascade_
T_18_12_wire_logic_cluster/lc_2/ltout
T_18_12_wire_logic_cluster/lc_3/in_2

End 

Net : rx_shift_reg_7
T_10_14_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_36
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_7/in_1

T_10_14_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g3_6
T_10_14_wire_logic_cluster/lc_7/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_6
T_12_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g3_1
T_11_16_input_2_4
T_11_16_wire_logic_cluster/lc_4/in_2

T_12_16_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g2_1
T_12_16_wire_logic_cluster/lc_1/in_0

End 

Net : VALID_c
T_20_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g3_1
T_20_17_input_2_0
T_20_17_wire_logic_cluster/lc_0/in_2

T_20_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_1/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_16_17_sp12_h_l_1
T_28_17_sp12_h_l_1
T_33_17_lc_trk_g0_2
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : bluejay_data_inst.data_output_active_cmd
T_20_17_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g1_3
T_20_17_input_2_2
T_20_17_wire_logic_cluster/lc_2/in_2

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g0_3
T_20_17_wire_logic_cluster/lc_3/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g3_3
T_19_17_wire_logic_cluster/lc_6/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g3_3
T_19_17_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_18_17_sp4_h_l_3
T_18_17_lc_trk_g0_6
T_18_17_wire_logic_cluster/lc_1/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_16_sp12_v_t_22
T_20_20_lc_trk_g2_1
T_20_20_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_18_17_sp4_h_l_3
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_2/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_19_17_sp4_v_t_46
T_18_18_lc_trk_g3_6
T_18_18_wire_logic_cluster/lc_4/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_21_19_lc_trk_g1_7
T_21_19_wire_logic_cluster/lc_4/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_7/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_46
T_22_20_lc_trk_g3_6
T_22_20_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_18_17_sp4_h_l_3
T_17_17_sp4_v_t_44
T_16_18_lc_trk_g3_4
T_16_18_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_47
T_21_10_sp4_v_t_47
T_21_12_lc_trk_g2_2
T_21_12_wire_logic_cluster/lc_5/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_46
T_22_21_lc_trk_g2_3
T_22_21_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_18_17_sp4_h_l_3
T_17_17_sp4_v_t_44
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_2/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_15_17_sp4_v_t_45
T_14_18_lc_trk_g3_5
T_14_18_wire_logic_cluster/lc_3/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_18_17_sp4_h_l_3
T_17_17_sp4_v_t_44
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_1/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_19_17_sp4_v_t_46
T_19_21_sp4_v_t_42
T_18_22_lc_trk_g3_2
T_18_22_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_46
T_23_21_sp4_v_t_46
T_22_22_lc_trk_g3_6
T_22_22_wire_logic_cluster/lc_1/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_15_17_sp4_v_t_45
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_2/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_16_sp12_v_t_22
T_9_16_sp12_h_l_1
T_13_16_lc_trk_g1_2
T_13_16_wire_logic_cluster/lc_7/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_15_17_sp4_v_t_45
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_0/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_15_17_sp4_v_t_45
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_15_17_sp4_v_t_45
T_14_21_lc_trk_g2_0
T_14_21_wire_logic_cluster/lc_3/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_12_17_sp4_h_l_2
T_11_17_sp4_v_t_45
T_10_18_lc_trk_g3_5
T_10_18_wire_logic_cluster/lc_5/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_15_17_sp4_v_t_45
T_12_21_sp4_h_l_8
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_1/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_18_17_sp4_h_l_3
T_14_17_sp4_h_l_3
T_10_17_sp4_h_l_11
T_9_17_sp4_v_t_46
T_9_18_lc_trk_g2_6
T_9_18_wire_logic_cluster/lc_1/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_18_17_sp4_h_l_3
T_14_17_sp4_h_l_3
T_10_17_sp4_h_l_11
T_9_17_sp4_v_t_46
T_9_19_lc_trk_g3_3
T_9_19_wire_logic_cluster/lc_5/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_18_17_sp4_h_l_3
T_14_17_sp4_h_l_3
T_10_17_sp4_h_l_11
T_9_17_sp4_v_t_46
T_9_19_lc_trk_g3_3
T_9_19_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_12_17_sp4_h_l_2
T_11_17_sp4_v_t_45
T_11_21_lc_trk_g1_0
T_11_21_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_12_17_sp4_h_l_2
T_11_17_sp4_v_t_45
T_11_21_lc_trk_g1_0
T_11_21_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_12_17_sp4_h_l_2
T_11_17_sp4_v_t_45
T_11_21_sp4_v_t_45
T_10_22_lc_trk_g3_5
T_10_22_wire_logic_cluster/lc_7/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_18_17_sp4_h_l_3
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_38
T_10_13_sp4_h_l_3
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_1/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_12_17_sp4_h_l_2
T_11_13_sp4_v_t_42
T_11_9_sp4_v_t_38
T_10_12_lc_trk_g2_6
T_10_12_wire_logic_cluster/lc_0/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_4
T_13_13_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g2_1
T_12_13_wire_logic_cluster/lc_6/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g3_1
T_13_13_wire_logic_cluster/lc_1/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_6
T_11_15_wire_logic_cluster/lc_0/out
T_11_13_sp4_v_t_45
T_11_16_lc_trk_g1_5
T_11_16_wire_logic_cluster/lc_5/in_3

T_11_15_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g0_0
T_11_15_input_2_0
T_11_15_wire_logic_cluster/lc_0/in_2

End 

Net : rx_shift_reg_1
T_10_17_wire_logic_cluster/lc_1/out
T_10_6_sp12_v_t_22
T_10_12_lc_trk_g3_5
T_10_12_wire_logic_cluster/lc_2/in_0

T_10_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g0_1
T_11_17_wire_logic_cluster/lc_4/in_1

End 

Net : tx_shift_reg_11
T_14_14_wire_logic_cluster/lc_6/out
T_13_14_sp12_h_l_0
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_1/in_0

End 

Net : tx_shift_reg_7
T_14_15_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g0_7
T_14_14_wire_logic_cluster/lc_0/in_3

End 

Net : tx_shift_reg_1
T_15_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g1_6
T_15_14_wire_logic_cluster/lc_3/in_0

End 

Net : tx_shift_reg_13
T_15_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g3_4
T_15_14_wire_logic_cluster/lc_5/in_0

End 

Net : tx_data_byte_1
T_16_11_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g1_7
T_16_11_wire_logic_cluster/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g1_7
T_16_11_wire_logic_cluster/lc_7/in_3

T_16_11_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_46
T_15_14_lc_trk_g2_3
T_15_14_wire_logic_cluster/lc_6/in_3

End 

Net : tx_addr_byte_2
T_16_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_6/in_0

T_16_14_wire_logic_cluster/lc_6/out
T_16_14_sp4_h_l_1
T_12_14_sp4_h_l_9
T_14_14_lc_trk_g3_4
T_14_14_input_2_7
T_14_14_wire_logic_cluster/lc_7/in_2

End 

Net : fifo_temp_output_2
T_13_11_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g0_1
T_13_11_wire_logic_cluster/lc_1/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g3_1
T_13_11_wire_logic_cluster/lc_5/in_1

End 

Net : tx_shift_reg_3
T_14_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g2_5
T_14_14_wire_logic_cluster/lc_1/in_0

End 

Net : pc_data_rx_7
T_17_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g3_1
T_16_11_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g3_1
T_17_11_wire_logic_cluster/lc_1/in_1

End 

Net : rx_shift_reg_3
T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_0
T_11_11_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g0_7
T_11_12_wire_logic_cluster/lc_7/in_0

T_11_11_wire_logic_cluster/lc_7/out
T_11_11_lc_trk_g2_7
T_11_11_input_2_7
T_11_11_wire_logic_cluster/lc_7/in_2

End 

Net : rx_shift_reg_2
T_11_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g1_4
T_11_17_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g1_4
T_11_17_wire_logic_cluster/lc_2/in_1

End 

Net : tx_data_byte_4
T_17_10_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_5/in_0

T_17_10_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g1_0
T_17_10_wire_logic_cluster/lc_0/in_3

T_17_10_wire_logic_cluster/lc_0/out
T_16_10_sp4_h_l_8
T_15_10_sp4_v_t_39
T_14_14_lc_trk_g1_2
T_14_14_input_2_1
T_14_14_wire_logic_cluster/lc_1/in_2

End 

Net : pc_data_rx_3
T_17_11_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g1_2
T_17_10_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g2_2
T_17_11_input_2_2
T_17_11_wire_logic_cluster/lc_2/in_2

End 

Net : pc_data_rx_6
T_18_12_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g2_7
T_18_12_wire_logic_cluster/lc_5/in_0

T_18_12_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g2_7
T_18_12_input_2_7
T_18_12_wire_logic_cluster/lc_7/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_2
T_11_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_2/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g1_2
T_12_13_wire_logic_cluster/lc_0/in_3

End 

Net : tx_shift_reg_9
T_14_14_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g1_4
T_14_14_wire_logic_cluster/lc_7/in_0

End 

Net : rx_shift_reg_6
T_10_17_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_45
T_10_14_lc_trk_g2_5
T_10_14_wire_logic_cluster/lc_6/in_1

T_10_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g0_4
T_11_17_input_2_0
T_11_17_wire_logic_cluster/lc_0/in_2

End 

Net : pc_data_rx_1
T_16_11_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g0_6
T_16_11_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g0_6
T_16_11_input_2_6
T_16_11_wire_logic_cluster/lc_6/in_2

End 

Net : rx_buf_byte_4
T_12_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g1_6
T_12_16_wire_logic_cluster/lc_7/in_0

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_44
T_13_16_sp4_h_l_2
T_14_16_lc_trk_g3_2
T_14_16_input_2_7
T_14_16_wire_logic_cluster/lc_7/in_2

T_12_17_wire_logic_cluster/lc_6/out
T_13_16_sp4_v_t_45
T_13_12_sp4_v_t_45
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_1/in_1

T_12_17_wire_logic_cluster/lc_6/out
T_13_16_sp4_v_t_45
T_13_12_sp4_v_t_45
T_13_13_lc_trk_g2_5
T_13_13_input_2_7
T_13_13_wire_logic_cluster/lc_7/in_2

End 

Net : pc_data_rx_2
T_18_13_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g0_0
T_18_13_wire_logic_cluster/lc_1/in_1

T_18_13_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g0_0
T_18_13_input_2_0
T_18_13_wire_logic_cluster/lc_0/in_2

End 

Net : pc_data_rx_5
T_17_10_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g3_2
T_17_10_wire_logic_cluster/lc_2/in_1

T_17_10_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g3_2
T_17_10_wire_logic_cluster/lc_4/in_3

End 

Net : rx_buf_byte_1
T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_1/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp12_v_t_22
T_11_15_lc_trk_g2_6
T_11_15_input_2_4
T_11_15_wire_logic_cluster/lc_4/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_39
T_12_13_sp4_h_l_2
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_4/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_12_13_sp4_v_t_38
T_12_9_sp4_v_t_38
T_12_12_lc_trk_g0_6
T_12_12_input_2_2
T_12_12_wire_logic_cluster/lc_2/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_12_13_sp4_v_t_38
T_12_9_sp4_v_t_38
T_12_12_lc_trk_g0_6
T_12_12_wire_logic_cluster/lc_1/in_3

End 

Net : rx_buf_byte_2
T_11_17_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_7/in_1

T_11_17_wire_logic_cluster/lc_7/out
T_11_12_sp12_v_t_22
T_11_15_lc_trk_g2_2
T_11_15_wire_logic_cluster/lc_1/in_1

T_11_17_wire_logic_cluster/lc_7/out
T_11_12_sp12_v_t_22
T_11_13_lc_trk_g3_6
T_11_13_wire_logic_cluster/lc_6/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_11_12_sp12_v_t_22
T_11_13_lc_trk_g3_6
T_11_13_wire_logic_cluster/lc_2/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_39
T_12_10_sp4_v_t_40
T_12_12_lc_trk_g2_5
T_12_12_wire_logic_cluster/lc_0/in_1

End 

Net : rx_buf_byte_3
T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_3/in_1

T_11_17_wire_logic_cluster/lc_3/out
T_11_14_sp4_v_t_46
T_11_15_lc_trk_g3_6
T_11_15_wire_logic_cluster/lc_2/in_3

T_11_17_wire_logic_cluster/lc_3/out
T_11_14_sp4_v_t_46
T_11_15_lc_trk_g3_6
T_11_15_input_2_3
T_11_15_wire_logic_cluster/lc_3/in_2

T_11_17_wire_logic_cluster/lc_3/out
T_11_14_sp4_v_t_46
T_10_15_lc_trk_g3_6
T_10_15_wire_logic_cluster/lc_2/in_1

T_11_17_wire_logic_cluster/lc_3/out
T_11_14_sp4_v_t_46
T_10_15_lc_trk_g3_6
T_10_15_input_2_5
T_10_15_wire_logic_cluster/lc_5/in_2

End 

Net : debug_led3
T_18_10_wire_logic_cluster/lc_6/out
T_19_10_lc_trk_g1_6
T_19_10_wire_logic_cluster/lc_2/in_1

T_18_10_wire_logic_cluster/lc_6/out
T_18_10_lc_trk_g1_6
T_18_10_wire_logic_cluster/lc_6/in_1

T_18_10_wire_logic_cluster/lc_6/out
T_19_10_lc_trk_g1_6
T_19_10_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_temp_output_4
T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g2_5
T_13_11_wire_logic_cluster/lc_4/in_1

End 

Net : spi_busy_falling_edge
T_15_10_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g0_3
T_15_11_wire_logic_cluster/lc_2/in_1

End 

Net : start_transfer_prev
T_19_11_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g0_7
T_19_11_wire_logic_cluster/lc_0/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_5
T_10_16_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_6/in_1

T_10_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g0_3
T_10_16_input_2_3
T_10_16_wire_logic_cluster/lc_3/in_2

End 

Net : DEBUG_0_c_24
T_27_14_wire_logic_cluster/lc_0/out
T_27_14_lc_trk_g1_0
T_27_14_wire_logic_cluster/lc_0/in_1

T_27_14_wire_logic_cluster/lc_0/out
T_27_14_sp4_h_l_5
T_30_10_sp4_v_t_46
T_30_6_sp4_v_t_46
T_31_6_sp4_h_l_4
T_33_6_lc_trk_g0_4
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : tx_shift_reg_12
T_15_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g2_1
T_15_14_wire_logic_cluster/lc_4/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_4
T_13_13_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_7/in_1

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g1_7
T_13_13_wire_logic_cluster/lc_7/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_3
T_10_15_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g3_5
T_11_16_wire_logic_cluster/lc_3/in_1

T_10_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g1_5
T_10_15_wire_logic_cluster/lc_5/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_1
T_12_12_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_1/in_1

End 

Net : spi0.n485
T_12_14_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_6/in_1

End 

Net : spi0.n483
T_12_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g2_5
T_12_14_wire_logic_cluster/lc_4/in_1

End 

Net : tx_addr_byte_4
T_16_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g3_5
T_16_10_wire_logic_cluster/lc_5/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_16_12_sp4_v_t_39
T_15_14_lc_trk_g1_2
T_15_14_input_2_1
T_15_14_wire_logic_cluster/lc_1/in_2

End 

Net : spi0.n480
T_12_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_2/in_1

End 

Net : even_byte_flag
T_20_10_wire_logic_cluster/lc_2/out
T_20_10_lc_trk_g3_2
T_20_10_wire_logic_cluster/lc_2/in_1

T_20_10_wire_logic_cluster/lc_2/out
T_19_10_lc_trk_g2_2
T_19_10_wire_logic_cluster/lc_1/in_1

End 

Net : spi0.n481
T_12_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g0_3
T_12_14_wire_logic_cluster/lc_0/in_1

End 

Net : tx_data_byte_5
T_17_10_wire_logic_cluster/lc_4/out
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_5/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g0_4
T_17_10_input_2_4
T_17_10_wire_logic_cluster/lc_4/in_2

T_17_10_wire_logic_cluster/lc_4/out
T_16_10_sp4_h_l_0
T_15_10_sp4_v_t_43
T_14_14_lc_trk_g1_6
T_14_14_wire_logic_cluster/lc_3/in_0

End 

Net : tx_addr_byte_0
T_18_13_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g1_7
T_18_13_wire_logic_cluster/lc_7/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_11
T_15_13_sp4_v_t_40
T_14_14_lc_trk_g3_0
T_14_14_wire_logic_cluster/lc_0/in_1

End 

Net : tx_data_byte_6
T_18_12_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/in_1

T_18_12_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g3_5
T_18_12_input_2_4
T_18_12_wire_logic_cluster/lc_4/in_2

T_18_12_wire_logic_cluster/lc_5/out
T_18_11_sp4_v_t_42
T_15_15_sp4_h_l_7
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_1/in_1

End 

Net : tx_addr_byte_1
T_16_11_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g1_0
T_16_11_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_0/out
T_16_11_sp4_h_l_5
T_15_11_sp4_v_t_46
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_4/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_3
T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_2/in_1

T_11_15_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g1_2
T_11_16_input_2_3
T_11_16_wire_logic_cluster/lc_3/in_2

End 

Net : rx_buf_byte_0
T_10_12_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g3_2
T_10_12_wire_logic_cluster/lc_2/in_1

T_10_12_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g1_2
T_10_11_input_2_5
T_10_11_wire_logic_cluster/lc_5/in_2

T_10_12_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g1_2
T_10_11_wire_logic_cluster/lc_6/in_1

T_10_12_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g0_2
T_10_11_input_2_2
T_10_11_wire_logic_cluster/lc_2/in_2

T_10_12_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g3_2
T_11_11_wire_logic_cluster/lc_7/in_0

End 

Net : rx_buf_byte_6
T_10_14_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g1_7
T_10_14_wire_logic_cluster/lc_7/in_1

T_10_14_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g0_7
T_10_13_input_2_7
T_10_13_wire_logic_cluster/lc_7/in_2

T_10_14_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g2_7
T_11_15_wire_logic_cluster/lc_0/in_1

T_10_14_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g3_7
T_11_15_wire_logic_cluster/lc_6/in_0

T_10_14_wire_logic_cluster/lc_7/out
T_10_14_sp4_h_l_3
T_13_14_sp4_v_t_38
T_12_16_lc_trk_g0_3
T_12_16_input_2_1
T_12_16_wire_logic_cluster/lc_1/in_2

End 

Net : rx_shift_reg_8
T_10_12_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g1_7
T_10_12_wire_logic_cluster/lc_1/in_1

End 

Net : spi0.n488
T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g0_3
T_12_15_wire_logic_cluster/lc_4/in_1

End 

Net : spi0.n484
T_12_14_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g1_6
T_12_14_input_2_5
T_12_14_wire_logic_cluster/lc_5/in_2

End 

Net : spi0.n482
T_12_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g1_4
T_12_14_input_2_3
T_12_14_wire_logic_cluster/lc_3/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_1
T_13_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g0_4
T_13_13_input_2_4
T_13_13_wire_logic_cluster/lc_4/in_2

T_13_13_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_5/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_7
T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g2_3
T_12_16_input_2_3
T_12_16_wire_logic_cluster/lc_3/in_2

T_12_16_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g2_3
T_11_16_wire_logic_cluster/lc_0/in_3

End 

Net : spi0.n492
T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g2_5
T_13_14_input_2_7
T_13_14_wire_logic_cluster/lc_7/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_0
T_10_11_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g3_2
T_11_12_input_2_7
T_11_12_wire_logic_cluster/lc_7/in_2

T_10_11_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g3_2
T_10_11_wire_logic_cluster/lc_2/in_3

End 

Net : mem_LUT_data_raw_r_4
T_12_13_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g0_7
T_12_12_input_2_5
T_12_12_wire_logic_cluster/lc_5/in_2

End 

Net : spi0.n490
T_11_14_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g3_2
T_12_15_input_2_1
T_12_15_wire_logic_cluster/lc_1/in_2

End 

Net : pc_data_rx_4
T_17_10_wire_logic_cluster/lc_6/out
T_17_10_lc_trk_g2_6
T_17_10_input_2_6
T_17_10_wire_logic_cluster/lc_6/in_2

T_17_10_wire_logic_cluster/lc_6/out
T_17_10_lc_trk_g2_6
T_17_10_input_2_0
T_17_10_wire_logic_cluster/lc_0/in_2

End 

Net : spi0.n487
T_12_15_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g3_4
T_12_15_input_2_5
T_12_15_wire_logic_cluster/lc_5/in_2

End 

Net : tx_data_byte_0
T_18_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g3_1
T_18_12_wire_logic_cluster/lc_1/in_3

T_18_12_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g1_1
T_18_13_wire_logic_cluster/lc_7/in_3

T_18_12_wire_logic_cluster/lc_1/out
T_18_12_sp4_h_l_7
T_17_12_sp4_v_t_42
T_17_14_lc_trk_g2_7
T_17_14_wire_logic_cluster/lc_5/in_0

End 

Net : rx_buf_byte_5
T_11_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g1_0
T_11_17_wire_logic_cluster/lc_0/in_3

T_11_17_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g2_0
T_10_16_wire_logic_cluster/lc_3/in_1

T_11_17_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g3_0
T_10_16_wire_logic_cluster/lc_2/in_3

T_11_17_wire_logic_cluster/lc_0/out
T_11_14_sp4_v_t_40
T_10_15_lc_trk_g3_0
T_10_15_wire_logic_cluster/lc_4/in_1

T_11_17_wire_logic_cluster/lc_0/out
T_11_14_sp4_v_t_40
T_10_15_lc_trk_g3_0
T_10_15_wire_logic_cluster/lc_0/in_3

End 

Net : rx_buf_byte_7
T_10_12_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g3_1
T_10_12_wire_logic_cluster/lc_1/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_10
T_12_12_sp4_v_t_47
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_10
T_12_12_sp4_v_t_47
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_2/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_10
T_12_12_sp4_v_t_47
T_12_16_lc_trk_g0_2
T_12_16_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_10
T_12_12_sp4_v_t_38
T_13_16_sp4_h_l_3
T_14_16_lc_trk_g2_3
T_14_16_wire_logic_cluster/lc_2/in_1

End 

Net : tx_addr_byte_7
T_16_13_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g3_1
T_16_13_wire_logic_cluster/lc_1/in_3

T_16_13_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g0_1
T_15_14_wire_logic_cluster/lc_0/in_1

End 

Net : rx_shift_reg_0
T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_1/in_3

End 

Net : tx_shift_reg_10
T_14_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_6/in_3

End 

Net : tx_shift_reg_14
T_15_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g2_5
T_15_14_wire_logic_cluster/lc_0/in_3

End 

Net : tx_shift_reg_4
T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_3/in_3

End 

Net : tx_addr_byte_6
T_18_12_wire_logic_cluster/lc_4/out
T_18_12_lc_trk_g3_4
T_18_12_wire_logic_cluster/lc_4/in_3

T_18_12_wire_logic_cluster/lc_4/out
T_18_10_sp4_v_t_37
T_18_14_sp4_v_t_37
T_15_14_sp4_h_l_6
T_15_14_lc_trk_g0_3
T_15_14_input_2_5
T_15_14_wire_logic_cluster/lc_5/in_2

End 

Net : tx_shift_reg_8
T_14_14_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_4/in_3

End 

Net : uart_rx_complete_prev
T_19_10_wire_logic_cluster/lc_0/out
T_19_10_lc_trk_g1_0
T_19_10_wire_logic_cluster/lc_2/in_3

End 

Net : tx_addr_byte_5
T_16_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g1_5
T_16_11_wire_logic_cluster/lc_5/in_3

T_16_11_wire_logic_cluster/lc_5/out
T_16_11_sp12_h_l_1
T_15_11_sp12_v_t_22
T_15_14_lc_trk_g3_2
T_15_14_wire_logic_cluster/lc_4/in_3

End 

Net : tx_addr_byte_3
T_18_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g1_5
T_18_13_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_16_13_sp4_h_l_7
T_15_13_sp4_v_t_42
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_6/in_1

End 

Net : start_transfer_edge
T_19_11_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g1_0
T_19_11_wire_logic_cluster/lc_0/in_3

T_19_11_wire_logic_cluster/lc_0/out
T_19_11_sp4_h_l_5
T_15_11_sp4_h_l_5
T_14_11_sp4_v_t_40
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_4/in_0

End 

Net : spi_busy_prev
T_15_10_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g1_7
T_15_10_wire_logic_cluster/lc_3/in_3

End 

Net : tx_shift_reg_5
T_14_14_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g0_3
T_14_15_wire_logic_cluster/lc_1/in_0

End 

Net : spi0.n486
T_12_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g0_5
T_12_14_input_2_7
T_12_14_wire_logic_cluster/lc_7/in_2

End 

Net : DEBUG_9_c
T_15_14_wire_logic_cluster/lc_0/out
T_15_10_sp12_v_t_23
T_16_10_sp12_h_l_0
T_27_0_span12_vert_19
T_27_0_span4_vert_43
T_27_0_span4_horz_r_3
T_29_0_lc_trk_g0_3
T_29_0_wire_io_cluster/io_1/D_OUT_0

T_15_14_wire_logic_cluster/lc_0/out
T_15_10_sp12_v_t_23
T_4_22_sp12_h_l_0
T_5_22_sp4_h_l_3
T_4_22_sp4_v_t_38
T_4_26_sp4_v_t_46
T_4_30_sp4_v_t_39
T_4_33_lc_trk_g1_7
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DEBUG_8_c
T_23_12_wire_logic_cluster/lc_3/out
T_23_3_sp12_v_t_22
T_24_3_sp12_h_l_1
T_26_3_sp4_h_l_2
T_29_0_span4_vert_26
T_29_0_lc_trk_g0_2
T_29_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : DEBUG_6_c_22_c
T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_8
T_9_11_sp12_h_l_0
T_18_11_sp4_h_l_11
T_21_11_sp4_v_t_41
T_21_12_lc_trk_g3_1
T_21_12_wire_logic_cluster/lc_5/in_1

T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_8
T_9_11_sp12_h_l_0
T_21_11_sp12_h_l_0
T_26_11_sp4_h_l_7
T_29_7_sp4_v_t_36
T_30_7_sp4_h_l_6
T_33_3_span4_vert_t_15
T_33_5_lc_trk_g0_3
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : DEBUG_5_c
T_21_12_wire_logic_cluster/lc_5/out
T_21_5_sp12_v_t_22
T_22_5_sp12_h_l_1
T_33_5_lc_trk_g0_6
T_33_5_wire_io_cluster/io_0/D_OUT_0

T_21_12_wire_logic_cluster/lc_5/out
T_21_5_sp12_v_t_22
T_21_17_sp12_v_t_22
T_22_29_sp12_h_l_1
T_24_29_sp4_h_l_2
T_27_29_sp4_v_t_42
T_27_33_lc_trk_g1_7
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DEBUG_1_c
T_27_14_wire_logic_cluster/lc_4/out
T_27_6_sp12_v_t_23
T_28_6_sp12_h_l_0
T_33_6_lc_trk_g0_3
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : DATA9_c_9
T_18_18_wire_logic_cluster/lc_4/out
T_19_18_sp12_h_l_0
T_26_18_sp4_h_l_9
T_30_18_sp4_h_l_0
T_33_18_span4_vert_t_14
T_33_22_span4_vert_t_14
T_33_23_lc_trk_g1_6
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : DATA8_c_8
T_13_16_wire_logic_cluster/lc_7/out
T_11_16_sp12_h_l_1
T_22_16_sp12_v_t_22
T_22_25_sp4_v_t_36
T_23_29_sp4_h_l_1
T_27_29_sp4_h_l_9
T_31_29_sp4_h_l_5
T_33_29_lc_trk_g0_5
T_33_29_wire_io_cluster/io_1/D_OUT_0

End 

Net : DATA7_c_7
T_22_20_wire_logic_cluster/lc_5/out
T_14_20_sp12_h_l_1
T_25_20_sp12_v_t_22
T_25_27_sp4_v_t_38
T_26_31_sp4_h_l_3
T_30_31_sp4_h_l_3
T_33_31_lc_trk_g0_6
T_33_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : DATA6_c_6
T_16_19_wire_logic_cluster/lc_2/out
T_16_17_sp12_v_t_23
T_17_29_sp12_h_l_0
T_20_29_sp4_h_l_5
T_24_29_sp4_h_l_1
T_27_29_sp4_v_t_36
T_27_33_span4_horz_r_0
T_30_33_lc_trk_g1_4
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : bfn_13_6_0_
Net : bfn_11_6_0_
Net : UPDATE_c
T_23_15_wire_logic_cluster/lc_3/out
T_17_15_sp12_h_l_1
T_29_15_sp12_h_l_1
T_33_15_lc_trk_g1_1
T_33_15_wire_io_cluster/io_0/D_OUT_0

End 

Net : DATA5_c_5
T_16_18_wire_logic_cluster/lc_5/out
T_16_18_sp12_h_l_1
T_15_18_sp12_v_t_22
T_16_30_sp12_h_l_1
T_26_30_sp4_h_l_10
T_29_30_sp4_v_t_47
T_29_33_lc_trk_g1_7
T_29_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DATA4_c_4
T_21_19_wire_logic_cluster/lc_4/out
T_22_19_sp12_h_l_0
T_21_19_sp12_v_t_23
T_22_31_sp12_h_l_0
T_23_31_sp4_h_l_3
T_26_31_sp4_v_t_38
T_26_33_lc_trk_g0_3
T_26_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : UART_RX_c
T_33_4_wire_io_cluster/io_1/D_IN_0
T_33_3_span4_vert_t_14
T_30_7_sp4_h_l_0
T_29_7_sp4_v_t_43
T_28_10_lc_trk_g3_3
T_28_10_wire_logic_cluster/lc_4/in_0

End 

Net : SOUT_c
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_29_sp12_v_t_23
T_6_17_sp12_v_t_23
T_7_17_sp12_h_l_0
T_10_17_lc_trk_g1_0
T_10_17_wire_logic_cluster/lc_3/in_0

End 

Net : DATA3_c_3
T_19_17_wire_logic_cluster/lc_0/out
T_20_15_sp4_v_t_44
T_20_19_sp4_v_t_44
T_20_23_sp4_v_t_44
T_20_27_sp4_v_t_44
T_20_31_sp4_v_t_40
T_20_33_lc_trk_g0_5
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : SLM_CLK_c
T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_14_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_14_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_14_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_14_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_14_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_14_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_14_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_14_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_14_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_14_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_19_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_19_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_19_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_14_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_21_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_15_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_19_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_14_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_21_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_21_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_9_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_16_9_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_17_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_19_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_18_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_19_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_19_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_21_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_21_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_21_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_21_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_21_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_21_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_14_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_23_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_19_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_19_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_19_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_19_9_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_19_9_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_20_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_18_glb2local_2
T_27_18_lc_trk_g0_6
T_27_18_wire_logic_cluster/lc_2/in_0

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_14_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_24_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_27_11_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_28_10_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_33_4_wire_io_cluster/io_0/outclk

End 

Net : DATA31_c_31
T_9_19_wire_logic_cluster/lc_5/out
T_9_19_sp12_h_l_1
T_8_19_sp12_v_t_22
T_8_26_sp4_v_t_38
T_8_30_sp4_v_t_43
T_4_33_span4_horz_r_3
T_7_33_lc_trk_g1_7
T_7_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : spi0.spi_clk
T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_6/out
T_13_13_sp12_v_t_23
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_10_19_lc_trk_g0_1
T_10_19_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_10_18_sp4_h_l_9
T_11_18_lc_trk_g3_1
T_11_18_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_15_sp4_v_t_36
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_13_14_sp4_v_t_40
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_13_14_sp4_v_t_40
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_13_14_sp4_v_t_40
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_15_sp4_v_t_36
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_15_sp4_v_t_36
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_15_sp4_v_t_36
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_15_sp4_v_t_36
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_15_sp4_v_t_36
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_15_sp4_v_t_36
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_13_14_sp4_v_t_40
T_13_10_sp4_v_t_36
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_13_14_sp4_v_t_40
T_13_10_sp4_v_t_36
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_13_14_sp4_v_t_40
T_13_10_sp4_v_t_36
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_13_14_sp4_v_t_40
T_13_10_sp4_v_t_36
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_10_15_sp4_v_t_44
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_10_15_sp4_v_t_44
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_10_15_sp4_v_t_44
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_10_15_sp4_v_t_44
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_10_15_sp4_v_t_44
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_10_15_sp4_v_t_44
T_11_15_sp4_h_l_9
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_10_15_sp4_v_t_44
T_11_15_sp4_h_l_9
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_10_15_sp4_v_t_44
T_11_15_sp4_h_l_9
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_10_15_sp4_v_t_44
T_11_15_sp4_h_l_9
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_15_sp4_v_t_36
T_13_15_sp4_h_l_1
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_19_sp4_v_t_36
T_12_15_sp4_v_t_44
T_12_11_sp4_v_t_40
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_19_sp4_v_t_36
T_12_15_sp4_v_t_44
T_12_11_sp4_v_t_40
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_19_sp4_v_t_36
T_12_15_sp4_v_t_44
T_12_11_sp4_v_t_40
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_19_sp4_v_t_36
T_12_15_sp4_v_t_44
T_12_11_sp4_v_t_40
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_19_sp4_v_t_36
T_12_15_sp4_v_t_44
T_12_11_sp4_v_t_40
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_19_sp4_v_t_36
T_12_15_sp4_v_t_44
T_12_11_sp4_v_t_40
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_12_19_sp4_v_t_36
T_12_15_sp4_v_t_44
T_12_11_sp4_v_t_40
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_40
T_14_13_sp4_v_t_40
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_13_14_sp4_v_t_37
T_10_14_sp4_h_l_0
T_11_14_lc_trk_g2_0
T_11_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_40
T_14_13_sp4_v_t_40
T_14_9_sp4_v_t_36
T_14_13_lc_trk_g1_1
T_14_13_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_16_15_sp4_v_t_36
T_16_11_sp4_v_t_41
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_13_14_sp4_v_t_40
T_10_14_sp4_h_l_5
T_10_14_lc_trk_g0_0
T_10_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_13_14_sp4_v_t_40
T_10_14_sp4_h_l_5
T_10_14_lc_trk_g0_0
T_10_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_13_14_sp4_v_t_40
T_14_14_sp4_h_l_10
T_18_14_sp4_h_l_1
T_17_14_lc_trk_g1_1
T_17_14_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_10_15_sp4_v_t_44
T_10_11_sp4_v_t_40
T_10_12_lc_trk_g2_0
T_10_12_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_10_15_sp4_v_t_44
T_10_11_sp4_v_t_40
T_10_12_lc_trk_g2_0
T_10_12_wire_logic_cluster/lc_3/clk

T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_10_15_sp4_v_t_44
T_10_11_sp4_v_t_40
T_10_12_lc_trk_g2_0
T_10_12_wire_logic_cluster/lc_3/clk

End 

Net : DATA30_c_30
T_9_19_wire_logic_cluster/lc_0/out
T_8_19_sp4_h_l_8
T_7_19_sp4_v_t_45
T_7_23_sp4_v_t_46
T_7_27_sp4_v_t_42
T_7_31_sp4_v_t_38
T_7_33_lc_trk_g0_3
T_7_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : DATA2_c_2
T_22_22_wire_logic_cluster/lc_1/out
T_18_22_sp12_h_l_1
T_17_22_sp12_v_t_22
T_17_33_lc_trk_g0_2
T_17_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DATA29_c_29
T_11_21_wire_logic_cluster/lc_6/out
T_9_21_sp4_h_l_9
T_8_21_sp4_v_t_38
T_8_25_sp4_v_t_46
T_8_29_sp4_v_t_46
T_8_33_lc_trk_g1_3
T_8_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DATA28_c_28
T_10_18_wire_logic_cluster/lc_5/out
T_11_17_sp4_v_t_43
T_11_21_sp4_v_t_44
T_11_25_sp4_v_t_40
T_11_29_sp4_v_t_40
T_11_33_lc_trk_g0_5
T_11_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : DATA27_c_27
T_15_20_wire_logic_cluster/lc_2/out
T_16_19_sp4_v_t_37
T_16_23_sp4_v_t_38
T_16_27_sp4_v_t_43
T_16_31_sp4_v_t_44
T_16_33_lc_trk_g0_1
T_16_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : DATA26_c_26
T_14_18_wire_logic_cluster/lc_3/out
T_8_18_sp12_h_l_1
T_19_18_sp12_v_t_22
T_19_30_sp12_v_t_22
T_19_33_lc_trk_g1_2
T_19_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : DATA25_c_25
T_11_21_wire_logic_cluster/lc_5/out
T_11_21_sp12_h_l_1
T_17_21_sp4_h_l_6
T_20_21_sp4_v_t_46
T_20_25_sp4_v_t_42
T_20_29_sp4_v_t_47
T_20_33_lc_trk_g0_2
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : spi_busy
T_14_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_6
T_16_9_sp4_v_t_37
T_15_10_lc_trk_g2_5
T_15_10_wire_logic_cluster/lc_3/in_0

T_14_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_6
T_16_9_sp4_v_t_37
T_15_10_lc_trk_g2_5
T_15_10_wire_logic_cluster/lc_7/in_0

End 

Net : n5_adj_667
T_14_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_47
T_15_11_sp4_h_l_3
T_19_11_sp4_h_l_11
T_19_11_lc_trk_g0_6
T_19_11_input_2_0
T_19_11_wire_logic_cluster/lc_0/in_2

T_14_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_47
T_14_15_sp4_v_t_43
T_11_19_sp4_h_l_11
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_6/in_0

End 

Net : SEN_c
T_11_18_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g0_7
T_10_19_wire_logic_cluster/lc_6/in_3

T_11_18_wire_logic_cluster/lc_7/out
T_9_18_sp12_h_l_1
T_8_18_sp12_v_t_22
T_8_27_sp4_v_t_36
T_8_31_sp4_v_t_36
T_4_33_span4_horz_r_0
T_5_33_lc_trk_g0_4
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : SCK_c
T_10_19_wire_logic_cluster/lc_6/out
T_9_19_sp12_h_l_0
T_8_19_sp12_v_t_23
T_0_31_span12_horz_8
T_4_31_sp4_h_l_9
T_3_31_sp4_v_t_44
T_3_33_lc_trk_g0_1
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : DATA24_c_24
T_16_17_wire_logic_cluster/lc_7/out
T_6_17_sp12_h_l_1
T_17_17_sp12_v_t_22
T_18_29_sp12_h_l_1
T_22_29_sp4_h_l_4
T_25_29_sp4_v_t_41
T_25_33_lc_trk_g0_4
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DATA23_c_23
T_10_22_wire_logic_cluster/lc_7/out
T_10_17_sp12_v_t_22
T_11_29_sp12_h_l_1
T_19_29_sp4_h_l_8
T_23_29_sp4_h_l_8
T_26_29_sp4_v_t_36
T_26_33_lc_trk_g1_1
T_26_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DATA21_c_21
T_17_21_wire_logic_cluster/lc_1/out
T_17_18_sp12_v_t_22
T_18_30_sp12_h_l_1
T_24_30_sp4_h_l_6
T_27_30_sp4_v_t_43
T_27_33_span4_horz_r_3
T_28_33_lc_trk_g0_7
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : DATA20_c_20
T_15_21_wire_logic_cluster/lc_0/out
T_12_21_sp12_h_l_0
T_23_21_sp12_v_t_23
T_23_25_sp4_v_t_41
T_23_29_sp4_v_t_42
T_23_33_span4_horz_r_1
T_27_33_span4_horz_r_1
T_29_33_lc_trk_g0_1
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : GB_BUFFER_SLM_CLK_c_THRU_CO
T_27_18_wire_logic_cluster/lc_2/out
T_27_15_sp4_v_t_44
T_28_19_sp4_h_l_9
T_32_19_sp4_h_l_9
T_33_19_lc_trk_g1_4
T_33_19_wire_io_cluster/io_1/D_OUT_0

End 

Net : FT_RD_c
T_5_24_wire_logic_cluster/lc_6/out
T_5_24_sp4_h_l_1
T_4_24_sp4_v_t_36
T_0_28_span4_horz_1
T_0_28_lc_trk_g0_1
T_0_28_wire_io_cluster/io_1/D_OUT_0

T_5_24_wire_logic_cluster/lc_6/out
T_5_24_sp4_h_l_1
T_4_24_sp4_v_t_36
T_0_28_span4_horz_1
T_0_28_span4_vert_t_12
T_0_30_lc_trk_g0_0
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : FR_RXF_c
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span4_horz_40
T_2_27_sp4_h_l_1
T_5_23_sp4_v_t_42
T_5_24_lc_trk_g3_2
T_5_24_wire_logic_cluster/lc_6/in_3

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_0
T_12_15_sp12_v_t_23
T_12_13_sp4_v_t_47
T_13_13_sp4_h_l_3
T_17_13_sp4_h_l_6
T_18_13_lc_trk_g2_6
T_18_13_input_2_4
T_18_13_wire_logic_cluster/lc_4/in_2

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_16
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_12_15_sp4_h_l_9
T_16_15_sp4_h_l_0
T_19_11_sp4_v_t_43
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_3/in_1

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_16
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_12_15_sp4_h_l_9
T_16_15_sp4_h_l_0
T_19_11_sp4_v_t_43
T_19_12_lc_trk_g2_3
T_19_12_wire_logic_cluster/lc_0/in_1

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_0
T_12_15_sp12_v_t_23
T_12_13_sp4_v_t_47
T_13_13_sp4_h_l_3
T_17_13_sp4_h_l_6
T_20_9_sp4_v_t_37
T_19_11_lc_trk_g0_0
T_19_11_input_2_4
T_19_11_wire_logic_cluster/lc_4/in_2

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_16
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_12_15_sp4_h_l_9
T_16_15_sp4_h_l_0
T_20_15_sp4_h_l_0
T_23_11_sp4_v_t_37
T_23_12_lc_trk_g3_5
T_23_12_wire_logic_cluster/lc_3/in_3

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_16
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_17_15_sp12_h_l_0
T_24_15_sp4_h_l_9
T_27_11_sp4_v_t_44
T_27_14_lc_trk_g1_4
T_27_14_wire_logic_cluster/lc_4/in_3

End 

Net : FIFO_D9_c_9
T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_16
T_12_9_sp12_v_t_23
T_13_21_sp12_h_l_0
T_16_21_sp4_h_l_5
T_19_17_sp4_v_t_40
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_4/in_1

End 

Net : FIFO_D8_c_8
T_12_0_wire_io_cluster/io_1/D_IN_0
T_12_0_span4_vert_36
T_12_4_sp4_v_t_41
T_12_8_sp4_v_t_41
T_12_12_sp4_v_t_42
T_13_16_sp4_h_l_1
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_7/in_3

End 

Net : FIFO_D7_c_7
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_16_23_sp12_h_l_0
T_19_23_sp4_h_l_5
T_22_19_sp4_v_t_40
T_22_20_lc_trk_g2_0
T_22_20_wire_logic_cluster/lc_5/in_3

End 

Net : FIFO_D6_c_6
T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span12_vert_16
T_16_9_sp12_v_t_23
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_2/in_0

End 

Net : FIFO_D5_c_5
T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_16_7_sp12_v_t_23
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_5/in_3

End 

Net : DATA1_c_1
T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_11_17_sp12_v_t_23
T_0_29_span12_horz_3
T_9_29_sp4_h_l_11
T_8_29_sp4_v_t_40
T_8_33_lc_trk_g0_5
T_8_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : FIFO_D4_c_4
T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span12_vert_12
T_22_7_sp12_v_t_23
T_22_15_sp4_v_t_37
T_21_19_lc_trk_g1_0
T_21_19_wire_logic_cluster/lc_4/in_3

End 

Net : DATA18_c_18
T_12_21_wire_logic_cluster/lc_1/out
T_8_21_sp12_h_l_1
T_20_21_sp12_h_l_1
T_31_21_sp12_v_t_22
T_31_33_lc_trk_g1_1
T_31_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : FIFO_D3_c_3
T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_16
T_24_5_sp4_v_t_37
T_24_9_sp4_v_t_37
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_46
T_19_17_lc_trk_g2_3
T_19_17_wire_logic_cluster/lc_0/in_3

End 

Net : DATA17_c_17
T_22_21_wire_logic_cluster/lc_6/out
T_21_21_sp12_h_l_0
T_28_21_sp4_h_l_9
T_31_21_sp4_v_t_44
T_31_25_sp4_v_t_40
T_31_29_sp4_v_t_40
T_31_33_lc_trk_g0_5
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : FIFO_D31_c_31
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_6_20_sp4_h_l_7
T_9_16_sp4_v_t_42
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_5/in_1

End 

Net : DATA16_c_16
T_18_22_wire_logic_cluster/lc_6/out
T_17_22_sp12_h_l_0
T_26_22_sp4_h_l_11
T_29_22_sp4_v_t_41
T_29_26_sp4_v_t_37
T_30_30_sp4_h_l_0
T_33_30_lc_trk_g0_5
T_33_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : DATA15_c_15
T_14_21_wire_logic_cluster/lc_3/out
T_14_20_sp12_v_t_22
T_15_32_sp12_h_l_1
T_23_32_sp4_h_l_8
T_27_32_sp4_h_l_4
T_31_32_sp4_h_l_7
T_33_28_span4_vert_t_13
T_33_30_lc_trk_g1_1
T_33_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : DATA14_c_14
T_9_18_wire_logic_cluster/lc_1/out
T_9_15_sp12_v_t_22
T_10_27_sp12_h_l_1
T_22_27_sp12_h_l_1
T_26_27_sp4_h_l_4
T_30_27_sp4_h_l_0
T_33_27_span4_vert_t_14
T_33_28_lc_trk_g0_6
T_33_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : DATA13_c_13
T_15_21_wire_logic_cluster/lc_6/out
T_15_15_sp12_v_t_23
T_16_27_sp12_h_l_0
T_28_27_sp12_h_l_0
T_33_27_lc_trk_g0_3
T_33_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : DATA12_c_12
T_19_17_wire_logic_cluster/lc_6/out
T_18_17_sp12_h_l_0
T_27_17_sp4_h_l_11
T_30_17_sp4_v_t_46
T_31_21_sp4_h_l_11
T_33_21_lc_trk_g0_3
T_33_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : DATA11_c_11
T_10_12_wire_logic_cluster/lc_0/out
T_7_12_sp12_h_l_0
T_19_12_sp12_h_l_0
T_30_12_sp12_v_t_23
T_30_18_sp4_v_t_39
T_31_18_sp4_h_l_7
T_33_18_span4_vert_t_13
T_33_21_lc_trk_g1_5
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : DATA10_c_10
T_18_17_wire_logic_cluster/lc_1/out
T_14_17_sp12_h_l_1
T_26_17_sp12_h_l_1
T_32_17_sp4_h_l_6
T_33_17_span4_vert_t_15
T_33_20_lc_trk_g0_7
T_33_20_wire_io_cluster/io_1/D_OUT_0

End 

Net : FIFO_D30_c_30
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_6_18_sp4_h_l_9
T_9_18_sp4_v_t_44
T_9_19_lc_trk_g3_4
T_9_19_wire_logic_cluster/lc_0/in_3

End 

Net : FIFO_D2_c_2
T_24_0_wire_io_cluster/io_1/D_IN_0
T_24_0_span12_vert_12
T_24_7_sp12_v_t_23
T_25_19_sp12_h_l_0
T_24_19_sp4_h_l_1
T_23_19_sp4_v_t_36
T_22_22_lc_trk_g2_4
T_22_22_wire_logic_cluster/lc_1/in_3

End 

Net : FIFO_D29_c_29
T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_18_sp4_v_t_44
T_11_21_lc_trk_g0_4
T_11_21_wire_logic_cluster/lc_6/in_0

End 

Net : FIFO_D28_c_28
T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_10_17_sp12_v_t_23
T_10_18_lc_trk_g2_7
T_10_18_wire_logic_cluster/lc_5/in_0

End 

Net : FIFO_D27_c_27
T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_16
T_5_17_sp12_h_l_0
T_12_17_sp4_h_l_9
T_15_17_sp4_v_t_39
T_15_20_lc_trk_g0_7
T_15_20_wire_logic_cluster/lc_2/in_3

End 

Net : FIFO_D26_c_26
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_8_16_sp4_h_l_9
T_12_16_sp4_h_l_5
T_15_16_sp4_v_t_40
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_3/in_1

End 

Net : FIFO_D25_c_25
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_20
T_2_12_sp12_v_t_23
T_3_24_sp12_h_l_0
T_8_24_sp4_h_l_7
T_11_20_sp4_v_t_36
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_5/in_3

End 

Net : FIFO_D24_c_24
T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span12_horz_16
T_5_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_17_lc_trk_g2_7
T_16_17_wire_logic_cluster/lc_7/in_0

End 

Net : FIFO_D23_c_23
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_4
T_10_11_sp12_v_t_23
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_7/in_1

End 

Net : DATA19_c_19
T_9_13_wire_logic_cluster/lc_1/out
T_5_13_sp12_h_l_1
T_16_13_sp12_v_t_22
T_17_25_sp12_h_l_1
T_27_25_sp4_h_l_10
T_30_25_sp4_v_t_47
T_30_29_sp4_v_t_47
T_30_33_lc_trk_g0_2
T_30_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_21_11_wire_logic_cluster/lc_0/out
T_21_11_sp4_h_l_5
T_20_11_lc_trk_g0_5
T_20_11_input_2_1
T_20_11_wire_logic_cluster/lc_1/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_11_sp4_h_l_5
T_20_11_lc_trk_g1_5
T_20_11_input_2_2
T_20_11_wire_logic_cluster/lc_2/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_11_sp4_h_l_5
T_20_11_lc_trk_g1_5
T_20_11_input_2_4
T_20_11_wire_logic_cluster/lc_4/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_11_sp4_h_l_5
T_20_11_lc_trk_g1_5
T_20_11_input_2_6
T_20_11_wire_logic_cluster/lc_6/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_11_sp4_h_l_5
T_20_11_lc_trk_g1_5
T_20_11_wire_logic_cluster/lc_7/in_1

T_21_11_wire_logic_cluster/lc_0/out
T_21_11_sp4_h_l_5
T_20_11_lc_trk_g0_5
T_20_11_input_2_3
T_20_11_wire_logic_cluster/lc_3/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_11_sp4_h_l_5
T_20_11_lc_trk_g0_5
T_20_11_input_2_5
T_20_11_wire_logic_cluster/lc_5/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_lc_trk_g1_0
T_21_13_input_2_1
T_21_13_wire_logic_cluster/lc_1/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_2/in_1

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_4/in_1

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_6/in_1

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_7/in_0

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_lc_trk_g1_0
T_21_13_input_2_3
T_21_13_wire_logic_cluster/lc_3/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_lc_trk_g1_0
T_21_13_input_2_5
T_21_13_wire_logic_cluster/lc_5/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_7_sp12_v_t_23
T_21_14_lc_trk_g2_3
T_21_14_input_2_1
T_21_14_wire_logic_cluster/lc_1/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_sp4_v_t_45
T_21_14_lc_trk_g3_5
T_21_14_input_2_2
T_21_14_wire_logic_cluster/lc_2/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_7_sp12_v_t_23
T_21_14_lc_trk_g2_3
T_21_14_input_2_3
T_21_14_wire_logic_cluster/lc_3/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_sp4_v_t_45
T_21_14_lc_trk_g3_5
T_21_14_input_2_4
T_21_14_wire_logic_cluster/lc_4/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_7_sp12_v_t_23
T_21_14_lc_trk_g2_3
T_21_14_input_2_5
T_21_14_wire_logic_cluster/lc_5/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_sp4_v_t_45
T_21_14_lc_trk_g3_5
T_21_14_input_2_6
T_21_14_wire_logic_cluster/lc_6/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_7_sp12_v_t_23
T_21_14_lc_trk_g2_3
T_21_14_wire_logic_cluster/lc_7/in_0

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_sp4_v_t_45
T_18_17_sp4_h_l_8
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_39
T_12_18_lc_trk_g2_7
T_12_18_input_2_1
T_12_18_wire_logic_cluster/lc_1/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_sp4_v_t_45
T_18_17_sp4_h_l_8
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_39
T_12_18_lc_trk_g2_7
T_12_18_wire_logic_cluster/lc_2/in_1

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_sp4_v_t_45
T_18_17_sp4_h_l_8
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_39
T_12_18_lc_trk_g2_7
T_12_18_input_2_3
T_12_18_wire_logic_cluster/lc_3/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_sp4_v_t_45
T_18_17_sp4_h_l_8
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_39
T_12_18_lc_trk_g2_7
T_12_18_wire_logic_cluster/lc_4/in_1

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_sp4_v_t_45
T_18_17_sp4_h_l_8
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_39
T_12_18_lc_trk_g2_7
T_12_18_input_2_5
T_12_18_wire_logic_cluster/lc_5/in_2

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_sp4_v_t_45
T_18_17_sp4_h_l_8
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_39
T_12_18_lc_trk_g2_7
T_12_18_wire_logic_cluster/lc_6/in_1

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_21_13_sp4_v_t_45
T_18_17_sp4_h_l_8
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_39
T_12_18_lc_trk_g2_7
T_12_18_wire_logic_cluster/lc_7/in_0

T_21_11_wire_logic_cluster/lc_0/out
T_18_11_sp12_h_l_0
T_17_11_sp12_v_t_23
T_6_23_sp12_h_l_0
T_5_23_sp4_h_l_1
T_4_23_sp4_v_t_36
T_0_27_span4_horz_6
T_0_27_lc_trk_g1_6
T_0_27_wire_io_cluster/io_1/D_OUT_0

T_21_11_wire_logic_cluster/lc_0/out
T_18_11_sp12_h_l_0
T_17_11_sp12_v_t_23
T_6_23_sp12_h_l_0
T_5_23_sp4_h_l_1
T_4_23_sp4_v_t_36
T_0_27_span4_horz_1
T_0_27_span4_vert_t_12
T_0_28_lc_trk_g0_4
T_0_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : FIFO_D21_c_21
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_12
T_6_6_sp12_v_t_23
T_7_18_sp12_h_l_0
T_14_18_sp4_h_l_9
T_17_18_sp4_v_t_44
T_17_21_lc_trk_g0_4
T_17_21_wire_logic_cluster/lc_1/in_3

End 

Net : FIFO_D20_c_20
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_16
T_5_6_sp12_h_l_0
T_16_6_sp12_v_t_23
T_16_14_sp4_v_t_37
T_16_18_sp4_v_t_45
T_15_21_lc_trk_g3_5
T_15_21_wire_logic_cluster/lc_0/in_0

End 

Net : FIFO_D1_c_1
T_25_0_wire_io_cluster/io_0/D_IN_0
T_25_0_span12_vert_8
T_25_5_sp12_v_t_23
T_14_17_sp12_h_l_0
T_17_17_lc_trk_g1_0
T_17_17_wire_logic_cluster/lc_2/in_3

End 

Net : FIFO_D19_c_19
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_4
T_10_5_sp12_v_t_23
T_10_9_sp4_v_t_41
T_9_13_lc_trk_g1_4
T_9_13_wire_logic_cluster/lc_1/in_0

End 

Net : FIFO_D18_c_18
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_0
T_12_5_sp12_v_t_23
T_12_17_sp12_v_t_23
T_12_21_lc_trk_g3_0
T_12_21_wire_logic_cluster/lc_1/in_0

End 

Net : FIFO_D17_c_17
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_4
T_11_4_sp12_h_l_0
T_22_4_sp12_v_t_23
T_22_16_sp12_v_t_23
T_22_21_lc_trk_g3_7
T_22_21_wire_logic_cluster/lc_6/in_0

End 

Net : FIFO_D16_c_16
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_5_4_sp12_h_l_0
T_16_4_sp12_v_t_23
T_16_16_sp12_v_t_23
T_16_18_sp4_v_t_43
T_17_22_sp4_h_l_0
T_18_22_lc_trk_g3_0
T_18_22_wire_logic_cluster/lc_6/in_1

End 

Net : FIFO_D15_c_15
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_16
T_4_9_sp12_v_t_23
T_5_21_sp12_h_l_0
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_3/in_0

End 

Net : FIFO_D14_c_14
T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_12
T_4_7_sp12_v_t_23
T_5_19_sp12_h_l_0
T_6_19_sp4_h_l_3
T_9_15_sp4_v_t_44
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_1/in_0

End 

Net : FIFO_D13_c_13
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_6_7_sp12_v_t_23
T_7_19_sp12_h_l_0
T_12_19_sp4_h_l_7
T_15_19_sp4_v_t_42
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_6/in_0

End 

Net : FIFO_D12_c_12
T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_12
T_8_7_sp12_h_l_0
T_19_7_sp12_v_t_23
T_19_17_lc_trk_g3_4
T_19_17_wire_logic_cluster/lc_6/in_3

End 

Net : FIFO_D11_c_11
T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_vert_40
T_8_4_sp4_v_t_45
T_8_8_sp4_v_t_41
T_9_12_sp4_h_l_4
T_10_12_lc_trk_g3_4
T_10_12_wire_logic_cluster/lc_0/in_3

End 

Net : FIFO_D10_c_10
T_11_0_wire_io_cluster/io_1/D_IN_0
T_11_0_span12_vert_4
T_11_3_sp12_v_t_23
T_12_15_sp12_h_l_0
T_15_15_sp4_h_l_5
T_18_15_sp4_v_t_47
T_18_17_lc_trk_g3_2
T_18_17_wire_logic_cluster/lc_1/in_0

End 

Net : FIFO_D0_c_0
T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_8
T_28_5_sp12_v_t_23
T_17_17_sp12_h_l_0
T_22_17_sp4_h_l_7
T_21_17_sp4_v_t_36
T_20_20_lc_trk_g2_4
T_20_20_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_8_12_0_
Net : bfn_23_5_0_
Net : bfn_17_8_0_
Net : bfn_17_7_0_
Net : bfn_16_5_0_
Net : DATA0_c_0
T_20_20_wire_logic_cluster/lc_5/out
T_20_20_sp12_h_l_1
T_8_20_sp12_h_l_1
T_7_20_sp12_v_t_22
T_7_29_sp4_v_t_36
T_3_33_span4_horz_r_0
T_6_33_lc_trk_g1_4
T_6_33_wire_io_cluster/io_1/D_OUT_0

End 

