
lob2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000179c  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080018d8  080018d8  000118d8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080018fc  080018fc  000118fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001900  08001900  00011900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20000000  08001904  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000010c  20000008  0800190c  00020008  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000114  0800190c  00020114  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000fd12  00000000  00000000  00020031  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001db4  00000000  00000000  0002fd43  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000524c  00000000  00000000  00031af7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000668  00000000  00000000  00036d48  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ab8  00000000  00000000  000373b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003f21  00000000  00000000  00037e68  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002cd1  00000000  00000000  0003bd89  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003ea5a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000011b0  00000000  00000000  0003ead8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000008 	.word	0x20000008
 8000158:	00000000 	.word	0x00000000
 800015c:	080018c0 	.word	0x080018c0

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000000c 	.word	0x2000000c
 8000178:	080018c0 	.word	0x080018c0

0800017c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock /1000);
 800017c:	4b08      	ldr	r3, [pc, #32]	; (80001a0 <HAL_InitTick+0x24>)
{
 800017e:	b510      	push	{r4, lr}
 8000180:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock /1000);
 8000182:	6818      	ldr	r0, [r3, #0]
 8000184:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000188:	fbb0 f0f3 	udiv	r0, r0, r3
 800018c:	f000 f876 	bl	800027c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000190:	2200      	movs	r2, #0
 8000192:	4621      	mov	r1, r4
 8000194:	f04f 30ff 	mov.w	r0, #4294967295
 8000198:	f000 f830 	bl	80001fc <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 800019c:	2000      	movs	r0, #0
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004

080001a4 <HAL_Init>:
{
 80001a4:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a6:	2003      	movs	r0, #3
 80001a8:	f000 f816 	bl	80001d8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001ac:	2000      	movs	r0, #0
 80001ae:	f7ff ffe5 	bl	800017c <HAL_InitTick>
  HAL_MspInit();
 80001b2:	f001 fa61 	bl	8001678 <HAL_MspInit>
}
 80001b6:	2000      	movs	r0, #0
 80001b8:	bd08      	pop	{r3, pc}
	...

080001bc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80001bc:	4a02      	ldr	r2, [pc, #8]	; (80001c8 <HAL_IncTick+0xc>)
 80001be:	6813      	ldr	r3, [r2, #0]
 80001c0:	3301      	adds	r3, #1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	20000028 	.word	0x20000028

080001cc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001cc:	4b01      	ldr	r3, [pc, #4]	; (80001d4 <HAL_GetTick+0x8>)
 80001ce:	6818      	ldr	r0, [r3, #0]
}
 80001d0:	4770      	bx	lr
 80001d2:	bf00      	nop
 80001d4:	20000028 	.word	0x20000028

080001d8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001d8:	4a07      	ldr	r2, [pc, #28]	; (80001f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80001da:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001dc:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80001de:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80001e2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80001e6:	041b      	lsls	r3, r3, #16
 80001e8:	0c1b      	lsrs	r3, r3, #16
 80001ea:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80001ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80001f2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80001f4:	60d3      	str	r3, [r2, #12]
 80001f6:	4770      	bx	lr
 80001f8:	e000ed00 	.word	0xe000ed00

080001fc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80001fc:	4b17      	ldr	r3, [pc, #92]	; (800025c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80001fe:	b530      	push	{r4, r5, lr}
 8000200:	68dc      	ldr	r4, [r3, #12]
 8000202:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000206:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800020a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800020c:	2b04      	cmp	r3, #4
 800020e:	bf28      	it	cs
 8000210:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000212:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000214:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000218:	bf98      	it	ls
 800021a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800021c:	fa05 f303 	lsl.w	r3, r5, r3
 8000220:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000224:	bf88      	it	hi
 8000226:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000228:	4019      	ands	r1, r3
 800022a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800022c:	fa05 f404 	lsl.w	r4, r5, r4
 8000230:	3c01      	subs	r4, #1
 8000232:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000234:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000236:	ea42 0201 	orr.w	r2, r2, r1
 800023a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800023e:	bfaf      	iteee	ge
 8000240:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000244:	4b06      	ldrlt	r3, [pc, #24]	; (8000260 <HAL_NVIC_SetPriority+0x64>)
 8000246:	f000 000f 	andlt.w	r0, r0, #15
 800024a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800024c:	bfa5      	ittet	ge
 800024e:	b2d2      	uxtbge	r2, r2
 8000250:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000254:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000256:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800025a:	bd30      	pop	{r4, r5, pc}
 800025c:	e000ed00 	.word	0xe000ed00
 8000260:	e000ed14 	.word	0xe000ed14

08000264 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000264:	2301      	movs	r3, #1
 8000266:	0942      	lsrs	r2, r0, #5
 8000268:	f000 001f 	and.w	r0, r0, #31
 800026c:	fa03 f000 	lsl.w	r0, r3, r0
 8000270:	4b01      	ldr	r3, [pc, #4]	; (8000278 <HAL_NVIC_EnableIRQ+0x14>)
 8000272:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000276:	4770      	bx	lr
 8000278:	e000e100 	.word	0xe000e100

0800027c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800027c:	3801      	subs	r0, #1
 800027e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000282:	d20a      	bcs.n	800029a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000284:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000286:	4b06      	ldr	r3, [pc, #24]	; (80002a0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000288:	4a06      	ldr	r2, [pc, #24]	; (80002a4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800028a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800028c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000290:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000292:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000294:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000296:	601a      	str	r2, [r3, #0]
 8000298:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800029a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop
 80002a0:	e000e010 	.word	0xe000e010
 80002a4:	e000ed00 	.word	0xe000ed00

080002a8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80002aa:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80002ac:	681a      	ldr	r2, [r3, #0]
 80002ae:	bf0c      	ite	eq
 80002b0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80002b4:	f022 0204 	bicne.w	r2, r2, #4
 80002b8:	601a      	str	r2, [r3, #0]
 80002ba:	4770      	bx	lr
 80002bc:	e000e010 	.word	0xe000e010

080002c0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80002c0:	4770      	bx	lr

080002c2 <HAL_SYSTICK_IRQHandler>:
{
 80002c2:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80002c4:	f7ff fffc 	bl	80002c0 <HAL_SYSTICK_Callback>
 80002c8:	bd08      	pop	{r3, pc}
	...

080002cc <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
  uint32_t position = 0x00;
 80002cc:	2300      	movs	r3, #0
{ 
 80002ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80002d2:	f8d1 8000 	ldr.w	r8, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002d6:	f8df 9194 	ldr.w	r9, [pc, #404]	; 800046c <HAL_GPIO_Init+0x1a0>
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80002da:	4a62      	ldr	r2, [pc, #392]	; (8000464 <HAL_GPIO_Init+0x198>)
  while (((GPIO_Init->Pin) >> position) != 0)
 80002dc:	fa38 f403 	lsrs.w	r4, r8, r3
 80002e0:	d102      	bne.n	80002e8 <HAL_GPIO_Init+0x1c>
      }
    }
    
    position++;
  } 
}
 80002e2:	b003      	add	sp, #12
 80002e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80002e8:	f04f 0e01 	mov.w	lr, #1
 80002ec:	fa0e fe03 	lsl.w	lr, lr, r3
    if(iocurrent)
 80002f0:	ea18 060e 	ands.w	r6, r8, lr
 80002f4:	f000 80a8 	beq.w	8000448 <HAL_GPIO_Init+0x17c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80002f8:	684c      	ldr	r4, [r1, #4]
 80002fa:	f024 0710 	bic.w	r7, r4, #16
 80002fe:	2f02      	cmp	r7, #2
 8000300:	d116      	bne.n	8000330 <HAL_GPIO_Init+0x64>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8000302:	f04f 0c0f 	mov.w	ip, #15
        temp = GPIOx->AFR[position >> 3];
 8000306:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 800030a:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 800030e:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000312:	f8da 5020 	ldr.w	r5, [sl, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8000316:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800031a:	fa0c fc0b 	lsl.w	ip, ip, fp
 800031e:	ea25 0c0c 	bic.w	ip, r5, ip
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 8000322:	690d      	ldr	r5, [r1, #16]
 8000324:	fa05 f50b 	lsl.w	r5, r5, fp
 8000328:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 800032c:	f8ca 5020 	str.w	r5, [sl, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8000330:	2503      	movs	r5, #3
 8000332:	ea4f 0a43 	mov.w	sl, r3, lsl #1
 8000336:	fa05 f50a 	lsl.w	r5, r5, sl
 800033a:	43ed      	mvns	r5, r5
      temp = GPIOx->MODER;
 800033c:	f8d0 b000 	ldr.w	fp, [r0]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000340:	f004 0c03 	and.w	ip, r4, #3
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8000344:	ea0b 0b05 	and.w	fp, fp, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000348:	fa0c fc0a 	lsl.w	ip, ip, sl
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800034c:	3f01      	subs	r7, #1
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800034e:	ea4c 0c0b 	orr.w	ip, ip, fp
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000352:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000354:	f8c0 c000 	str.w	ip, [r0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000358:	d811      	bhi.n	800037e <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR; 
 800035a:	6887      	ldr	r7, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800035c:	ea07 0b05 	and.w	fp, r7, r5
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000360:	68cf      	ldr	r7, [r1, #12]
 8000362:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000366:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 800036a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800036c:	6847      	ldr	r7, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800036e:	ea27 0e0e 	bic.w	lr, r7, lr
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000372:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000376:	409f      	lsls	r7, r3
 8000378:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800037c:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800037e:	68c7      	ldr	r7, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8000380:	403d      	ands	r5, r7
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8000382:	688f      	ldr	r7, [r1, #8]
 8000384:	fa07 f70a 	lsl.w	r7, r7, sl
 8000388:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800038a:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800038c:	00e5      	lsls	r5, r4, #3
 800038e:	d55b      	bpl.n	8000448 <HAL_GPIO_Init+0x17c>
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000390:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000394:	f8d9 5020 	ldr.w	r5, [r9, #32]
 8000398:	f023 0703 	bic.w	r7, r3, #3
 800039c:	f045 0501 	orr.w	r5, r5, #1
 80003a0:	f8c9 5020 	str.w	r5, [r9, #32]
 80003a4:	f8d9 5020 	ldr.w	r5, [r9, #32]
 80003a8:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80003ac:	f005 0501 	and.w	r5, r5, #1
 80003b0:	9501      	str	r5, [sp, #4]
 80003b2:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80003b6:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003ba:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80003bc:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = SYSCFG->EXTICR[position >> 2];
 80003c0:	f8d7 a008 	ldr.w	sl, [r7, #8]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80003c4:	fa0c f50e 	lsl.w	r5, ip, lr
 80003c8:	ea2a 0c05 	bic.w	ip, sl, r5
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80003cc:	4d26      	ldr	r5, [pc, #152]	; (8000468 <HAL_GPIO_Init+0x19c>)
 80003ce:	42a8      	cmp	r0, r5
 80003d0:	d03c      	beq.n	800044c <HAL_GPIO_Init+0x180>
 80003d2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003d6:	42a8      	cmp	r0, r5
 80003d8:	d03a      	beq.n	8000450 <HAL_GPIO_Init+0x184>
 80003da:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003de:	42a8      	cmp	r0, r5
 80003e0:	d038      	beq.n	8000454 <HAL_GPIO_Init+0x188>
 80003e2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003e6:	42a8      	cmp	r0, r5
 80003e8:	d036      	beq.n	8000458 <HAL_GPIO_Init+0x18c>
 80003ea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003ee:	42a8      	cmp	r0, r5
 80003f0:	d034      	beq.n	800045c <HAL_GPIO_Init+0x190>
 80003f2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003f6:	42a8      	cmp	r0, r5
 80003f8:	d032      	beq.n	8000460 <HAL_GPIO_Init+0x194>
 80003fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003fe:	42a8      	cmp	r0, r5
 8000400:	bf14      	ite	ne
 8000402:	2507      	movne	r5, #7
 8000404:	2506      	moveq	r5, #6
 8000406:	fa05 f50e 	lsl.w	r5, r5, lr
 800040a:	ea45 050c 	orr.w	r5, r5, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 800040e:	60bd      	str	r5, [r7, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000410:	43f7      	mvns	r7, r6
        temp = EXTI->IMR;
 8000412:	6815      	ldr	r5, [r2, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000414:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000418:	bf0c      	ite	eq
 800041a:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 800041c:	4335      	orrne	r5, r6
        EXTI->IMR = temp;
 800041e:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000420:	6855      	ldr	r5, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000422:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000426:	bf0c      	ite	eq
 8000428:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 800042a:	4335      	orrne	r5, r6
        EXTI->EMR = temp;
 800042c:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 800042e:	6895      	ldr	r5, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000430:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000434:	bf0c      	ite	eq
 8000436:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8000438:	4335      	orrne	r5, r6
        EXTI->RTSR = temp;
 800043a:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 800043c:	68d5      	ldr	r5, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800043e:	02a4      	lsls	r4, r4, #10
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000440:	bf54      	ite	pl
 8000442:	403d      	andpl	r5, r7
          SET_BIT(temp, iocurrent); 
 8000444:	4335      	orrmi	r5, r6
        EXTI->FTSR = temp;
 8000446:	60d5      	str	r5, [r2, #12]
    position++;
 8000448:	3301      	adds	r3, #1
 800044a:	e747      	b.n	80002dc <HAL_GPIO_Init+0x10>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800044c:	2500      	movs	r5, #0
 800044e:	e7da      	b.n	8000406 <HAL_GPIO_Init+0x13a>
 8000450:	2501      	movs	r5, #1
 8000452:	e7d8      	b.n	8000406 <HAL_GPIO_Init+0x13a>
 8000454:	2502      	movs	r5, #2
 8000456:	e7d6      	b.n	8000406 <HAL_GPIO_Init+0x13a>
 8000458:	2503      	movs	r5, #3
 800045a:	e7d4      	b.n	8000406 <HAL_GPIO_Init+0x13a>
 800045c:	2504      	movs	r5, #4
 800045e:	e7d2      	b.n	8000406 <HAL_GPIO_Init+0x13a>
 8000460:	2505      	movs	r5, #5
 8000462:	e7d0      	b.n	8000406 <HAL_GPIO_Init+0x13a>
 8000464:	40010400 	.word	0x40010400
 8000468:	40020000 	.word	0x40020000
 800046c:	40023800 	.word	0x40023800

08000470 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000470:	6903      	ldr	r3, [r0, #16]
 8000472:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000474:	bf14      	ite	ne
 8000476:	2001      	movne	r0, #1
 8000478:	2000      	moveq	r0, #0
 800047a:	4770      	bx	lr

0800047c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800047c:	b10a      	cbz	r2, 8000482 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 800047e:	6181      	str	r1, [r0, #24]
 8000480:	4770      	bx	lr
 8000482:	0409      	lsls	r1, r1, #16
 8000484:	e7fb      	b.n	800047e <HAL_GPIO_WritePin+0x2>

08000486 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000486:	4770      	bx	lr

08000488 <HAL_GPIO_EXTI_IRQHandler>:
{
 8000488:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 800048a:	4b04      	ldr	r3, [pc, #16]	; (800049c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800048c:	6959      	ldr	r1, [r3, #20]
 800048e:	4201      	tst	r1, r0
 8000490:	d002      	beq.n	8000498 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000492:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000494:	f7ff fff7 	bl	8000486 <HAL_GPIO_EXTI_Callback>
 8000498:	bd08      	pop	{r3, pc}
 800049a:	bf00      	nop
 800049c:	40010400 	.word	0x40010400

080004a0 <RCC_SetFlashLatencyFromMSIRange>:
{
  uint32_t vos = 0U;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80004a0:	4b1c      	ldr	r3, [pc, #112]	; (8000514 <RCC_SetFlashLatencyFromMSIRange+0x74>)
{
 80004a2:	b082      	sub	sp, #8
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80004a4:	689a      	ldr	r2, [r3, #8]
 80004a6:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 80004aa:	d00c      	beq.n	80004c6 <RCC_SetFlashLatencyFromMSIRange+0x26>
{
 80004ac:	2200      	movs	r2, #0
    {
      latency = FLASH_LATENCY_1; /* 1WS */
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 80004ae:	491a      	ldr	r1, [pc, #104]	; (8000518 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 80004b0:	680b      	ldr	r3, [r1, #0]
 80004b2:	f023 0301 	bic.w	r3, r3, #1
 80004b6:	4313      	orrs	r3, r2
 80004b8:	600b      	str	r3, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80004ba:	6808      	ldr	r0, [r1, #0]
 80004bc:	f000 0001 	and.w	r0, r0, #1
 80004c0:	4050      	eors	r0, r2
  {
    return HAL_ERROR;
  }
  
  return HAL_OK;
}
 80004c2:	b002      	add	sp, #8
 80004c4:	4770      	bx	lr
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80004c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80004c8:	4914      	ldr	r1, [pc, #80]	; (800051c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80004ca:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 80004ce:	d00f      	beq.n	80004f0 <RCC_SetFlashLatencyFromMSIRange+0x50>
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80004d0:	680a      	ldr	r2, [r1, #0]
 80004d2:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80004d6:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 80004da:	d1e7      	bne.n	80004ac <RCC_SetFlashLatencyFromMSIRange+0xc>
 80004dc:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 80004e0:	d1e4      	bne.n	80004ac <RCC_SetFlashLatencyFromMSIRange+0xc>
  __HAL_FLASH_SET_LATENCY(latency);
 80004e2:	4a0d      	ldr	r2, [pc, #52]	; (8000518 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 80004e4:	6813      	ldr	r3, [r2, #0]
 80004e6:	f043 0304 	orr.w	r3, r3, #4
 80004ea:	6013      	str	r3, [r2, #0]
      latency = FLASH_LATENCY_1; /* 1WS */
 80004ec:	2201      	movs	r2, #1
 80004ee:	e7de      	b.n	80004ae <RCC_SetFlashLatencyFromMSIRange+0xe>
      __HAL_RCC_PWR_CLK_ENABLE();
 80004f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80004f2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80004f6:	625a      	str	r2, [r3, #36]	; 0x24
 80004f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80004fa:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80004fe:	9201      	str	r2, [sp, #4]
 8000500:	9a01      	ldr	r2, [sp, #4]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000502:	680a      	ldr	r2, [r1, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
 8000504:	6a59      	ldr	r1, [r3, #36]	; 0x24
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000506:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
      __HAL_RCC_PWR_CLK_DISABLE();
 800050a:	f021 5180 	bic.w	r1, r1, #268435456	; 0x10000000
 800050e:	6259      	str	r1, [r3, #36]	; 0x24
 8000510:	e7e1      	b.n	80004d6 <RCC_SetFlashLatencyFromMSIRange+0x36>
 8000512:	bf00      	nop
 8000514:	40023800 	.word	0x40023800
 8000518:	40023c00 	.word	0x40023c00
 800051c:	40007000 	.word	0x40007000

08000520 <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000520:	6803      	ldr	r3, [r0, #0]
{
 8000522:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000526:	07d9      	lsls	r1, r3, #31
{
 8000528:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800052a:	d46a      	bmi.n	8000602 <HAL_RCC_OscConfig+0xe2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800052c:	6823      	ldr	r3, [r4, #0]
 800052e:	079a      	lsls	r2, r3, #30
 8000530:	f100 80e6 	bmi.w	8000700 <HAL_RCC_OscConfig+0x1e0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000534:	6823      	ldr	r3, [r4, #0]
 8000536:	06de      	lsls	r6, r3, #27
 8000538:	d555      	bpl.n	80005e6 <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 800053a:	4dc1      	ldr	r5, [pc, #772]	; (8000840 <HAL_RCC_OscConfig+0x320>)
 800053c:	68ab      	ldr	r3, [r5, #8]
 800053e:	f013 0f0c 	tst.w	r3, #12
 8000542:	f040 8183 	bne.w	800084c <HAL_RCC_OscConfig+0x32c>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000546:	f44f 7300 	mov.w	r3, #512	; 0x200
 800054a:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800054e:	6829      	ldr	r1, [r5, #0]
 8000550:	fa93 f3a3 	rbit	r3, r3
 8000554:	fab3 f383 	clz	r3, r3
 8000558:	2201      	movs	r2, #1
 800055a:	f003 031f 	and.w	r3, r3, #31
 800055e:	fa02 f303 	lsl.w	r3, r2, r3
 8000562:	420b      	tst	r3, r1
 8000564:	d002      	beq.n	800056c <HAL_RCC_OscConfig+0x4c>
 8000566:	69a3      	ldr	r3, [r4, #24]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d06e      	beq.n	800064a <HAL_RCC_OscConfig+0x12a>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800056c:	4db4      	ldr	r5, [pc, #720]	; (8000840 <HAL_RCC_OscConfig+0x320>)
 800056e:	6a20      	ldr	r0, [r4, #32]
 8000570:	686b      	ldr	r3, [r5, #4]
 8000572:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000576:	4298      	cmp	r0, r3
 8000578:	f240 814a 	bls.w	8000810 <HAL_RCC_OscConfig+0x2f0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800057c:	f7ff ff90 	bl	80004a0 <RCC_SetFlashLatencyFromMSIRange>
 8000580:	2800      	cmp	r0, #0
 8000582:	d162      	bne.n	800064a <HAL_RCC_OscConfig+0x12a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000584:	686b      	ldr	r3, [r5, #4]
 8000586:	6a22      	ldr	r2, [r4, #32]
 8000588:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800058c:	4313      	orrs	r3, r2
 800058e:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000590:	6869      	ldr	r1, [r5, #4]
 8000592:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8000596:	fa93 f3a3 	rbit	r3, r3
 800059a:	fab3 f283 	clz	r2, r3
 800059e:	69e3      	ldr	r3, [r4, #28]
 80005a0:	4093      	lsls	r3, r2
 80005a2:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 80005a6:	4313      	orrs	r3, r2
 80005a8:	606b      	str	r3, [r5, #4]
 80005aa:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80005ae:	fa93 f3a3 	rbit	r3, r3
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 80005b2:	fab3 f083 	clz	r0, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 80005b6:	4ba2      	ldr	r3, [pc, #648]	; (8000840 <HAL_RCC_OscConfig+0x320>)
 80005b8:	21f0      	movs	r1, #240	; 0xf0
 80005ba:	689a      	ldr	r2, [r3, #8]
 80005bc:	fa91 f1a1 	rbit	r1, r1
 80005c0:	fab1 f181 	clz	r1, r1
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 80005c4:	6a23      	ldr	r3, [r4, #32]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 80005c6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 80005ca:	40c3      	lsrs	r3, r0
 80005cc:	1c58      	adds	r0, r3, #1
 80005ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 80005d2:	40ca      	lsrs	r2, r1
 80005d4:	499b      	ldr	r1, [pc, #620]	; (8000844 <HAL_RCC_OscConfig+0x324>)
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 80005d6:	4083      	lsls	r3, r0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 80005d8:	5c8a      	ldrb	r2, [r1, r2]
        HAL_InitTick (TICK_INT_PRIORITY);
 80005da:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 80005dc:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 80005de:	4a9a      	ldr	r2, [pc, #616]	; (8000848 <HAL_RCC_OscConfig+0x328>)
 80005e0:	6013      	str	r3, [r2, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 80005e2:	f7ff fdcb 	bl	800017c <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80005e6:	6823      	ldr	r3, [r4, #0]
 80005e8:	071d      	lsls	r5, r3, #28
 80005ea:	f100 8191 	bmi.w	8000910 <HAL_RCC_OscConfig+0x3f0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80005ee:	6823      	ldr	r3, [r4, #0]
 80005f0:	0758      	lsls	r0, r3, #29
 80005f2:	f100 81d3 	bmi.w	800099c <HAL_RCC_OscConfig+0x47c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80005f6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80005f8:	2a00      	cmp	r2, #0
 80005fa:	f040 8257 	bne.w	8000aac <HAL_RCC_OscConfig+0x58c>
  return HAL_OK;
 80005fe:	2000      	movs	r0, #0
 8000600:	e024      	b.n	800064c <HAL_RCC_OscConfig+0x12c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000602:	4b8f      	ldr	r3, [pc, #572]	; (8000840 <HAL_RCC_OscConfig+0x320>)
 8000604:	689a      	ldr	r2, [r3, #8]
 8000606:	f002 020c 	and.w	r2, r2, #12
 800060a:	2a08      	cmp	r2, #8
 800060c:	d007      	beq.n	800061e <HAL_RCC_OscConfig+0xfe>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800060e:	689a      	ldr	r2, [r3, #8]
 8000610:	f002 020c 	and.w	r2, r2, #12
 8000614:	2a0c      	cmp	r2, #12
 8000616:	d11c      	bne.n	8000652 <HAL_RCC_OscConfig+0x132>
 8000618:	689b      	ldr	r3, [r3, #8]
 800061a:	03db      	lsls	r3, r3, #15
 800061c:	d519      	bpl.n	8000652 <HAL_RCC_OscConfig+0x132>
 800061e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000622:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000626:	4a86      	ldr	r2, [pc, #536]	; (8000840 <HAL_RCC_OscConfig+0x320>)
 8000628:	6811      	ldr	r1, [r2, #0]
 800062a:	fa93 f3a3 	rbit	r3, r3
 800062e:	fab3 f383 	clz	r3, r3
 8000632:	2201      	movs	r2, #1
 8000634:	f003 031f 	and.w	r3, r3, #31
 8000638:	fa02 f303 	lsl.w	r3, r2, r3
 800063c:	420b      	tst	r3, r1
 800063e:	f43f af75 	beq.w	800052c <HAL_RCC_OscConfig+0xc>
 8000642:	6863      	ldr	r3, [r4, #4]
 8000644:	2b00      	cmp	r3, #0
 8000646:	f47f af71 	bne.w	800052c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800064a:	2001      	movs	r0, #1
}
 800064c:	b003      	add	sp, #12
 800064e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000652:	6863      	ldr	r3, [r4, #4]
 8000654:	4d7a      	ldr	r5, [pc, #488]	; (8000840 <HAL_RCC_OscConfig+0x320>)
 8000656:	2b01      	cmp	r3, #1
 8000658:	d120      	bne.n	800069c <HAL_RCC_OscConfig+0x17c>
 800065a:	682b      	ldr	r3, [r5, #0]
 800065c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000660:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000662:	f7ff fdb3 	bl	80001cc <HAL_GetTick>
 8000666:	f44f 3500 	mov.w	r5, #131072	; 0x20000
 800066a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800066c:	2601      	movs	r6, #1
 800066e:	4f74      	ldr	r7, [pc, #464]	; (8000840 <HAL_RCC_OscConfig+0x320>)
 8000670:	fa95 f3a5 	rbit	r3, r5
 8000674:	683a      	ldr	r2, [r7, #0]
 8000676:	fa95 f3a5 	rbit	r3, r5
 800067a:	fab3 f383 	clz	r3, r3
 800067e:	f003 031f 	and.w	r3, r3, #31
 8000682:	fa06 f303 	lsl.w	r3, r6, r3
 8000686:	4213      	tst	r3, r2
 8000688:	f47f af50 	bne.w	800052c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800068c:	f7ff fd9e 	bl	80001cc <HAL_GetTick>
 8000690:	eba0 0008 	sub.w	r0, r0, r8
 8000694:	2864      	cmp	r0, #100	; 0x64
 8000696:	d9eb      	bls.n	8000670 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8000698:	2003      	movs	r0, #3
 800069a:	e7d7      	b.n	800064c <HAL_RCC_OscConfig+0x12c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800069c:	bb13      	cbnz	r3, 80006e4 <HAL_RCC_OscConfig+0x1c4>
 800069e:	682b      	ldr	r3, [r5, #0]
 80006a0:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 80006a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006a8:	602b      	str	r3, [r5, #0]
 80006aa:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80006ac:	2701      	movs	r7, #1
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006b2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80006b4:	f7ff fd8a 	bl	80001cc <HAL_GetTick>
 80006b8:	4680      	mov	r8, r0
 80006ba:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80006be:	682a      	ldr	r2, [r5, #0]
 80006c0:	fa96 f3a6 	rbit	r3, r6
 80006c4:	fab3 f383 	clz	r3, r3
 80006c8:	f003 031f 	and.w	r3, r3, #31
 80006cc:	fa07 f303 	lsl.w	r3, r7, r3
 80006d0:	4213      	tst	r3, r2
 80006d2:	f43f af2b 	beq.w	800052c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80006d6:	f7ff fd79 	bl	80001cc <HAL_GetTick>
 80006da:	eba0 0008 	sub.w	r0, r0, r8
 80006de:	2864      	cmp	r0, #100	; 0x64
 80006e0:	d9eb      	bls.n	80006ba <HAL_RCC_OscConfig+0x19a>
 80006e2:	e7d9      	b.n	8000698 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006e4:	2b05      	cmp	r3, #5
 80006e6:	682b      	ldr	r3, [r5, #0]
 80006e8:	d103      	bne.n	80006f2 <HAL_RCC_OscConfig+0x1d2>
 80006ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80006ee:	602b      	str	r3, [r5, #0]
 80006f0:	e7b3      	b.n	800065a <HAL_RCC_OscConfig+0x13a>
 80006f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006f6:	602b      	str	r3, [r5, #0]
 80006f8:	682b      	ldr	r3, [r5, #0]
 80006fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006fe:	e7af      	b.n	8000660 <HAL_RCC_OscConfig+0x140>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000700:	4b4f      	ldr	r3, [pc, #316]	; (8000840 <HAL_RCC_OscConfig+0x320>)
 8000702:	689a      	ldr	r2, [r3, #8]
 8000704:	f002 020c 	and.w	r2, r2, #12
 8000708:	2a04      	cmp	r2, #4
 800070a:	d007      	beq.n	800071c <HAL_RCC_OscConfig+0x1fc>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800070c:	689a      	ldr	r2, [r3, #8]
 800070e:	f002 020c 	and.w	r2, r2, #12
 8000712:	2a0c      	cmp	r2, #12
 8000714:	d124      	bne.n	8000760 <HAL_RCC_OscConfig+0x240>
 8000716:	689b      	ldr	r3, [r3, #8]
 8000718:	03df      	lsls	r7, r3, #15
 800071a:	d421      	bmi.n	8000760 <HAL_RCC_OscConfig+0x240>
 800071c:	2302      	movs	r3, #2
 800071e:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000722:	4a47      	ldr	r2, [pc, #284]	; (8000840 <HAL_RCC_OscConfig+0x320>)
 8000724:	6810      	ldr	r0, [r2, #0]
 8000726:	fa93 f3a3 	rbit	r3, r3
 800072a:	fab3 f383 	clz	r3, r3
 800072e:	2101      	movs	r1, #1
 8000730:	f003 031f 	and.w	r3, r3, #31
 8000734:	fa01 f303 	lsl.w	r3, r1, r3
 8000738:	4203      	tst	r3, r0
 800073a:	4613      	mov	r3, r2
 800073c:	d002      	beq.n	8000744 <HAL_RCC_OscConfig+0x224>
 800073e:	68e2      	ldr	r2, [r4, #12]
 8000740:	428a      	cmp	r2, r1
 8000742:	d182      	bne.n	800064a <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000744:	6858      	ldr	r0, [r3, #4]
 8000746:	f44f 52f8 	mov.w	r2, #7936	; 0x1f00
 800074a:	fa92 f2a2 	rbit	r2, r2
 800074e:	fab2 f182 	clz	r1, r2
 8000752:	6922      	ldr	r2, [r4, #16]
 8000754:	408a      	lsls	r2, r1
 8000756:	f420 51f8 	bic.w	r1, r0, #7936	; 0x1f00
 800075a:	430a      	orrs	r2, r1
 800075c:	605a      	str	r2, [r3, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800075e:	e6e9      	b.n	8000534 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000760:	68e2      	ldr	r2, [r4, #12]
 8000762:	2501      	movs	r5, #1
 8000764:	b382      	cbz	r2, 80007c8 <HAL_RCC_OscConfig+0x2a8>
 8000766:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_ENABLE();
 800076a:	fab3 f383 	clz	r3, r3
 800076e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000772:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000776:	009b      	lsls	r3, r3, #2
 8000778:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 800077a:	f7ff fd27 	bl	80001cc <HAL_GetTick>
 800077e:	2702      	movs	r7, #2
 8000780:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000782:	4e2f      	ldr	r6, [pc, #188]	; (8000840 <HAL_RCC_OscConfig+0x320>)
 8000784:	fa97 f3a7 	rbit	r3, r7
 8000788:	6832      	ldr	r2, [r6, #0]
 800078a:	fa97 f3a7 	rbit	r3, r7
 800078e:	fab3 f383 	clz	r3, r3
 8000792:	f003 031f 	and.w	r3, r3, #31
 8000796:	fa05 f303 	lsl.w	r3, r5, r3
 800079a:	4213      	tst	r3, r2
 800079c:	d00d      	beq.n	80007ba <HAL_RCC_OscConfig+0x29a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800079e:	6871      	ldr	r1, [r6, #4]
 80007a0:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80007a4:	fa93 f3a3 	rbit	r3, r3
 80007a8:	fab3 f283 	clz	r2, r3
 80007ac:	6923      	ldr	r3, [r4, #16]
 80007ae:	4093      	lsls	r3, r2
 80007b0:	f421 52f8 	bic.w	r2, r1, #7936	; 0x1f00
 80007b4:	4313      	orrs	r3, r2
 80007b6:	6073      	str	r3, [r6, #4]
 80007b8:	e6bc      	b.n	8000534 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80007ba:	f7ff fd07 	bl	80001cc <HAL_GetTick>
 80007be:	eba0 0008 	sub.w	r0, r0, r8
 80007c2:	2802      	cmp	r0, #2
 80007c4:	d9de      	bls.n	8000784 <HAL_RCC_OscConfig+0x264>
 80007c6:	e767      	b.n	8000698 <HAL_RCC_OscConfig+0x178>
 80007c8:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 80007cc:	fab3 f383 	clz	r3, r3
 80007d0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80007d4:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80007d8:	009b      	lsls	r3, r3, #2
 80007da:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80007dc:	f7ff fcf6 	bl	80001cc <HAL_GetTick>
 80007e0:	2602      	movs	r6, #2
 80007e2:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80007e4:	4f16      	ldr	r7, [pc, #88]	; (8000840 <HAL_RCC_OscConfig+0x320>)
 80007e6:	fa96 f3a6 	rbit	r3, r6
 80007ea:	683a      	ldr	r2, [r7, #0]
 80007ec:	fa96 f3a6 	rbit	r3, r6
 80007f0:	fab3 f383 	clz	r3, r3
 80007f4:	f003 031f 	and.w	r3, r3, #31
 80007f8:	fa05 f303 	lsl.w	r3, r5, r3
 80007fc:	4213      	tst	r3, r2
 80007fe:	f43f ae99 	beq.w	8000534 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000802:	f7ff fce3 	bl	80001cc <HAL_GetTick>
 8000806:	eba0 0008 	sub.w	r0, r0, r8
 800080a:	2802      	cmp	r0, #2
 800080c:	d9eb      	bls.n	80007e6 <HAL_RCC_OscConfig+0x2c6>
 800080e:	e743      	b.n	8000698 <HAL_RCC_OscConfig+0x178>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000810:	686b      	ldr	r3, [r5, #4]
 8000812:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000816:	4303      	orrs	r3, r0
 8000818:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800081a:	6869      	ldr	r1, [r5, #4]
 800081c:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8000820:	fa93 f3a3 	rbit	r3, r3
 8000824:	fab3 f283 	clz	r2, r3
 8000828:	69e3      	ldr	r3, [r4, #28]
 800082a:	4093      	lsls	r3, r2
 800082c:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8000830:	4313      	orrs	r3, r2
 8000832:	606b      	str	r3, [r5, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000834:	f7ff fe34 	bl	80004a0 <RCC_SetFlashLatencyFromMSIRange>
 8000838:	2800      	cmp	r0, #0
 800083a:	f43f aeb6 	beq.w	80005aa <HAL_RCC_OscConfig+0x8a>
 800083e:	e704      	b.n	800064a <HAL_RCC_OscConfig+0x12a>
 8000840:	40023800 	.word	0x40023800
 8000844:	080018d8 	.word	0x080018d8
 8000848:	20000004 	.word	0x20000004
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800084c:	69a2      	ldr	r2, [r4, #24]
 800084e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000852:	2a00      	cmp	r2, #0
 8000854:	d037      	beq.n	80008c6 <HAL_RCC_OscConfig+0x3a6>
 8000856:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_MSI_ENABLE();
 800085a:	fab3 f383 	clz	r3, r3
 800085e:	2601      	movs	r6, #1
 8000860:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000864:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000868:	009b      	lsls	r3, r3, #2
 800086a:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800086c:	f7ff fcae 	bl	80001cc <HAL_GetTick>
 8000870:	f44f 7700 	mov.w	r7, #512	; 0x200
 8000874:	4680      	mov	r8, r0
 8000876:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 800087a:	682a      	ldr	r2, [r5, #0]
 800087c:	fa97 f3a7 	rbit	r3, r7
 8000880:	fab3 f383 	clz	r3, r3
 8000884:	f003 031f 	and.w	r3, r3, #31
 8000888:	fa06 f303 	lsl.w	r3, r6, r3
 800088c:	4213      	tst	r3, r2
 800088e:	d013      	beq.n	80008b8 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000890:	686b      	ldr	r3, [r5, #4]
 8000892:	6a22      	ldr	r2, [r4, #32]
 8000894:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000898:	4313      	orrs	r3, r2
 800089a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800089c:	6869      	ldr	r1, [r5, #4]
 800089e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80008a2:	fa93 f3a3 	rbit	r3, r3
 80008a6:	fab3 f283 	clz	r2, r3
 80008aa:	69e3      	ldr	r3, [r4, #28]
 80008ac:	4093      	lsls	r3, r2
 80008ae:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 80008b2:	4313      	orrs	r3, r2
 80008b4:	606b      	str	r3, [r5, #4]
 80008b6:	e696      	b.n	80005e6 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80008b8:	f7ff fc88 	bl	80001cc <HAL_GetTick>
 80008bc:	eba0 0008 	sub.w	r0, r0, r8
 80008c0:	2802      	cmp	r0, #2
 80008c2:	d9d8      	bls.n	8000876 <HAL_RCC_OscConfig+0x356>
 80008c4:	e6e8      	b.n	8000698 <HAL_RCC_OscConfig+0x178>
 80008c6:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_MSI_DISABLE();
 80008ca:	fab3 f383 	clz	r3, r3
 80008ce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80008d2:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80008d6:	009b      	lsls	r3, r3, #2
 80008d8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80008da:	f7ff fc77 	bl	80001cc <HAL_GetTick>
 80008de:	f44f 7600 	mov.w	r6, #512	; 0x200
 80008e2:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 80008e4:	2701      	movs	r7, #1
 80008e6:	fa96 f3a6 	rbit	r3, r6
 80008ea:	682a      	ldr	r2, [r5, #0]
 80008ec:	fa96 f3a6 	rbit	r3, r6
 80008f0:	fab3 f383 	clz	r3, r3
 80008f4:	f003 031f 	and.w	r3, r3, #31
 80008f8:	fa07 f303 	lsl.w	r3, r7, r3
 80008fc:	4213      	tst	r3, r2
 80008fe:	f43f ae72 	beq.w	80005e6 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000902:	f7ff fc63 	bl	80001cc <HAL_GetTick>
 8000906:	eba0 0008 	sub.w	r0, r0, r8
 800090a:	2802      	cmp	r0, #2
 800090c:	d9eb      	bls.n	80008e6 <HAL_RCC_OscConfig+0x3c6>
 800090e:	e6c3      	b.n	8000698 <HAL_RCC_OscConfig+0x178>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000910:	6962      	ldr	r2, [r4, #20]
 8000912:	2501      	movs	r5, #1
 8000914:	49a9      	ldr	r1, [pc, #676]	; (8000bbc <HAL_RCC_OscConfig+0x69c>)
 8000916:	b302      	cbz	r2, 800095a <HAL_RCC_OscConfig+0x43a>
 8000918:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_ENABLE();
 800091c:	fab3 f383 	clz	r3, r3
 8000920:	440b      	add	r3, r1
 8000922:	009b      	lsls	r3, r3, #2
 8000924:	601d      	str	r5, [r3, #0]
      tickstart = HAL_GetTick();
 8000926:	f7ff fc51 	bl	80001cc <HAL_GetTick>
 800092a:	2602      	movs	r6, #2
 800092c:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800092e:	4fa4      	ldr	r7, [pc, #656]	; (8000bc0 <HAL_RCC_OscConfig+0x6a0>)
 8000930:	fa96 f3a6 	rbit	r3, r6
 8000934:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000936:	fa96 f3a6 	rbit	r3, r6
 800093a:	fab3 f383 	clz	r3, r3
 800093e:	f003 031f 	and.w	r3, r3, #31
 8000942:	fa05 f303 	lsl.w	r3, r5, r3
 8000946:	4213      	tst	r3, r2
 8000948:	f47f ae51 	bne.w	80005ee <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800094c:	f7ff fc3e 	bl	80001cc <HAL_GetTick>
 8000950:	eba0 0008 	sub.w	r0, r0, r8
 8000954:	2802      	cmp	r0, #2
 8000956:	d9eb      	bls.n	8000930 <HAL_RCC_OscConfig+0x410>
 8000958:	e69e      	b.n	8000698 <HAL_RCC_OscConfig+0x178>
 800095a:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_DISABLE();
 800095e:	fab3 f383 	clz	r3, r3
 8000962:	440b      	add	r3, r1
 8000964:	009b      	lsls	r3, r3, #2
 8000966:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000968:	f7ff fc30 	bl	80001cc <HAL_GetTick>
 800096c:	2602      	movs	r6, #2
 800096e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000970:	4f93      	ldr	r7, [pc, #588]	; (8000bc0 <HAL_RCC_OscConfig+0x6a0>)
 8000972:	fa96 f3a6 	rbit	r3, r6
 8000976:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000978:	fa96 f3a6 	rbit	r3, r6
 800097c:	fab3 f383 	clz	r3, r3
 8000980:	f003 031f 	and.w	r3, r3, #31
 8000984:	fa05 f303 	lsl.w	r3, r5, r3
 8000988:	4213      	tst	r3, r2
 800098a:	f43f ae30 	beq.w	80005ee <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800098e:	f7ff fc1d 	bl	80001cc <HAL_GetTick>
 8000992:	eba0 0008 	sub.w	r0, r0, r8
 8000996:	2802      	cmp	r0, #2
 8000998:	d9eb      	bls.n	8000972 <HAL_RCC_OscConfig+0x452>
 800099a:	e67d      	b.n	8000698 <HAL_RCC_OscConfig+0x178>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800099c:	4b88      	ldr	r3, [pc, #544]	; (8000bc0 <HAL_RCC_OscConfig+0x6a0>)
 800099e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009a0:	00d1      	lsls	r1, r2, #3
 80009a2:	d434      	bmi.n	8000a0e <HAL_RCC_OscConfig+0x4ee>
      pwrclkchanged = SET;
 80009a4:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80009a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009a8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80009ac:	625a      	str	r2, [r3, #36]	; 0x24
 80009ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009b4:	9301      	str	r3, [sp, #4]
 80009b6:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009b8:	4d82      	ldr	r5, [pc, #520]	; (8000bc4 <HAL_RCC_OscConfig+0x6a4>)
 80009ba:	682b      	ldr	r3, [r5, #0]
 80009bc:	05da      	lsls	r2, r3, #23
 80009be:	d528      	bpl.n	8000a12 <HAL_RCC_OscConfig+0x4f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009c0:	68a3      	ldr	r3, [r4, #8]
 80009c2:	4d7f      	ldr	r5, [pc, #508]	; (8000bc0 <HAL_RCC_OscConfig+0x6a0>)
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d134      	bne.n	8000a32 <HAL_RCC_OscConfig+0x512>
 80009c8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80009ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009ce:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80009d0:	f7ff fbfc 	bl	80001cc <HAL_GetTick>
 80009d4:	f44f 7500 	mov.w	r5, #512	; 0x200
 80009d8:	4681      	mov	r9, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80009da:	2701      	movs	r7, #1
 80009dc:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 8000bc0 <HAL_RCC_OscConfig+0x6a0>
 80009e0:	fa95 f3a5 	rbit	r3, r5
 80009e4:	f8d8 2034 	ldr.w	r2, [r8, #52]	; 0x34
 80009e8:	fa95 f3a5 	rbit	r3, r5
 80009ec:	fab3 f383 	clz	r3, r3
 80009f0:	f003 031f 	and.w	r3, r3, #31
 80009f4:	fa07 f303 	lsl.w	r3, r7, r3
 80009f8:	4213      	tst	r3, r2
 80009fa:	d04e      	beq.n	8000a9a <HAL_RCC_OscConfig+0x57a>
    if(pwrclkchanged == SET)
 80009fc:	2e00      	cmp	r6, #0
 80009fe:	f43f adfa 	beq.w	80005f6 <HAL_RCC_OscConfig+0xd6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000a02:	4a6f      	ldr	r2, [pc, #444]	; (8000bc0 <HAL_RCC_OscConfig+0x6a0>)
 8000a04:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000a06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000a0a:	6253      	str	r3, [r2, #36]	; 0x24
 8000a0c:	e5f3      	b.n	80005f6 <HAL_RCC_OscConfig+0xd6>
    FlagStatus       pwrclkchanged = RESET;
 8000a0e:	2600      	movs	r6, #0
 8000a10:	e7d2      	b.n	80009b8 <HAL_RCC_OscConfig+0x498>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a12:	682b      	ldr	r3, [r5, #0]
 8000a14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a18:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000a1a:	f7ff fbd7 	bl	80001cc <HAL_GetTick>
 8000a1e:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a20:	682b      	ldr	r3, [r5, #0]
 8000a22:	05db      	lsls	r3, r3, #23
 8000a24:	d4cc      	bmi.n	80009c0 <HAL_RCC_OscConfig+0x4a0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a26:	f7ff fbd1 	bl	80001cc <HAL_GetTick>
 8000a2a:	1bc0      	subs	r0, r0, r7
 8000a2c:	2864      	cmp	r0, #100	; 0x64
 8000a2e:	d9f7      	bls.n	8000a20 <HAL_RCC_OscConfig+0x500>
 8000a30:	e632      	b.n	8000698 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a32:	bb23      	cbnz	r3, 8000a7e <HAL_RCC_OscConfig+0x55e>
 8000a34:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000a36:	f44f 7700 	mov.w	r7, #512	; 0x200
 8000a3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a3e:	636b      	str	r3, [r5, #52]	; 0x34
 8000a40:	6b6b      	ldr	r3, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a42:	f04f 0801 	mov.w	r8, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000a4a:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000a4c:	f7ff fbbe 	bl	80001cc <HAL_GetTick>
 8000a50:	4681      	mov	r9, r0
 8000a52:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a56:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000a58:	fa97 f3a7 	rbit	r3, r7
 8000a5c:	fab3 f383 	clz	r3, r3
 8000a60:	f003 031f 	and.w	r3, r3, #31
 8000a64:	fa08 f303 	lsl.w	r3, r8, r3
 8000a68:	4213      	tst	r3, r2
 8000a6a:	d0c7      	beq.n	80009fc <HAL_RCC_OscConfig+0x4dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a6c:	f7ff fbae 	bl	80001cc <HAL_GetTick>
 8000a70:	f241 3388 	movw	r3, #5000	; 0x1388
 8000a74:	eba0 0009 	sub.w	r0, r0, r9
 8000a78:	4298      	cmp	r0, r3
 8000a7a:	d9ea      	bls.n	8000a52 <HAL_RCC_OscConfig+0x532>
 8000a7c:	e60c      	b.n	8000698 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a7e:	2b05      	cmp	r3, #5
 8000a80:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000a82:	d103      	bne.n	8000a8c <HAL_RCC_OscConfig+0x56c>
 8000a84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a88:	636b      	str	r3, [r5, #52]	; 0x34
 8000a8a:	e79d      	b.n	80009c8 <HAL_RCC_OscConfig+0x4a8>
 8000a8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a90:	636b      	str	r3, [r5, #52]	; 0x34
 8000a92:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000a94:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000a98:	e799      	b.n	80009ce <HAL_RCC_OscConfig+0x4ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a9a:	f7ff fb97 	bl	80001cc <HAL_GetTick>
 8000a9e:	f241 3388 	movw	r3, #5000	; 0x1388
 8000aa2:	eba0 0009 	sub.w	r0, r0, r9
 8000aa6:	4298      	cmp	r0, r3
 8000aa8:	d99a      	bls.n	80009e0 <HAL_RCC_OscConfig+0x4c0>
 8000aaa:	e5f5      	b.n	8000698 <HAL_RCC_OscConfig+0x178>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000aac:	4d44      	ldr	r5, [pc, #272]	; (8000bc0 <HAL_RCC_OscConfig+0x6a0>)
 8000aae:	68ab      	ldr	r3, [r5, #8]
 8000ab0:	f003 030c 	and.w	r3, r3, #12
 8000ab4:	2b0c      	cmp	r3, #12
 8000ab6:	f43f adc8 	beq.w	800064a <HAL_RCC_OscConfig+0x12a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000aba:	2a02      	cmp	r2, #2
 8000abc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ac0:	d156      	bne.n	8000b70 <HAL_RCC_OscConfig+0x650>
 8000ac2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000ac6:	fab3 f383 	clz	r3, r3
 8000aca:	2200      	movs	r2, #0
 8000acc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000ad0:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000ad4:	009b      	lsls	r3, r3, #2
 8000ad6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ad8:	f7ff fb78 	bl	80001cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000adc:	462e      	mov	r6, r5
        tickstart = HAL_GetTick();
 8000ade:	4680      	mov	r8, r0
 8000ae0:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ae4:	2501      	movs	r5, #1
 8000ae6:	fa97 f3a7 	rbit	r3, r7
 8000aea:	6832      	ldr	r2, [r6, #0]
 8000aec:	fa97 f3a7 	rbit	r3, r7
 8000af0:	fab3 f383 	clz	r3, r3
 8000af4:	f003 031f 	and.w	r3, r3, #31
 8000af8:	fa05 f303 	lsl.w	r3, r5, r3
 8000afc:	4213      	tst	r3, r2
 8000afe:	d130      	bne.n	8000b62 <HAL_RCC_OscConfig+0x642>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b00:	68b2      	ldr	r2, [r6, #8]
 8000b02:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000b04:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000b06:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 8000b0a:	430b      	orrs	r3, r1
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000b10:	4313      	orrs	r3, r2
 8000b12:	60b3      	str	r3, [r6, #8]
 8000b14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000b18:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8000b1c:	fab3 f383 	clz	r3, r3
 8000b20:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000b24:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000b28:	009b      	lsls	r3, r3, #2
 8000b2a:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 8000b2c:	f7ff fb4e 	bl	80001cc <HAL_GetTick>
 8000b30:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8000b34:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b36:	2501      	movs	r5, #1
 8000b38:	4e21      	ldr	r6, [pc, #132]	; (8000bc0 <HAL_RCC_OscConfig+0x6a0>)
 8000b3a:	fa94 f3a4 	rbit	r3, r4
 8000b3e:	6832      	ldr	r2, [r6, #0]
 8000b40:	fa94 f3a4 	rbit	r3, r4
 8000b44:	fab3 f383 	clz	r3, r3
 8000b48:	f003 031f 	and.w	r3, r3, #31
 8000b4c:	fa05 f303 	lsl.w	r3, r5, r3
 8000b50:	4213      	tst	r3, r2
 8000b52:	f47f ad54 	bne.w	80005fe <HAL_RCC_OscConfig+0xde>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b56:	f7ff fb39 	bl	80001cc <HAL_GetTick>
 8000b5a:	1bc0      	subs	r0, r0, r7
 8000b5c:	2802      	cmp	r0, #2
 8000b5e:	d9ec      	bls.n	8000b3a <HAL_RCC_OscConfig+0x61a>
 8000b60:	e59a      	b.n	8000698 <HAL_RCC_OscConfig+0x178>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b62:	f7ff fb33 	bl	80001cc <HAL_GetTick>
 8000b66:	eba0 0008 	sub.w	r0, r0, r8
 8000b6a:	2802      	cmp	r0, #2
 8000b6c:	d9bb      	bls.n	8000ae6 <HAL_RCC_OscConfig+0x5c6>
 8000b6e:	e593      	b.n	8000698 <HAL_RCC_OscConfig+0x178>
 8000b70:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000b74:	fab3 f383 	clz	r3, r3
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000b7e:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000b82:	009b      	lsls	r3, r3, #2
 8000b84:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b86:	f7ff fb21 	bl	80001cc <HAL_GetTick>
 8000b8a:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8000b8e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b90:	2601      	movs	r6, #1
 8000b92:	fa94 f3a4 	rbit	r3, r4
 8000b96:	682a      	ldr	r2, [r5, #0]
 8000b98:	fa94 f3a4 	rbit	r3, r4
 8000b9c:	fab3 f383 	clz	r3, r3
 8000ba0:	f003 031f 	and.w	r3, r3, #31
 8000ba4:	fa06 f303 	lsl.w	r3, r6, r3
 8000ba8:	4213      	tst	r3, r2
 8000baa:	f43f ad28 	beq.w	80005fe <HAL_RCC_OscConfig+0xde>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bae:	f7ff fb0d 	bl	80001cc <HAL_GetTick>
 8000bb2:	1bc0      	subs	r0, r0, r7
 8000bb4:	2802      	cmp	r0, #2
 8000bb6:	d9ec      	bls.n	8000b92 <HAL_RCC_OscConfig+0x672>
 8000bb8:	e56e      	b.n	8000698 <HAL_RCC_OscConfig+0x178>
 8000bba:	bf00      	nop
 8000bbc:	1091c1a0 	.word	0x1091c1a0
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	40007000 	.word	0x40007000

08000bc8 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8000bc8:	491e      	ldr	r1, [pc, #120]	; (8000c44 <HAL_RCC_GetSysClockFreq+0x7c>)
{
 8000bca:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8000bcc:	688b      	ldr	r3, [r1, #8]
  switch (tmpreg & RCC_CFGR_SWS)
 8000bce:	f003 020c 	and.w	r2, r3, #12
 8000bd2:	2a08      	cmp	r2, #8
 8000bd4:	d005      	beq.n	8000be2 <HAL_RCC_GetSysClockFreq+0x1a>
 8000bd6:	2a0c      	cmp	r2, #12
 8000bd8:	d005      	beq.n	8000be6 <HAL_RCC_GetSysClockFreq+0x1e>
 8000bda:	2a04      	cmp	r2, #4
 8000bdc:	d122      	bne.n	8000c24 <HAL_RCC_GetSysClockFreq+0x5c>
      sysclockfreq = HSI_VALUE;
 8000bde:	481a      	ldr	r0, [pc, #104]	; (8000c48 <HAL_RCC_GetSysClockFreq+0x80>)
}
 8000be0:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 8000be2:	481a      	ldr	r0, [pc, #104]	; (8000c4c <HAL_RCC_GetSysClockFreq+0x84>)
 8000be4:	bd10      	pop	{r4, pc}
 8000be6:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000bea:	fa92 f2a2 	rbit	r2, r2
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 8000bf6:	fa20 f202 	lsr.w	r2, r0, r2
 8000bfa:	4815      	ldr	r0, [pc, #84]	; (8000c50 <HAL_RCC_GetSysClockFreq+0x88>)
 8000bfc:	5c84      	ldrb	r4, [r0, r2]
 8000bfe:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 8000c02:	fa90 f0a0 	rbit	r0, r0
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 8000c06:	fab0 f280 	clz	r2, r0
 8000c0a:	f403 0040 	and.w	r0, r3, #12582912	; 0xc00000
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c0e:	688b      	ldr	r3, [r1, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 8000c10:	40d0      	lsrs	r0, r2
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c12:	03db      	lsls	r3, r3, #15
        pllvco = (HSE_VALUE * pllm) / plld;
 8000c14:	bf4c      	ite	mi
 8000c16:	4b0d      	ldrmi	r3, [pc, #52]	; (8000c4c <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE * pllm) / plld;
 8000c18:	4b0b      	ldrpl	r3, [pc, #44]	; (8000c48 <HAL_RCC_GetSysClockFreq+0x80>)
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 8000c1a:	3001      	adds	r0, #1
        pllvco = (HSI_VALUE * pllm) / plld;
 8000c1c:	4363      	muls	r3, r4
 8000c1e:	fbb3 f0f0 	udiv	r0, r3, r0
 8000c22:	bd10      	pop	{r4, pc}
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 8000c24:	6848      	ldr	r0, [r1, #4]
 8000c26:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000c2a:	fa93 f3a3 	rbit	r3, r3
 8000c2e:	fab3 f383 	clz	r3, r3
 8000c32:	f400 4060 	and.w	r0, r0, #57344	; 0xe000
 8000c36:	40d8      	lsrs	r0, r3
      sysclockfreq = (32768U * (1U << (msiclkrange + 1U)));
 8000c38:	1c43      	adds	r3, r0, #1
 8000c3a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000c3e:	4098      	lsls	r0, r3
 8000c40:	bd10      	pop	{r4, pc}
 8000c42:	bf00      	nop
 8000c44:	40023800 	.word	0x40023800
 8000c48:	00f42400 	.word	0x00f42400
 8000c4c:	007a1200 	.word	0x007a1200
 8000c50:	080018f0 	.word	0x080018f0

08000c54 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c54:	4b6a      	ldr	r3, [pc, #424]	; (8000e00 <HAL_RCC_ClockConfig+0x1ac>)
{
 8000c56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c5a:	681a      	ldr	r2, [r3, #0]
{
 8000c5c:	4606      	mov	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c5e:	f002 0201 	and.w	r2, r2, #1
 8000c62:	428a      	cmp	r2, r1
{
 8000c64:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c66:	d330      	bcc.n	8000cca <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c68:	6832      	ldr	r2, [r6, #0]
 8000c6a:	0794      	lsls	r4, r2, #30
 8000c6c:	d440      	bmi.n	8000cf0 <HAL_RCC_ClockConfig+0x9c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c6e:	07d0      	lsls	r0, r2, #31
 8000c70:	d446      	bmi.n	8000d00 <HAL_RCC_ClockConfig+0xac>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c72:	4b63      	ldr	r3, [pc, #396]	; (8000e00 <HAL_RCC_ClockConfig+0x1ac>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	f002 0201 	and.w	r2, r2, #1
 8000c7a:	4295      	cmp	r5, r2
 8000c7c:	f0c0 80ae 	bcc.w	8000ddc <HAL_RCC_ClockConfig+0x188>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c80:	6832      	ldr	r2, [r6, #0]
 8000c82:	0751      	lsls	r1, r2, #29
 8000c84:	f100 80b3 	bmi.w	8000dee <HAL_RCC_ClockConfig+0x19a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c88:	0713      	lsls	r3, r2, #28
 8000c8a:	d507      	bpl.n	8000c9c <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000c8c:	4a5d      	ldr	r2, [pc, #372]	; (8000e04 <HAL_RCC_ClockConfig+0x1b0>)
 8000c8e:	6931      	ldr	r1, [r6, #16]
 8000c90:	6893      	ldr	r3, [r2, #8]
 8000c92:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000c96:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c9a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000c9c:	f7ff ff94 	bl	8000bc8 <HAL_RCC_GetSysClockFreq>
 8000ca0:	4b58      	ldr	r3, [pc, #352]	; (8000e04 <HAL_RCC_ClockConfig+0x1b0>)
 8000ca2:	22f0      	movs	r2, #240	; 0xf0
 8000ca4:	689b      	ldr	r3, [r3, #8]
 8000ca6:	fa92 f2a2 	rbit	r2, r2
 8000caa:	fab2 f282 	clz	r2, r2
 8000cae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000cb2:	40d3      	lsrs	r3, r2
 8000cb4:	4a54      	ldr	r2, [pc, #336]	; (8000e08 <HAL_RCC_ClockConfig+0x1b4>)
 8000cb6:	5cd3      	ldrb	r3, [r2, r3]
 8000cb8:	40d8      	lsrs	r0, r3
 8000cba:	4b54      	ldr	r3, [pc, #336]	; (8000e0c <HAL_RCC_ClockConfig+0x1b8>)
 8000cbc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000cbe:	2000      	movs	r0, #0
 8000cc0:	f7ff fa5c 	bl	800017c <HAL_InitTick>
  return HAL_OK;
 8000cc4:	2000      	movs	r0, #0
}
 8000cc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cca:	2901      	cmp	r1, #1
 8000ccc:	bf02      	ittt	eq
 8000cce:	681a      	ldreq	r2, [r3, #0]
 8000cd0:	f042 0204 	orreq.w	r2, r2, #4
 8000cd4:	601a      	streq	r2, [r3, #0]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	f022 0201 	bic.w	r2, r2, #1
 8000cdc:	430a      	orrs	r2, r1
 8000cde:	601a      	str	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	f003 0301 	and.w	r3, r3, #1
 8000ce6:	4299      	cmp	r1, r3
 8000ce8:	d0be      	beq.n	8000c68 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000cea:	2001      	movs	r0, #1
 8000cec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000cf0:	4944      	ldr	r1, [pc, #272]	; (8000e04 <HAL_RCC_ClockConfig+0x1b0>)
 8000cf2:	68b0      	ldr	r0, [r6, #8]
 8000cf4:	688b      	ldr	r3, [r1, #8]
 8000cf6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000cfa:	4303      	orrs	r3, r0
 8000cfc:	608b      	str	r3, [r1, #8]
 8000cfe:	e7b6      	b.n	8000c6e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d00:	6872      	ldr	r2, [r6, #4]
 8000d02:	4940      	ldr	r1, [pc, #256]	; (8000e04 <HAL_RCC_ClockConfig+0x1b0>)
 8000d04:	2a02      	cmp	r2, #2
 8000d06:	d10f      	bne.n	8000d28 <HAL_RCC_ClockConfig+0xd4>
 8000d08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d0c:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8000d10:	6808      	ldr	r0, [r1, #0]
 8000d12:	fa93 f3a3 	rbit	r3, r3
 8000d16:	fab3 f383 	clz	r3, r3
 8000d1a:	2101      	movs	r1, #1
 8000d1c:	f003 031f 	and.w	r3, r3, #31
 8000d20:	fa01 f303 	lsl.w	r3, r1, r3
 8000d24:	4203      	tst	r3, r0
 8000d26:	e013      	b.n	8000d50 <HAL_RCC_ClockConfig+0xfc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d28:	2a03      	cmp	r2, #3
 8000d2a:	d102      	bne.n	8000d32 <HAL_RCC_ClockConfig+0xde>
 8000d2c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000d30:	e7ec      	b.n	8000d0c <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000d32:	2a01      	cmp	r2, #1
 8000d34:	d129      	bne.n	8000d8a <HAL_RCC_ClockConfig+0x136>
 8000d36:	2302      	movs	r3, #2
 8000d38:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d3c:	6809      	ldr	r1, [r1, #0]
 8000d3e:	fa93 f3a3 	rbit	r3, r3
 8000d42:	fab3 f383 	clz	r3, r3
 8000d46:	f003 031f 	and.w	r3, r3, #31
 8000d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4e:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8000d50:	d0cb      	beq.n	8000cea <HAL_RCC_ClockConfig+0x96>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d52:	4c2c      	ldr	r4, [pc, #176]	; (8000e04 <HAL_RCC_ClockConfig+0x1b0>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d54:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d58:	68a3      	ldr	r3, [r4, #8]
 8000d5a:	f023 0303 	bic.w	r3, r3, #3
 8000d5e:	431a      	orrs	r2, r3
 8000d60:	60a2      	str	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8000d62:	f7ff fa33 	bl	80001cc <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d66:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000d68:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d110      	bne.n	8000d90 <HAL_RCC_ClockConfig+0x13c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d6e:	68a3      	ldr	r3, [r4, #8]
 8000d70:	f003 030c 	and.w	r3, r3, #12
 8000d74:	2b08      	cmp	r3, #8
 8000d76:	f43f af7c 	beq.w	8000c72 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d7a:	f7ff fa27 	bl	80001cc <HAL_GetTick>
 8000d7e:	1bc0      	subs	r0, r0, r7
 8000d80:	4540      	cmp	r0, r8
 8000d82:	d9f4      	bls.n	8000d6e <HAL_RCC_ClockConfig+0x11a>
          return HAL_TIMEOUT;
 8000d84:	2003      	movs	r0, #3
 8000d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000d8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d8e:	e7bd      	b.n	8000d0c <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d90:	2b03      	cmp	r3, #3
 8000d92:	d10b      	bne.n	8000dac <HAL_RCC_ClockConfig+0x158>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d94:	68a3      	ldr	r3, [r4, #8]
 8000d96:	f003 030c 	and.w	r3, r3, #12
 8000d9a:	2b0c      	cmp	r3, #12
 8000d9c:	f43f af69 	beq.w	8000c72 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000da0:	f7ff fa14 	bl	80001cc <HAL_GetTick>
 8000da4:	1bc0      	subs	r0, r0, r7
 8000da6:	4540      	cmp	r0, r8
 8000da8:	d9f4      	bls.n	8000d94 <HAL_RCC_ClockConfig+0x140>
 8000daa:	e7eb      	b.n	8000d84 <HAL_RCC_ClockConfig+0x130>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000dac:	2b01      	cmp	r3, #1
 8000dae:	d110      	bne.n	8000dd2 <HAL_RCC_ClockConfig+0x17e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000db0:	68a3      	ldr	r3, [r4, #8]
 8000db2:	f003 030c 	and.w	r3, r3, #12
 8000db6:	2b04      	cmp	r3, #4
 8000db8:	f43f af5b 	beq.w	8000c72 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000dbc:	f7ff fa06 	bl	80001cc <HAL_GetTick>
 8000dc0:	1bc0      	subs	r0, r0, r7
 8000dc2:	4540      	cmp	r0, r8
 8000dc4:	d9f4      	bls.n	8000db0 <HAL_RCC_ClockConfig+0x15c>
 8000dc6:	e7dd      	b.n	8000d84 <HAL_RCC_ClockConfig+0x130>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000dc8:	f7ff fa00 	bl	80001cc <HAL_GetTick>
 8000dcc:	1bc0      	subs	r0, r0, r7
 8000dce:	4540      	cmp	r0, r8
 8000dd0:	d8d8      	bhi.n	8000d84 <HAL_RCC_ClockConfig+0x130>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8000dd2:	68a3      	ldr	r3, [r4, #8]
 8000dd4:	f013 0f0c 	tst.w	r3, #12
 8000dd8:	d1f6      	bne.n	8000dc8 <HAL_RCC_ClockConfig+0x174>
 8000dda:	e74a      	b.n	8000c72 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	f022 0201 	bic.w	r2, r2, #1
 8000de2:	601a      	str	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	07da      	lsls	r2, r3, #31
 8000de8:	f53f af7f 	bmi.w	8000cea <HAL_RCC_ClockConfig+0x96>
 8000dec:	e748      	b.n	8000c80 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000dee:	4905      	ldr	r1, [pc, #20]	; (8000e04 <HAL_RCC_ClockConfig+0x1b0>)
 8000df0:	68f0      	ldr	r0, [r6, #12]
 8000df2:	688b      	ldr	r3, [r1, #8]
 8000df4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000df8:	4303      	orrs	r3, r0
 8000dfa:	608b      	str	r3, [r1, #8]
 8000dfc:	e744      	b.n	8000c88 <HAL_RCC_ClockConfig+0x34>
 8000dfe:	bf00      	nop
 8000e00:	40023c00 	.word	0x40023c00
 8000e04:	40023800 	.word	0x40023800
 8000e08:	080018d8 	.word	0x080018d8
 8000e0c:	20000004 	.word	0x20000004

08000e10 <HAL_RCC_GetHCLKFreq>:
}
 8000e10:	4b01      	ldr	r3, [pc, #4]	; (8000e18 <HAL_RCC_GetHCLKFreq+0x8>)
 8000e12:	6818      	ldr	r0, [r3, #0]
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	20000004 	.word	0x20000004

08000e1c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8000e1c:	4b08      	ldr	r3, [pc, #32]	; (8000e40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000e1e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000e22:	689b      	ldr	r3, [r3, #8]
 8000e24:	fa92 f2a2 	rbit	r2, r2
 8000e28:	fab2 f282 	clz	r2, r2
 8000e2c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000e30:	40d3      	lsrs	r3, r2
 8000e32:	4a04      	ldr	r2, [pc, #16]	; (8000e44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8000e34:	5cd3      	ldrb	r3, [r2, r3]
 8000e36:	4a04      	ldr	r2, [pc, #16]	; (8000e48 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8000e38:	6810      	ldr	r0, [r2, #0]
}    
 8000e3a:	40d8      	lsrs	r0, r3
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	40023800 	.word	0x40023800
 8000e44:	080018e8 	.word	0x080018e8
 8000e48:	20000004 	.word	0x20000004

08000e4c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8000e4c:	4b08      	ldr	r3, [pc, #32]	; (8000e70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000e4e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000e52:	689b      	ldr	r3, [r3, #8]
 8000e54:	fa92 f2a2 	rbit	r2, r2
 8000e58:	fab2 f282 	clz	r2, r2
 8000e5c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000e60:	40d3      	lsrs	r3, r2
 8000e62:	4a04      	ldr	r2, [pc, #16]	; (8000e74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8000e64:	5cd3      	ldrb	r3, [r2, r3]
 8000e66:	4a04      	ldr	r2, [pc, #16]	; (8000e78 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8000e68:	6810      	ldr	r0, [r2, #0]
} 
 8000e6a:	40d8      	lsrs	r0, r3
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	40023800 	.word	0x40023800
 8000e74:	080018e8 	.word	0x080018e8
 8000e78:	20000004 	.word	0x20000004

08000e7c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000e7c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  tmpcr1 = TIMx->CR1;
 8000e80:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000e82:	d00e      	beq.n	8000ea2 <TIM_Base_SetConfig+0x26>
 8000e84:	4a1c      	ldr	r2, [pc, #112]	; (8000ef8 <TIM_Base_SetConfig+0x7c>)
 8000e86:	4290      	cmp	r0, r2
 8000e88:	d00b      	beq.n	8000ea2 <TIM_Base_SetConfig+0x26>
 8000e8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e8e:	4290      	cmp	r0, r2
 8000e90:	d007      	beq.n	8000ea2 <TIM_Base_SetConfig+0x26>
 8000e92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e96:	4290      	cmp	r0, r2
 8000e98:	d003      	beq.n	8000ea2 <TIM_Base_SetConfig+0x26>
 8000e9a:	f502 427c 	add.w	r2, r2, #64512	; 0xfc00
 8000e9e:	4290      	cmp	r0, r2
 8000ea0:	d116      	bne.n	8000ed0 <TIM_Base_SetConfig+0x54>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000ea2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000ea4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000ea8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
    tmpcr1 |= Structure->CounterMode;
 8000eac:	ea43 0302 	orr.w	r3, r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000eb0:	d015      	beq.n	8000ede <TIM_Base_SetConfig+0x62>
 8000eb2:	4a11      	ldr	r2, [pc, #68]	; (8000ef8 <TIM_Base_SetConfig+0x7c>)
 8000eb4:	4290      	cmp	r0, r2
 8000eb6:	d012      	beq.n	8000ede <TIM_Base_SetConfig+0x62>
 8000eb8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ebc:	4290      	cmp	r0, r2
 8000ebe:	d00e      	beq.n	8000ede <TIM_Base_SetConfig+0x62>
 8000ec0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ec4:	4290      	cmp	r0, r2
 8000ec6:	d00a      	beq.n	8000ede <TIM_Base_SetConfig+0x62>
 8000ec8:	f502 427c 	add.w	r2, r2, #64512	; 0xfc00
 8000ecc:	4290      	cmp	r0, r2
 8000ece:	d006      	beq.n	8000ede <TIM_Base_SetConfig+0x62>
 8000ed0:	4a0a      	ldr	r2, [pc, #40]	; (8000efc <TIM_Base_SetConfig+0x80>)
 8000ed2:	4290      	cmp	r0, r2
 8000ed4:	d003      	beq.n	8000ede <TIM_Base_SetConfig+0x62>
 8000ed6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000eda:	4290      	cmp	r0, r2
 8000edc:	d103      	bne.n	8000ee6 <TIM_Base_SetConfig+0x6a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000ede:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000ee0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000ee4:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8000ee6:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000ee8:	688b      	ldr	r3, [r1, #8]
 8000eea:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000eec:	680b      	ldr	r3, [r1, #0]
 8000eee:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler */
  TIMx->EGR = TIM_EGR_UG;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	6143      	str	r3, [r0, #20]
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	40000400 	.word	0x40000400
 8000efc:	40010c00 	.word	0x40010c00

08000f00 <HAL_TIM_Base_Init>:
{
 8000f00:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000f02:	4604      	mov	r4, r0
 8000f04:	b1a0      	cbz	r0, 8000f30 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000f06:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000f0a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000f0e:	b91b      	cbnz	r3, 8000f18 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000f10:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
    HAL_TIM_Base_MspInit(htim);
 8000f14:	f000 fc00 	bl	8001718 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000f18:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000f1a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000f1c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000f20:	1d21      	adds	r1, r4, #4
 8000f22:	f7ff ffab 	bl	8000e7c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000f26:	2301      	movs	r3, #1
  return HAL_OK;
 8000f28:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000f2a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8000f2e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000f30:	2001      	movs	r0, #1
}
 8000f32:	bd10      	pop	{r4, pc}

08000f34 <HAL_TIM_Base_Start>:
  htim->State= HAL_TIM_STATE_BUSY;
 8000f34:	2302      	movs	r3, #2
  __HAL_TIM_ENABLE(htim);
 8000f36:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000f38:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  __HAL_TIM_ENABLE(htim);
 8000f3c:	6813      	ldr	r3, [r2, #0]
 8000f3e:	f043 0301 	orr.w	r3, r3, #1
 8000f42:	6013      	str	r3, [r2, #0]
  htim->State= HAL_TIM_STATE_READY;
 8000f44:	2301      	movs	r3, #1
 8000f46:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
}
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	4770      	bx	lr

08000f4e <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8000f4e:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
{
 8000f52:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	f04f 0302 	mov.w	r3, #2
 8000f5a:	d01c      	beq.n	8000f96 <HAL_TIM_ConfigClockSource+0x48>
 8000f5c:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000f5e:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  tmpsmcr = htim->Instance->SMCR;
 8000f62:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8000f64:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
  tmpsmcr = htim->Instance->SMCR;
 8000f68:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000f6a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8000f6e:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8000f72:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8000f74:	680a      	ldr	r2, [r1, #0]
 8000f76:	2a40      	cmp	r2, #64	; 0x40
 8000f78:	d079      	beq.n	800106e <HAL_TIM_ConfigClockSource+0x120>
 8000f7a:	d819      	bhi.n	8000fb0 <HAL_TIM_ConfigClockSource+0x62>
 8000f7c:	2a10      	cmp	r2, #16
 8000f7e:	f000 8093 	beq.w	80010a8 <HAL_TIM_ConfigClockSource+0x15a>
 8000f82:	d80a      	bhi.n	8000f9a <HAL_TIM_ConfigClockSource+0x4c>
 8000f84:	2a00      	cmp	r2, #0
 8000f86:	f000 8089 	beq.w	800109c <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  __HAL_UNLOCK(htim);
 8000f90:	2300      	movs	r3, #0
 8000f92:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  __HAL_LOCK(htim);
 8000f96:	4618      	mov	r0, r3
}
 8000f98:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8000f9a:	2a20      	cmp	r2, #32
 8000f9c:	f000 808a 	beq.w	80010b4 <HAL_TIM_ConfigClockSource+0x166>
 8000fa0:	2a30      	cmp	r2, #48	; 0x30
 8000fa2:	d1f2      	bne.n	8000f8a <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000fa4:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000fa6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000faa:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8000fae:	e036      	b.n	800101e <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8000fb0:	2a70      	cmp	r2, #112	; 0x70
 8000fb2:	d036      	beq.n	8001022 <HAL_TIM_ConfigClockSource+0xd4>
 8000fb4:	d81b      	bhi.n	8000fee <HAL_TIM_ConfigClockSource+0xa0>
 8000fb6:	2a50      	cmp	r2, #80	; 0x50
 8000fb8:	d042      	beq.n	8001040 <HAL_TIM_ConfigClockSource+0xf2>
 8000fba:	2a60      	cmp	r2, #96	; 0x60
 8000fbc:	d1e5      	bne.n	8000f8a <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000fbe:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000fc0:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000fc2:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000fc6:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000fc8:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000fca:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8000fcc:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000fce:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000fd2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4);
 8000fd6:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12);
 8000fda:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8000fde:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8000fe0:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000fe2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000fe4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000fe8:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8000fec:	e017      	b.n	800101e <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8000fee:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000ff2:	d011      	beq.n	8001018 <HAL_TIM_ConfigClockSource+0xca>
 8000ff4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000ff8:	d1c7      	bne.n	8000f8a <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= (uint32_t)(~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8000ffa:	688a      	ldr	r2, [r1, #8]
 8000ffc:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8000ffe:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001000:	68c9      	ldr	r1, [r1, #12]
 8001002:	432a      	orrs	r2, r5
  tmpsmcr &= (uint32_t)(~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
 8001004:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001008:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800100c:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800100e:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001010:	689a      	ldr	r2, [r3, #8]
 8001012:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001016:	e002      	b.n	800101e <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001018:	689a      	ldr	r2, [r3, #8]
 800101a:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	e7b3      	b.n	8000f8a <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001022:	688a      	ldr	r2, [r1, #8]
 8001024:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001026:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001028:	68c9      	ldr	r1, [r1, #12]
 800102a:	432a      	orrs	r2, r5
  tmpsmcr &= (uint32_t)(~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
 800102c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001030:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001034:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001036:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001038:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800103a:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800103e:	e7ee      	b.n	800101e <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001040:	684c      	ldr	r4, [r1, #4]
 8001042:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001044:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001046:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001048:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800104c:	f025 0501 	bic.w	r5, r5, #1
 8001050:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001052:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001054:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001056:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 800105a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800105e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001060:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001062:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001064:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001068:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800106c:	e7d7      	b.n	800101e <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800106e:	684c      	ldr	r4, [r1, #4]
 8001070:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001072:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001074:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001076:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800107a:	f025 0501 	bic.w	r5, r5, #1
 800107e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001080:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001082:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001084:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 8001088:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800108c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800108e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001090:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001092:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001096:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 800109a:	e7c0      	b.n	800101e <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800109c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800109e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80010a2:	f042 0207 	orr.w	r2, r2, #7
 80010a6:	e7ba      	b.n	800101e <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80010a8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80010aa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80010ae:	f042 0217 	orr.w	r2, r2, #23
 80010b2:	e7b4      	b.n	800101e <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80010b4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80010b6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80010ba:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80010be:	e7ae      	b.n	800101e <HAL_TIM_ConfigClockSource+0xd0>

080010c0 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80010c0:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
{
 80010c4:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	f04f 0302 	mov.w	r3, #2
 80010cc:	d018      	beq.n	8001100 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 80010ce:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80010d2:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80010d4:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80010d6:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80010d8:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80010da:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80010de:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80010e0:	685a      	ldr	r2, [r3, #4]
 80010e2:	4322      	orrs	r2, r4
 80010e4:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80010e6:	689a      	ldr	r2, [r3, #8]
 80010e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80010ec:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80010ee:	689a      	ldr	r2, [r3, #8]
 80010f0:	430a      	orrs	r2, r1
 80010f2:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80010f4:	2301      	movs	r3, #1
 80010f6:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35

  __HAL_UNLOCK(htim);
 80010fa:	2300      	movs	r3, #0
 80010fc:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  __HAL_LOCK(htim);
 8001100:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001102:	bd10      	pop	{r4, pc}

08001104 <UART_SetConfig>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001108:	4681      	mov	r9, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800110a:	6805      	ldr	r5, [r0, #0]
 800110c:	68c2      	ldr	r2, [r0, #12]
 800110e:	692b      	ldr	r3, [r5, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001110:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001112:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001116:	4313      	orrs	r3, r2
 8001118:	612b      	str	r3, [r5, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800111a:	6883      	ldr	r3, [r0, #8]
 800111c:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, 
 800111e:	68ea      	ldr	r2, [r5, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001120:	4303      	orrs	r3, r0
 8001122:	f8d9 0014 	ldr.w	r0, [r9, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8001126:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800112a:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, 
 800112c:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001130:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8001132:	4313      	orrs	r3, r2
 8001134:	60eb      	str	r3, [r5, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
  
  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001136:	696b      	ldr	r3, [r5, #20]
 8001138:	f8d9 2018 	ldr.w	r2, [r9, #24]
 800113c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001140:	4313      	orrs	r3, r2
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001142:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001146:	616b      	str	r3, [r5, #20]
 8001148:	4b7e      	ldr	r3, [pc, #504]	; (8001344 <UART_SetConfig+0x240>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800114a:	d17f      	bne.n	800124c <UART_SetConfig+0x148>
  {
    /*------- UART-associated USART registers setting : BRR Configuration ------*/
    if((huart->Instance == USART1))
 800114c:	429d      	cmp	r5, r3
 800114e:	f04f 0419 	mov.w	r4, #25
 8001152:	d147      	bne.n	80011e4 <UART_SetConfig+0xe0>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001154:	f7ff fe7a 	bl	8000e4c <HAL_RCC_GetPCLK2Freq>
 8001158:	fb04 f300 	mul.w	r3, r4, r0
 800115c:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8001160:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001164:	007f      	lsls	r7, r7, #1
 8001166:	fbb3 f3f7 	udiv	r3, r3, r7
 800116a:	fbb3 f3f8 	udiv	r3, r3, r8
 800116e:	011f      	lsls	r7, r3, #4
 8001170:	f7ff fe6c 	bl	8000e4c <HAL_RCC_GetPCLK2Freq>
 8001174:	4360      	muls	r0, r4
 8001176:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	fbb0 f6f3 	udiv	r6, r0, r3
 8001180:	f7ff fe64 	bl	8000e4c <HAL_RCC_GetPCLK2Freq>
 8001184:	4360      	muls	r0, r4
 8001186:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001190:	fbb3 f3f8 	udiv	r3, r3, r8
 8001194:	fb08 6313 	mls	r3, r8, r3, r6
 8001198:	00db      	lsls	r3, r3, #3
 800119a:	3332      	adds	r3, #50	; 0x32
 800119c:	fbb3 f3f8 	udiv	r3, r3, r8
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 80011a6:	f7ff fe51 	bl	8000e4c <HAL_RCC_GetPCLK2Freq>
 80011aa:	4360      	muls	r0, r4
 80011ac:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80011b0:	0052      	lsls	r2, r2, #1
 80011b2:	fbb0 faf2 	udiv	sl, r0, r2
 80011b6:	f7ff fe49 	bl	8000e4c <HAL_RCC_GetPCLK2Freq>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80011ba:	4360      	muls	r0, r4
 80011bc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80011c6:	fbb3 f3f8 	udiv	r3, r3, r8
 80011ca:	fb08 a313 	mls	r3, r8, r3, sl
 80011ce:	00db      	lsls	r3, r3, #3
 80011d0:	3332      	adds	r3, #50	; 0x32
 80011d2:	fbb3 f3f8 	udiv	r3, r3, r8
 80011d6:	f003 0307 	and.w	r3, r3, #7
 80011da:	443b      	add	r3, r7
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80011dc:	4433      	add	r3, r6
 80011de:	60ab      	str	r3, [r5, #8]
 80011e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80011e4:	f7ff fe1a 	bl	8000e1c <HAL_RCC_GetPCLK1Freq>
 80011e8:	fb04 f300 	mul.w	r3, r4, r0
 80011ec:	f8d9 7004 	ldr.w	r7, [r9, #4]
 80011f0:	f04f 0864 	mov.w	r8, #100	; 0x64
 80011f4:	007f      	lsls	r7, r7, #1
 80011f6:	fbb3 f3f7 	udiv	r3, r3, r7
 80011fa:	fbb3 f3f8 	udiv	r3, r3, r8
 80011fe:	011f      	lsls	r7, r3, #4
 8001200:	f7ff fe0c 	bl	8000e1c <HAL_RCC_GetPCLK1Freq>
 8001204:	4360      	muls	r0, r4
 8001206:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	fbb0 f6f3 	udiv	r6, r0, r3
 8001210:	f7ff fe04 	bl	8000e1c <HAL_RCC_GetPCLK1Freq>
 8001214:	4360      	muls	r0, r4
 8001216:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001220:	fbb3 f3f8 	udiv	r3, r3, r8
 8001224:	fb08 6313 	mls	r3, r8, r3, r6
 8001228:	00db      	lsls	r3, r3, #3
 800122a:	3332      	adds	r3, #50	; 0x32
 800122c:	fbb3 f3f8 	udiv	r3, r3, r8
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 8001236:	f7ff fdf1 	bl	8000e1c <HAL_RCC_GetPCLK1Freq>
 800123a:	4360      	muls	r0, r4
 800123c:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001240:	0052      	lsls	r2, r2, #1
 8001242:	fbb0 faf2 	udiv	sl, r0, r2
 8001246:	f7ff fde9 	bl	8000e1c <HAL_RCC_GetPCLK1Freq>
 800124a:	e7b6      	b.n	80011ba <UART_SetConfig+0xb6>
    if((huart->Instance == USART1))
 800124c:	429d      	cmp	r5, r3
 800124e:	f04f 0419 	mov.w	r4, #25
 8001252:	d143      	bne.n	80012dc <UART_SetConfig+0x1d8>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001254:	f7ff fdfa 	bl	8000e4c <HAL_RCC_GetPCLK2Freq>
 8001258:	fb04 f300 	mul.w	r3, r4, r0
 800125c:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001260:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001264:	00b6      	lsls	r6, r6, #2
 8001266:	fbb3 f3f6 	udiv	r3, r3, r6
 800126a:	fbb3 f3f8 	udiv	r3, r3, r8
 800126e:	011e      	lsls	r6, r3, #4
 8001270:	f7ff fdec 	bl	8000e4c <HAL_RCC_GetPCLK2Freq>
 8001274:	4360      	muls	r0, r4
 8001276:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	fbb0 f7f3 	udiv	r7, r0, r3
 8001280:	f7ff fde4 	bl	8000e4c <HAL_RCC_GetPCLK2Freq>
 8001284:	4360      	muls	r0, r4
 8001286:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001290:	fbb3 f3f8 	udiv	r3, r3, r8
 8001294:	fb08 7313 	mls	r3, r8, r3, r7
 8001298:	011b      	lsls	r3, r3, #4
 800129a:	3332      	adds	r3, #50	; 0x32
 800129c:	fbb3 f3f8 	udiv	r3, r3, r8
 80012a0:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80012a4:	f7ff fdd2 	bl	8000e4c <HAL_RCC_GetPCLK2Freq>
 80012a8:	4360      	muls	r0, r4
 80012aa:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80012ae:	0092      	lsls	r2, r2, #2
 80012b0:	fbb0 faf2 	udiv	sl, r0, r2
 80012b4:	f7ff fdca 	bl	8000e4c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012b8:	4360      	muls	r0, r4
 80012ba:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80012c4:	fbb3 f3f8 	udiv	r3, r3, r8
 80012c8:	fb08 a313 	mls	r3, r8, r3, sl
 80012cc:	011b      	lsls	r3, r3, #4
 80012ce:	3332      	adds	r3, #50	; 0x32
 80012d0:	fbb3 f3f8 	udiv	r3, r3, r8
 80012d4:	f003 030f 	and.w	r3, r3, #15
 80012d8:	433b      	orrs	r3, r7
 80012da:	e77f      	b.n	80011dc <UART_SetConfig+0xd8>
 80012dc:	f7ff fd9e 	bl	8000e1c <HAL_RCC_GetPCLK1Freq>
 80012e0:	fb04 f300 	mul.w	r3, r4, r0
 80012e4:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80012e8:	f04f 0864 	mov.w	r8, #100	; 0x64
 80012ec:	00b6      	lsls	r6, r6, #2
 80012ee:	fbb3 f3f6 	udiv	r3, r3, r6
 80012f2:	fbb3 f3f8 	udiv	r3, r3, r8
 80012f6:	011e      	lsls	r6, r3, #4
 80012f8:	f7ff fd90 	bl	8000e1c <HAL_RCC_GetPCLK1Freq>
 80012fc:	4360      	muls	r0, r4
 80012fe:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	fbb0 f7f3 	udiv	r7, r0, r3
 8001308:	f7ff fd88 	bl	8000e1c <HAL_RCC_GetPCLK1Freq>
 800130c:	4360      	muls	r0, r4
 800130e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	fbb0 f3f3 	udiv	r3, r0, r3
 8001318:	fbb3 f3f8 	udiv	r3, r3, r8
 800131c:	fb08 7313 	mls	r3, r8, r3, r7
 8001320:	011b      	lsls	r3, r3, #4
 8001322:	3332      	adds	r3, #50	; 0x32
 8001324:	fbb3 f3f8 	udiv	r3, r3, r8
 8001328:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800132c:	f7ff fd76 	bl	8000e1c <HAL_RCC_GetPCLK1Freq>
 8001330:	4360      	muls	r0, r4
 8001332:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001336:	0092      	lsls	r2, r2, #2
 8001338:	fbb0 faf2 	udiv	sl, r0, r2
 800133c:	f7ff fd6e 	bl	8000e1c <HAL_RCC_GetPCLK1Freq>
 8001340:	e7ba      	b.n	80012b8 <UART_SetConfig+0x1b4>
 8001342:	bf00      	nop
 8001344:	40013800 	.word	0x40013800

08001348 <HAL_UART_Init>:
{
 8001348:	b510      	push	{r4, lr}
  if(huart == NULL)
 800134a:	4604      	mov	r4, r0
 800134c:	b330      	cbz	r0, 800139c <HAL_UART_Init+0x54>
  if(huart->State == HAL_UART_STATE_RESET)
 800134e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001352:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001356:	b91b      	cbnz	r3, 8001360 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001358:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800135c:	f000 fa10 	bl	8001780 <HAL_UART_MspInit>
  huart->State = HAL_UART_STATE_BUSY;
 8001360:	2302      	movs	r3, #2
  __HAL_UART_DISABLE(huart);
 8001362:	6822      	ldr	r2, [r4, #0]
  huart->State = HAL_UART_STATE_BUSY;
 8001364:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001368:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800136a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800136c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001370:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001372:	f7ff fec7 	bl	8001104 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001376:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001378:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800137a:	691a      	ldr	r2, [r3, #16]
 800137c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001380:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001382:	695a      	ldr	r2, [r3, #20]
 8001384:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001388:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800138a:	68da      	ldr	r2, [r3, #12]
 800138c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001390:	60da      	str	r2, [r3, #12]
  huart->State= HAL_UART_STATE_READY;
 8001392:	2301      	movs	r3, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001394:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 8001396:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 800139a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800139c:	2001      	movs	r0, #1
}
 800139e:	bd10      	pop	{r4, pc}

080013a0 <SystemClock_Config>:
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013a0:	4a1e      	ldr	r2, [pc, #120]	; (800141c <SystemClock_Config+0x7c>)
{
 80013a2:	b510      	push	{r4, lr}
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013a4:	6813      	ldr	r3, [r2, #0]
{
 80013a6:	b092      	sub	sp, #72	; 0x48
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013a8:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80013ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80013b0:	6013      	str	r3, [r2, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013b2:	2302      	movs	r3, #2
 80013b4:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b6:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013b8:	2300      	movs	r3, #0
 80013ba:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80013bc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013c0:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80013c2:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80013c4:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 80013c6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ca:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013cc:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80013ce:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 80013d0:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013d2:	f7ff f8a5 	bl	8000520 <HAL_RCC_OscConfig>
 80013d6:	b100      	cbz	r0, 80013da <SystemClock_Config+0x3a>
 80013d8:	e7fe      	b.n	80013d8 <SystemClock_Config+0x38>

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013da:	220f      	movs	r2, #15
 80013dc:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013de:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013e0:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e2:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013e4:	4621      	mov	r1, r4
 80013e6:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e8:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013ec:	f7ff fc32 	bl	8000c54 <HAL_RCC_ClockConfig>
 80013f0:	4604      	mov	r4, r0
 80013f2:	b100      	cbz	r0, 80013f6 <SystemClock_Config+0x56>
 80013f4:	e7fe      	b.n	80013f4 <SystemClock_Config+0x54>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80013f6:	f7ff fd0b 	bl	8000e10 <HAL_RCC_GetHCLKFreq>
 80013fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013fe:	fbb0 f0f3 	udiv	r0, r0, r3
 8001402:	f7fe ff3b 	bl	800027c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001406:	2004      	movs	r0, #4
 8001408:	f7fe ff4e 	bl	80002a8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800140c:	4622      	mov	r2, r4
 800140e:	4621      	mov	r1, r4
 8001410:	f04f 30ff 	mov.w	r0, #4294967295
 8001414:	f7fe fef2 	bl	80001fc <HAL_NVIC_SetPriority>
}
 8001418:	b012      	add	sp, #72	; 0x48
 800141a:	bd10      	pop	{r4, pc}
 800141c:	40007000 	.word	0x40007000

08001420 <main>:
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08c      	sub	sp, #48	; 0x30
  HAL_Init();
 8001424:	f7fe febe 	bl	80001a4 <HAL_Init>
  SystemClock_Config();
 8001428:	f7ff ffba 	bl	80013a0 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800142c:	4b85      	ldr	r3, [pc, #532]	; (8001644 <main+0x224>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800142e:	2120      	movs	r1, #32
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001430:	69da      	ldr	r2, [r3, #28]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001432:	4885      	ldr	r0, [pc, #532]	; (8001648 <main+0x228>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001434:	f042 0204 	orr.w	r2, r2, #4
 8001438:	61da      	str	r2, [r3, #28]
 800143a:	69da      	ldr	r2, [r3, #28]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800143e:	f002 0204 	and.w	r2, r2, #4
 8001442:	9201      	str	r2, [sp, #4]
 8001444:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001446:	69da      	ldr	r2, [r3, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001448:	2520      	movs	r5, #32
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800144a:	f042 0220 	orr.w	r2, r2, #32
 800144e:	61da      	str	r2, [r3, #28]
 8001450:	69da      	ldr	r2, [r3, #28]
  huart2.Init.BaudRate = 115200;
 8001452:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001456:	f002 0220 	and.w	r2, r2, #32
 800145a:	9202      	str	r2, [sp, #8]
 800145c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800145e:	69da      	ldr	r2, [r3, #28]
 8001460:	f042 0201 	orr.w	r2, r2, #1
 8001464:	61da      	str	r2, [r3, #28]
 8001466:	69da      	ldr	r2, [r3, #28]
 8001468:	f002 0201 	and.w	r2, r2, #1
 800146c:	9203      	str	r2, [sp, #12]
 800146e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001470:	69da      	ldr	r2, [r3, #28]
 8001472:	f042 0202 	orr.w	r2, r2, #2
 8001476:	61da      	str	r2, [r3, #28]
 8001478:	69db      	ldr	r3, [r3, #28]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800147a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800147c:	f003 0302 	and.w	r3, r3, #2
 8001480:	9304      	str	r3, [sp, #16]
 8001482:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001484:	f7fe fffa 	bl	800047c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 8001488:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800148c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800148e:	4b6f      	ldr	r3, [pc, #444]	; (800164c <main+0x22c>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001490:	a907      	add	r1, sp, #28
 8001492:	486f      	ldr	r0, [pc, #444]	; (8001650 <main+0x230>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001494:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001498:	f7fe ff18 	bl	80002cc <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800149c:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800149e:	a907      	add	r1, sp, #28
 80014a0:	4869      	ldr	r0, [pc, #420]	; (8001648 <main+0x228>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a2:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pin = LD2_Pin;
 80014a4:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a8:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014aa:	f7fe ff0f 	bl	80002cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80014ae:	4622      	mov	r2, r4
 80014b0:	4621      	mov	r1, r4
 80014b2:	2028      	movs	r0, #40	; 0x28
 80014b4:	f7fe fea2 	bl	80001fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014b8:	2028      	movs	r0, #40	; 0x28
 80014ba:	f7fe fed3 	bl	8000264 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 80014be:	4865      	ldr	r0, [pc, #404]	; (8001654 <main+0x234>)
  huart2.Init.BaudRate = 115200;
 80014c0:	4b65      	ldr	r3, [pc, #404]	; (8001658 <main+0x238>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014c2:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 80014c4:	e880 0048 	stmia.w	r0, {r3, r6}
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014c8:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014ca:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014cc:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014ce:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014d0:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d2:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014d4:	f7ff ff38 	bl	8001348 <HAL_UART_Init>
 80014d8:	b100      	cbz	r0, 80014dc <main+0xbc>
 80014da:	e7fe      	b.n	80014da <main+0xba>
  htim3.Init.Period = 65535;
 80014dc:	f64f 76ff 	movw	r6, #65535	; 0xffff
  htim3.Instance = TIM3;
 80014e0:	4c5e      	ldr	r4, [pc, #376]	; (800165c <main+0x23c>)
 80014e2:	4b5f      	ldr	r3, [pc, #380]	; (8001660 <main+0x240>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e4:	60a0      	str	r0, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e6:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014e8:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 32;
 80014ea:	e884 0028 	stmia.w	r4, {r3, r5}
  htim3.Init.Period = 65535;
 80014ee:	60e6      	str	r6, [r4, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014f0:	f7ff fd06 	bl	8000f00 <HAL_TIM_Base_Init>
 80014f4:	b100      	cbz	r0, 80014f8 <main+0xd8>
 80014f6:	e7fe      	b.n	80014f6 <main+0xd6>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014f8:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014fc:	a907      	add	r1, sp, #28
 80014fe:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001500:	9507      	str	r5, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001502:	f7ff fd24 	bl	8000f4e <HAL_TIM_ConfigClockSource>
 8001506:	b100      	cbz	r0, 800150a <main+0xea>
 8001508:	e7fe      	b.n	8001508 <main+0xe8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800150a:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800150c:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800150e:	a905      	add	r1, sp, #20
 8001510:	4620      	mov	r0, r4
 8001512:	f7ff fdd5 	bl	80010c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001516:	b100      	cbz	r0, 800151a <main+0xfa>
 8001518:	e7fe      	b.n	8001518 <main+0xf8>
  htim5.Init.Prescaler = 3200;
 800151a:	f44f 6348 	mov.w	r3, #3200	; 0xc80
  htim5.Instance = TIM5;
 800151e:	4c51      	ldr	r4, [pc, #324]	; (8001664 <main+0x244>)
  htim5.Init.Prescaler = 3200;
 8001520:	4951      	ldr	r1, [pc, #324]	; (8001668 <main+0x248>)
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001522:	60a0      	str	r0, [r4, #8]
  htim5.Init.Prescaler = 3200;
 8001524:	e884 000a 	stmia.w	r4, {r1, r3}
  htim5.Init.Period = 0xffffffff;
 8001528:	f04f 33ff 	mov.w	r3, #4294967295
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800152c:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800152e:	4620      	mov	r0, r4
  htim5.Init.Period = 0xffffffff;
 8001530:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001532:	f7ff fce5 	bl	8000f00 <HAL_TIM_Base_Init>
 8001536:	b100      	cbz	r0, 800153a <main+0x11a>
 8001538:	e7fe      	b.n	8001538 <main+0x118>
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800153a:	a907      	add	r1, sp, #28
 800153c:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800153e:	9507      	str	r5, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001540:	f7ff fd05 	bl	8000f4e <HAL_TIM_ConfigClockSource>
 8001544:	b100      	cbz	r0, 8001548 <main+0x128>
 8001546:	e7fe      	b.n	8001546 <main+0x126>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001548:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800154a:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800154c:	a905      	add	r1, sp, #20
 800154e:	4620      	mov	r0, r4
 8001550:	f7ff fdb6 	bl	80010c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001554:	b100      	cbz	r0, 8001558 <main+0x138>
 8001556:	e7fe      	b.n	8001556 <main+0x136>
  htim2.Init.Prescaler = 32000;
 8001558:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800155c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  htim2.Instance = TIM2;
 8001560:	4c42      	ldr	r4, [pc, #264]	; (800166c <main+0x24c>)
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001562:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001564:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001566:	4620      	mov	r0, r4
  htim2.Init.Prescaler = 32000;
 8001568:	e884 000c 	stmia.w	r4, {r2, r3}
  htim2.Init.Period = 65535;
 800156c:	60e6      	str	r6, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800156e:	f7ff fcc7 	bl	8000f00 <HAL_TIM_Base_Init>
 8001572:	4627      	mov	r7, r4
 8001574:	b100      	cbz	r0, 8001578 <main+0x158>
 8001576:	e7fe      	b.n	8001576 <main+0x156>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001578:	a907      	add	r1, sp, #28
 800157a:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800157c:	9507      	str	r5, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800157e:	f7ff fce6 	bl	8000f4e <HAL_TIM_ConfigClockSource>
 8001582:	b100      	cbz	r0, 8001586 <main+0x166>
 8001584:	e7fe      	b.n	8001584 <main+0x164>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001586:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001588:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800158a:	a905      	add	r1, sp, #20
 800158c:	4620      	mov	r0, r4
 800158e:	f7ff fd97 	bl	80010c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001592:	b100      	cbz	r0, 8001596 <main+0x176>
 8001594:	e7fe      	b.n	8001594 <main+0x174>
  HAL_TIM_Base_Start(&htim2);
 8001596:	4835      	ldr	r0, [pc, #212]	; (800166c <main+0x24c>)
 8001598:	f7ff fccc 	bl	8000f34 <HAL_TIM_Base_Start>
	  if(!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) && (boolean == 255)){
 800159c:	4d2c      	ldr	r5, [pc, #176]	; (8001650 <main+0x230>)
	  	  	  else if((HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) && (boolean == 0) &&  count == 2))
 800159e:	4c34      	ldr	r4, [pc, #208]	; (8001670 <main+0x250>)
	  if(!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) && (boolean == 255)){
 80015a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015a4:	4628      	mov	r0, r5
 80015a6:	f7fe ff63 	bl	8000470 <HAL_GPIO_ReadPin>
 80015aa:	2800      	cmp	r0, #0
 80015ac:	d137      	bne.n	800161e <main+0x1fe>
 80015ae:	7823      	ldrb	r3, [r4, #0]
 80015b0:	2bff      	cmp	r3, #255	; 0xff
 80015b2:	d134      	bne.n	800161e <main+0x1fe>
	  	  		  while(count != 2){
 80015b4:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8001674 <main+0x254>
	  	  		  boolean = 0;
 80015b8:	7020      	strb	r0, [r4, #0]
 80015ba:	4646      	mov	r6, r8
	  	  		  while(count != 2){
 80015bc:	f8d8 3000 	ldr.w	r3, [r8]
 80015c0:	2b02      	cmp	r3, #2
 80015c2:	d0ed      	beq.n	80015a0 <main+0x180>
	  	  			  	  if(__HAL_TIM_GET_COUNTER(&htim2) > 30){	// tim2 run 30ms
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c8:	2b1e      	cmp	r3, #30
 80015ca:	d90c      	bls.n	80015e6 <main+0x1c6>
	  						  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80015cc:	2201      	movs	r2, #1
 80015ce:	2120      	movs	r1, #32
 80015d0:	481d      	ldr	r0, [pc, #116]	; (8001648 <main+0x228>)
 80015d2:	f7fe ff53 	bl	800047c <HAL_GPIO_WritePin>
	  						  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80015d6:	2200      	movs	r2, #0
 80015d8:	2120      	movs	r1, #32
 80015da:	481b      	ldr	r0, [pc, #108]	; (8001648 <main+0x228>)
 80015dc:	f7fe ff4e 	bl	800047c <HAL_GPIO_WritePin>
	  						  __HAL_TIM_SET_COUNTER(&htim2,0);
 80015e0:	2200      	movs	r2, #0
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	625a      	str	r2, [r3, #36]	; 0x24
	  	  				  if((HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) && (boolean == 0) && count == 0) || ((!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) && (boolean == 0) && count ==1))){
 80015e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015ea:	4628      	mov	r0, r5
 80015ec:	f7fe ff40 	bl	8000470 <HAL_GPIO_ReadPin>
 80015f0:	b138      	cbz	r0, 8001602 <main+0x1e2>
 80015f2:	7823      	ldrb	r3, [r4, #0]
 80015f4:	b92b      	cbnz	r3, 8001602 <main+0x1e2>
 80015f6:	6833      	ldr	r3, [r6, #0]
 80015f8:	b91b      	cbnz	r3, 8001602 <main+0x1e2>
	  	  				  		  	  count++;
 80015fa:	6833      	ldr	r3, [r6, #0]
 80015fc:	3301      	adds	r3, #1
 80015fe:	6033      	str	r3, [r6, #0]
 8001600:	e7dc      	b.n	80015bc <main+0x19c>
	  	  				  if((HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) && (boolean == 0) && count == 0) || ((!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) && (boolean == 0) && count ==1))){
 8001602:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001606:	4628      	mov	r0, r5
 8001608:	f7fe ff32 	bl	8000470 <HAL_GPIO_ReadPin>
 800160c:	2800      	cmp	r0, #0
 800160e:	d1d5      	bne.n	80015bc <main+0x19c>
 8001610:	7823      	ldrb	r3, [r4, #0]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d1d2      	bne.n	80015bc <main+0x19c>
 8001616:	6833      	ldr	r3, [r6, #0]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d1cf      	bne.n	80015bc <main+0x19c>
 800161c:	e7ed      	b.n	80015fa <main+0x1da>
	  	  	  else if((HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) && (boolean == 0) &&  count == 2))
 800161e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001622:	4628      	mov	r0, r5
 8001624:	f7fe ff24 	bl	8000470 <HAL_GPIO_ReadPin>
 8001628:	2800      	cmp	r0, #0
 800162a:	d0b9      	beq.n	80015a0 <main+0x180>
 800162c:	7822      	ldrb	r2, [r4, #0]
 800162e:	2a00      	cmp	r2, #0
 8001630:	d1b6      	bne.n	80015a0 <main+0x180>
 8001632:	4b10      	ldr	r3, [pc, #64]	; (8001674 <main+0x254>)
 8001634:	6819      	ldr	r1, [r3, #0]
 8001636:	2902      	cmp	r1, #2
 8001638:	d1b2      	bne.n	80015a0 <main+0x180>
	  	  		  	count = 0;
 800163a:	601a      	str	r2, [r3, #0]
	  	  		  	boolean = 255;
 800163c:	23ff      	movs	r3, #255	; 0xff
 800163e:	7023      	strb	r3, [r4, #0]
 8001640:	e7ae      	b.n	80015a0 <main+0x180>
 8001642:	bf00      	nop
 8001644:	40023800 	.word	0x40023800
 8001648:	40020000 	.word	0x40020000
 800164c:	10210000 	.word	0x10210000
 8001650:	40020800 	.word	0x40020800
 8001654:	200000d4 	.word	0x200000d4
 8001658:	40004400 	.word	0x40004400
 800165c:	20000064 	.word	0x20000064
 8001660:	40000400 	.word	0x40000400
 8001664:	2000002c 	.word	0x2000002c
 8001668:	40000c00 	.word	0x40000c00
 800166c:	2000009c 	.word	0x2000009c
 8001670:	20000000 	.word	0x20000000
 8001674:	20000024 	.word	0x20000024

08001678 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001678:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800167a:	4b26      	ldr	r3, [pc, #152]	; (8001714 <HAL_MspInit+0x9c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800167c:	2007      	movs	r0, #7
  __HAL_RCC_COMP_CLK_ENABLE();
 800167e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001680:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001684:	625a      	str	r2, [r3, #36]	; 0x24
 8001686:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001688:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800168c:	9201      	str	r2, [sp, #4]
 800168e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001690:	6a1a      	ldr	r2, [r3, #32]
 8001692:	f042 0201 	orr.w	r2, r2, #1
 8001696:	621a      	str	r2, [r3, #32]
 8001698:	6a1a      	ldr	r2, [r3, #32]
 800169a:	f002 0201 	and.w	r2, r2, #1
 800169e:	9202      	str	r2, [sp, #8]
 80016a0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016a4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80016a8:	625a      	str	r2, [r3, #36]	; 0x24
 80016aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016b0:	9303      	str	r3, [sp, #12]
 80016b2:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80016b4:	f7fe fd90 	bl	80001d8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80016b8:	2200      	movs	r2, #0
 80016ba:	f06f 000b 	mvn.w	r0, #11
 80016be:	4611      	mov	r1, r2
 80016c0:	f7fe fd9c 	bl	80001fc <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80016c4:	2200      	movs	r2, #0
 80016c6:	f06f 000a 	mvn.w	r0, #10
 80016ca:	4611      	mov	r1, r2
 80016cc:	f7fe fd96 	bl	80001fc <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80016d0:	2200      	movs	r2, #0
 80016d2:	f06f 0009 	mvn.w	r0, #9
 80016d6:	4611      	mov	r1, r2
 80016d8:	f7fe fd90 	bl	80001fc <HAL_NVIC_SetPriority>
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80016dc:	2200      	movs	r2, #0
 80016de:	f06f 0004 	mvn.w	r0, #4
 80016e2:	4611      	mov	r1, r2
 80016e4:	f7fe fd8a 	bl	80001fc <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80016e8:	2200      	movs	r2, #0
 80016ea:	f06f 0003 	mvn.w	r0, #3
 80016ee:	4611      	mov	r1, r2
 80016f0:	f7fe fd84 	bl	80001fc <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80016f4:	2200      	movs	r2, #0
 80016f6:	f06f 0001 	mvn.w	r0, #1
 80016fa:	4611      	mov	r1, r2
 80016fc:	f7fe fd7e 	bl	80001fc <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001700:	2200      	movs	r2, #0
 8001702:	f04f 30ff 	mov.w	r0, #4294967295
 8001706:	4611      	mov	r1, r2
 8001708:	f7fe fd78 	bl	80001fc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800170c:	b005      	add	sp, #20
 800170e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001712:	bf00      	nop
 8001714:	40023800 	.word	0x40023800

08001718 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8001718:	6803      	ldr	r3, [r0, #0]
{
 800171a:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM2)
 800171c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001720:	d10c      	bne.n	800173c <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001722:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8001726:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001728:	f042 0201 	orr.w	r2, r2, #1
 800172c:	625a      	str	r2, [r3, #36]	; 0x24
 800172e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001730:	f003 0301 	and.w	r3, r3, #1
 8001734:	9301      	str	r3, [sp, #4]
 8001736:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001738:	b004      	add	sp, #16
 800173a:	4770      	bx	lr
  else if(htim_base->Instance==TIM3)
 800173c:	4a0d      	ldr	r2, [pc, #52]	; (8001774 <HAL_TIM_Base_MspInit+0x5c>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d10a      	bne.n	8001758 <HAL_TIM_Base_MspInit+0x40>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001742:	4b0d      	ldr	r3, [pc, #52]	; (8001778 <HAL_TIM_Base_MspInit+0x60>)
 8001744:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001746:	f042 0202 	orr.w	r2, r2, #2
 800174a:	625a      	str	r2, [r3, #36]	; 0x24
 800174c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	9302      	str	r3, [sp, #8]
 8001754:	9b02      	ldr	r3, [sp, #8]
 8001756:	e7ef      	b.n	8001738 <HAL_TIM_Base_MspInit+0x20>
  else if(htim_base->Instance==TIM5)
 8001758:	4a08      	ldr	r2, [pc, #32]	; (800177c <HAL_TIM_Base_MspInit+0x64>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d1ec      	bne.n	8001738 <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800175e:	4b06      	ldr	r3, [pc, #24]	; (8001778 <HAL_TIM_Base_MspInit+0x60>)
 8001760:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001762:	f042 0208 	orr.w	r2, r2, #8
 8001766:	625a      	str	r2, [r3, #36]	; 0x24
 8001768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800176a:	f003 0308 	and.w	r3, r3, #8
 800176e:	9303      	str	r3, [sp, #12]
 8001770:	9b03      	ldr	r3, [sp, #12]
}
 8001772:	e7e1      	b.n	8001738 <HAL_TIM_Base_MspInit+0x20>
 8001774:	40000400 	.word	0x40000400
 8001778:	40023800 	.word	0x40023800
 800177c:	40000c00 	.word	0x40000c00

08001780 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001780:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8001782:	6802      	ldr	r2, [r0, #0]
 8001784:	4b0f      	ldr	r3, [pc, #60]	; (80017c4 <HAL_UART_MspInit+0x44>)
 8001786:	429a      	cmp	r2, r3
 8001788:	d118      	bne.n	80017bc <HAL_UART_MspInit+0x3c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800178a:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800178e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001790:	a901      	add	r1, sp, #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8001792:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001796:	625a      	str	r2, [r3, #36]	; 0x24
 8001798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179a:	480b      	ldr	r0, [pc, #44]	; (80017c8 <HAL_UART_MspInit+0x48>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800179c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017a4:	230c      	movs	r3, #12
 80017a6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a8:	2302      	movs	r3, #2
 80017aa:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ac:	2301      	movs	r3, #1
 80017ae:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017b0:	2303      	movs	r3, #3
 80017b2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017b4:	2307      	movs	r3, #7
 80017b6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b8:	f7fe fd88 	bl	80002cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80017bc:	b007      	add	sp, #28
 80017be:	f85d fb04 	ldr.w	pc, [sp], #4
 80017c2:	bf00      	nop
 80017c4:	40004400 	.word	0x40004400
 80017c8:	40020000 	.word	0x40020000

080017cc <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80017cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ce:	f7fe fcf5 	bl	80001bc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80017d6:	f7fe bd74 	b.w	80002c2 <HAL_SYSTICK_IRQHandler>

080017da <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80017da:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80017de:	f7fe be53 	b.w	8000488 <HAL_GPIO_EXTI_IRQHandler>
	...

080017e4 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 80017e4:	4b0e      	ldr	r3, [pc, #56]	; (8001820 <SystemInit+0x3c>)
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80017ec:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 80017ee:	6899      	ldr	r1, [r3, #8]
 80017f0:	4a0c      	ldr	r2, [pc, #48]	; (8001824 <SystemInit+0x40>)
 80017f2:	400a      	ands	r2, r1
 80017f4:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	f022 5288 	bic.w	r2, r2, #285212672	; 0x11000000
 80017fc:	f022 1201 	bic.w	r2, r2, #65537	; 0x10001
 8001800:	601a      	str	r2, [r3, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001808:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 800180a:	689a      	ldr	r2, [r3, #8]
 800180c:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 8001810:	609a      	str	r2, [r3, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001812:	2200      	movs	r2, #0
 8001814:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001816:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800181a:	4b03      	ldr	r3, [pc, #12]	; (8001828 <SystemInit+0x44>)
 800181c:	609a      	str	r2, [r3, #8]
 800181e:	4770      	bx	lr
 8001820:	40023800 	.word	0x40023800
 8001824:	88ffc00c 	.word	0x88ffc00c
 8001828:	e000ed00 	.word	0xe000ed00

0800182c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800182c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800182e:	e003      	b.n	8001838 <LoopCopyDataInit>

08001830 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001830:	4b0b      	ldr	r3, [pc, #44]	; (8001860 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001832:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001834:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001836:	3104      	adds	r1, #4

08001838 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001838:	480a      	ldr	r0, [pc, #40]	; (8001864 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800183a:	4b0b      	ldr	r3, [pc, #44]	; (8001868 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800183c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800183e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001840:	d3f6      	bcc.n	8001830 <CopyDataInit>
  ldr r2, =_sbss
 8001842:	4a0a      	ldr	r2, [pc, #40]	; (800186c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001844:	e002      	b.n	800184c <LoopFillZerobss>

08001846 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001846:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001848:	f842 3b04 	str.w	r3, [r2], #4

0800184c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800184c:	4b08      	ldr	r3, [pc, #32]	; (8001870 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800184e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001850:	d3f9      	bcc.n	8001846 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001852:	f7ff ffc7 	bl	80017e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001856:	f000 f80f 	bl	8001878 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800185a:	f7ff fde1 	bl	8001420 <main>
  bx lr
 800185e:	4770      	bx	lr
  ldr r3, =_sidata
 8001860:	08001904 	.word	0x08001904
  ldr r0, =_sdata
 8001864:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001868:	20000008 	.word	0x20000008
  ldr r2, =_sbss
 800186c:	20000008 	.word	0x20000008
  ldr r3, = _ebss
 8001870:	20000114 	.word	0x20000114

08001874 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001874:	e7fe      	b.n	8001874 <ADC1_IRQHandler>
	...

08001878 <__libc_init_array>:
 8001878:	b570      	push	{r4, r5, r6, lr}
 800187a:	2500      	movs	r5, #0
 800187c:	4e0c      	ldr	r6, [pc, #48]	; (80018b0 <__libc_init_array+0x38>)
 800187e:	4c0d      	ldr	r4, [pc, #52]	; (80018b4 <__libc_init_array+0x3c>)
 8001880:	1ba4      	subs	r4, r4, r6
 8001882:	10a4      	asrs	r4, r4, #2
 8001884:	42a5      	cmp	r5, r4
 8001886:	d109      	bne.n	800189c <__libc_init_array+0x24>
 8001888:	f000 f81a 	bl	80018c0 <_init>
 800188c:	2500      	movs	r5, #0
 800188e:	4e0a      	ldr	r6, [pc, #40]	; (80018b8 <__libc_init_array+0x40>)
 8001890:	4c0a      	ldr	r4, [pc, #40]	; (80018bc <__libc_init_array+0x44>)
 8001892:	1ba4      	subs	r4, r4, r6
 8001894:	10a4      	asrs	r4, r4, #2
 8001896:	42a5      	cmp	r5, r4
 8001898:	d105      	bne.n	80018a6 <__libc_init_array+0x2e>
 800189a:	bd70      	pop	{r4, r5, r6, pc}
 800189c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80018a0:	4798      	blx	r3
 80018a2:	3501      	adds	r5, #1
 80018a4:	e7ee      	b.n	8001884 <__libc_init_array+0xc>
 80018a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80018aa:	4798      	blx	r3
 80018ac:	3501      	adds	r5, #1
 80018ae:	e7f2      	b.n	8001896 <__libc_init_array+0x1e>
 80018b0:	080018fc 	.word	0x080018fc
 80018b4:	080018fc 	.word	0x080018fc
 80018b8:	080018fc 	.word	0x080018fc
 80018bc:	08001900 	.word	0x08001900

080018c0 <_init>:
 80018c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018c2:	bf00      	nop
 80018c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018c6:	bc08      	pop	{r3}
 80018c8:	469e      	mov	lr, r3
 80018ca:	4770      	bx	lr

080018cc <_fini>:
 80018cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018ce:	bf00      	nop
 80018d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018d2:	bc08      	pop	{r3}
 80018d4:	469e      	mov	lr, r3
 80018d6:	4770      	bx	lr
