<?xml version="1.0"?>
<!--                                                                                         -->
<!-- INTEL CONFIDENTIAL -->
<!-- Copyright 2009-2020 Intel Corporation All Rights Reserved. -->
<!--  -->
<!-- The source code contained or described herein and all documents related to the -->
<!-- source code ("Material") are owned by Intel Corporation or its suppliers or -->
<!-- licensors. Title to the Material remains with Intel Corporation or its -->
<!-- suppliers and licensors. The Material may contain trade secrets and proprietary -->
<!-- and confidential information of Intel Corporation and its suppliers and -->
<!-- licensors, and is protected by worldwide copyright and trade secret laws and -->
<!-- treaty provisions. No part of the Material may be used, copied, reproduced, -->
<!-- modified, published, uploaded, posted, transmitted, distributed, or disclosed -->
<!-- in any way without Intel's prior express written permission. -->
<!--  -->
<!-- No license under any patent, copyright, trade secret or other intellectual -->
<!-- property right is granted to or conferred upon you by disclosure or delivery -->
<!-- of the Materials, either expressly, by implication, inducement, estoppel or -->
<!-- otherwise. Any license under such intellectual property rights must be -->
<!-- express and approved by Intel in writing. -->
<!--  -->
<!-- Unless otherwise agreed by Intel in writing, you may not remove or alter this -->
<!-- notice or any other notice embedded in Materials by Intel or Intel's suppliers -->
<!-- or licensors in any way. -->
<!--  -->
<!--  version: RefPHY-22.03 -->
<!--                                                                                         -->
<!--                                                                                         -->
<!--   This set of tests was run on: Intel(R) Xeon(R) Gold 6248 CPU @ 2.50GHz                -->

testfilename clxsp_mu0_20mhz_4x4_hton.cfg

phystart 1 1 20200

setoption flexses_num_queue 4
setoption flexses_queue_size 1024
setoption flexses_num_context 1

setcore 0xff0000000 0xff000
TEST_FD, 12220, 12, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg
TEST_FD, 12221, 12, 5GNR, fd/mu0_20mhz/221/fd_testconfig_tst221.cfg, 5GNR, fd/mu0_20mhz/221/fd_testconfig_tst221.cfg, 5GNR, fd/mu0_20mhz/221/fd_testconfig_tst221.cfg, 5GNR, fd/mu0_20mhz/221/fd_testconfig_tst221.cfg, 5GNR, fd/mu0_20mhz/221/fd_testconfig_tst221.cfg, 5GNR, fd/mu0_20mhz/221/fd_testconfig_tst221.cfg, 5GNR, fd/mu0_20mhz/221/fd_testconfig_tst221.cfg, 5GNR, fd/mu0_20mhz/221/fd_testconfig_tst221.cfg, 5GNR, fd/mu0_20mhz/221/fd_testconfig_tst221.cfg, 5GNR, fd/mu0_20mhz/221/fd_testconfig_tst221.cfg, 5GNR, fd/mu0_20mhz/221/fd_testconfig_tst221.cfg, 5GNR, fd/mu0_20mhz/221/fd_testconfig_tst221.cfg
TEST_FD, 12222, 12, 5GNR, fd/mu0_20mhz/222/fd_testconfig_tst222.cfg, 5GNR, fd/mu0_20mhz/222/fd_testconfig_tst222.cfg, 5GNR, fd/mu0_20mhz/222/fd_testconfig_tst222.cfg, 5GNR, fd/mu0_20mhz/222/fd_testconfig_tst222.cfg, 5GNR, fd/mu0_20mhz/222/fd_testconfig_tst222.cfg, 5GNR, fd/mu0_20mhz/222/fd_testconfig_tst222.cfg, 5GNR, fd/mu0_20mhz/222/fd_testconfig_tst222.cfg, 5GNR, fd/mu0_20mhz/222/fd_testconfig_tst222.cfg, 5GNR, fd/mu0_20mhz/222/fd_testconfig_tst222.cfg, 5GNR, fd/mu0_20mhz/222/fd_testconfig_tst222.cfg, 5GNR, fd/mu0_20mhz/222/fd_testconfig_tst222.cfg, 5GNR, fd/mu0_20mhz/222/fd_testconfig_tst222.cfg
TEST_FD, 12223, 12, 5GNR, fd/mu0_20mhz/223/fd_testconfig_tst223.cfg, 5GNR, fd/mu0_20mhz/223/fd_testconfig_tst223.cfg, 5GNR, fd/mu0_20mhz/223/fd_testconfig_tst223.cfg, 5GNR, fd/mu0_20mhz/223/fd_testconfig_tst223.cfg, 5GNR, fd/mu0_20mhz/223/fd_testconfig_tst223.cfg, 5GNR, fd/mu0_20mhz/223/fd_testconfig_tst223.cfg, 5GNR, fd/mu0_20mhz/223/fd_testconfig_tst223.cfg, 5GNR, fd/mu0_20mhz/223/fd_testconfig_tst223.cfg, 5GNR, fd/mu0_20mhz/223/fd_testconfig_tst223.cfg, 5GNR, fd/mu0_20mhz/223/fd_testconfig_tst223.cfg, 5GNR, fd/mu0_20mhz/223/fd_testconfig_tst223.cfg, 5GNR, fd/mu0_20mhz/223/fd_testconfig_tst223.cfg
TEST_FD, 12224, 12, 5GNR, fd/mu0_20mhz/224/fd_testconfig_tst224.cfg, 5GNR, fd/mu0_20mhz/224/fd_testconfig_tst224.cfg, 5GNR, fd/mu0_20mhz/224/fd_testconfig_tst224.cfg, 5GNR, fd/mu0_20mhz/224/fd_testconfig_tst224.cfg, 5GNR, fd/mu0_20mhz/224/fd_testconfig_tst224.cfg, 5GNR, fd/mu0_20mhz/224/fd_testconfig_tst224.cfg, 5GNR, fd/mu0_20mhz/224/fd_testconfig_tst224.cfg, 5GNR, fd/mu0_20mhz/224/fd_testconfig_tst224.cfg, 5GNR, fd/mu0_20mhz/224/fd_testconfig_tst224.cfg, 5GNR, fd/mu0_20mhz/224/fd_testconfig_tst224.cfg, 5GNR, fd/mu0_20mhz/224/fd_testconfig_tst224.cfg, 5GNR, fd/mu0_20mhz/224/fd_testconfig_tst224.cfg
TEST_FD, 12225, 12, 5GNR, fd/mu0_20mhz/225/fd_testconfig_tst225.cfg, 5GNR, fd/mu0_20mhz/225/fd_testconfig_tst225.cfg, 5GNR, fd/mu0_20mhz/225/fd_testconfig_tst225.cfg, 5GNR, fd/mu0_20mhz/225/fd_testconfig_tst225.cfg, 5GNR, fd/mu0_20mhz/225/fd_testconfig_tst225.cfg, 5GNR, fd/mu0_20mhz/225/fd_testconfig_tst225.cfg, 5GNR, fd/mu0_20mhz/225/fd_testconfig_tst225.cfg, 5GNR, fd/mu0_20mhz/225/fd_testconfig_tst225.cfg, 5GNR, fd/mu0_20mhz/225/fd_testconfig_tst225.cfg, 5GNR, fd/mu0_20mhz/225/fd_testconfig_tst225.cfg, 5GNR, fd/mu0_20mhz/225/fd_testconfig_tst225.cfg, 5GNR, fd/mu0_20mhz/225/fd_testconfig_tst225.cfg
TEST_FD, 12226, 12, 5GNR, fd/mu0_20mhz/226/fd_testconfig_tst226.cfg, 5GNR, fd/mu0_20mhz/226/fd_testconfig_tst226.cfg, 5GNR, fd/mu0_20mhz/226/fd_testconfig_tst226.cfg, 5GNR, fd/mu0_20mhz/226/fd_testconfig_tst226.cfg, 5GNR, fd/mu0_20mhz/226/fd_testconfig_tst226.cfg, 5GNR, fd/mu0_20mhz/226/fd_testconfig_tst226.cfg, 5GNR, fd/mu0_20mhz/226/fd_testconfig_tst226.cfg, 5GNR, fd/mu0_20mhz/226/fd_testconfig_tst226.cfg, 5GNR, fd/mu0_20mhz/226/fd_testconfig_tst226.cfg, 5GNR, fd/mu0_20mhz/226/fd_testconfig_tst226.cfg, 5GNR, fd/mu0_20mhz/226/fd_testconfig_tst226.cfg, 5GNR, fd/mu0_20mhz/226/fd_testconfig_tst226.cfg
TEST_FD, 12227, 12, 5GNR, fd/mu0_20mhz/227/fd_testconfig_tst227.cfg, 5GNR, fd/mu0_20mhz/227/fd_testconfig_tst227.cfg, 5GNR, fd/mu0_20mhz/227/fd_testconfig_tst227.cfg, 5GNR, fd/mu0_20mhz/227/fd_testconfig_tst227.cfg, 5GNR, fd/mu0_20mhz/227/fd_testconfig_tst227.cfg, 5GNR, fd/mu0_20mhz/227/fd_testconfig_tst227.cfg, 5GNR, fd/mu0_20mhz/227/fd_testconfig_tst227.cfg, 5GNR, fd/mu0_20mhz/227/fd_testconfig_tst227.cfg, 5GNR, fd/mu0_20mhz/227/fd_testconfig_tst227.cfg, 5GNR, fd/mu0_20mhz/227/fd_testconfig_tst227.cfg, 5GNR, fd/mu0_20mhz/227/fd_testconfig_tst227.cfg, 5GNR, fd/mu0_20mhz/227/fd_testconfig_tst227.cfg
TEST_FD, 12228, 12, 5GNR, fd/mu0_20mhz/228/fd_testconfig_tst228.cfg, 5GNR, fd/mu0_20mhz/228/fd_testconfig_tst228.cfg, 5GNR, fd/mu0_20mhz/228/fd_testconfig_tst228.cfg, 5GNR, fd/mu0_20mhz/228/fd_testconfig_tst228.cfg, 5GNR, fd/mu0_20mhz/228/fd_testconfig_tst228.cfg, 5GNR, fd/mu0_20mhz/228/fd_testconfig_tst228.cfg, 5GNR, fd/mu0_20mhz/228/fd_testconfig_tst228.cfg, 5GNR, fd/mu0_20mhz/228/fd_testconfig_tst228.cfg, 5GNR, fd/mu0_20mhz/228/fd_testconfig_tst228.cfg, 5GNR, fd/mu0_20mhz/228/fd_testconfig_tst228.cfg, 5GNR, fd/mu0_20mhz/228/fd_testconfig_tst228.cfg, 5GNR, fd/mu0_20mhz/228/fd_testconfig_tst228.cfg
