// Seed: 1538680616
`define pp_6 0
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5
);
  assign id_4 = id_5;
endmodule
