<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3440" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3440{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3440{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3440{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3440{left:69px;bottom:745px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t5_3440{left:69px;bottom:729px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t6_3440{left:69px;bottom:702px;}
#t7_3440{left:95px;bottom:706px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#t8_3440{left:95px;bottom:689px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_3440{left:412px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ta_3440{left:95px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_3440{left:95px;bottom:655px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_3440{left:95px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_3440{left:95px;bottom:622px;letter-spacing:-0.15px;}
#te_3440{left:69px;bottom:595px;}
#tf_3440{left:95px;bottom:599px;letter-spacing:-0.15px;}
#tg_3440{left:132px;bottom:606px;}
#th_3440{left:147px;bottom:599px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ti_3440{left:416px;bottom:606px;}
#tj_3440{left:431px;bottom:599px;letter-spacing:-0.18px;}
#tk_3440{left:470px;bottom:606px;}
#tl_3440{left:485px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3440{left:728px;bottom:606px;}
#tn_3440{left:743px;bottom:599px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#to_3440{left:95px;bottom:582px;letter-spacing:-0.14px;}
#tp_3440{left:192px;bottom:582px;letter-spacing:-0.13px;word-spacing:-1.16px;}
#tq_3440{left:95px;bottom:565px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tr_3440{left:95px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_3440{left:95px;bottom:532px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_3440{left:69px;bottom:505px;}
#tu_3440{left:95px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tv_3440{left:177px;bottom:515px;}
#tw_3440{left:193px;bottom:509px;letter-spacing:-0.16px;}
#tx_3440{left:272px;bottom:509px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ty_3440{left:95px;bottom:492px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tz_3440{left:95px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_3440{left:69px;bottom:449px;}
#t11_3440{left:95px;bottom:452px;letter-spacing:-0.15px;}
#t12_3440{left:132px;bottom:459px;}
#t13_3440{left:147px;bottom:452px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t14_3440{left:308px;bottom:459px;}
#t15_3440{left:323px;bottom:452px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t16_3440{left:499px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_3440{left:95px;bottom:435px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t18_3440{left:95px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t19_3440{left:95px;bottom:402px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_3440{left:69px;bottom:375px;}
#t1b_3440{left:95px;bottom:379px;letter-spacing:-0.17px;}
#t1c_3440{left:159px;bottom:386px;}
#t1d_3440{left:174px;bottom:379px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1e_3440{left:258px;bottom:386px;}
#t1f_3440{left:274px;bottom:379px;letter-spacing:-0.18px;}
#t1g_3440{left:312px;bottom:386px;}
#t1h_3440{left:328px;bottom:379px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1i_3440{left:600px;bottom:386px;}
#t1j_3440{left:615px;bottom:379px;letter-spacing:-0.15px;}
#t1k_3440{left:757px;bottom:379px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1l_3440{left:95px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t1m_3440{left:341px;bottom:362px;}
#t1n_3440{left:349px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t1o_3440{left:95px;bottom:345px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t1p_3440{left:95px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1q_3440{left:69px;bottom:302px;}
#t1r_3440{left:95px;bottom:305px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#t1s_3440{left:257px;bottom:305px;letter-spacing:-0.13px;word-spacing:-1.01px;}
#t1t_3440{left:95px;bottom:289px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1u_3440{left:95px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1v_3440{left:69px;bottom:245px;}
#t1w_3440{left:95px;bottom:249px;letter-spacing:-0.17px;}
#t1x_3440{left:159px;bottom:256px;}
#t1y_3440{left:174px;bottom:249px;letter-spacing:-0.15px;}
#t1z_3440{left:262px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t20_3440{left:95px;bottom:232px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t21_3440{left:95px;bottom:215px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t22_3440{left:95px;bottom:199px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t23_3440{left:69px;bottom:174px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#t24_3440{left:69px;bottom:157px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t25_3440{left:69px;bottom:140px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t26_3440{left:69px;bottom:124px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t27_3440{left:75px;bottom:1017px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_3440{left:206px;bottom:1017px;}
#t29_3440{left:222px;bottom:1017px;letter-spacing:-0.1px;}
#t2a_3440{left:206px;bottom:1002px;}
#t2b_3440{left:222px;bottom:1002px;letter-spacing:-0.11px;}
#t2c_3440{left:206px;bottom:987px;}
#t2d_3440{left:222px;bottom:987px;letter-spacing:-0.11px;}
#t2e_3440{left:206px;bottom:972px;}
#t2f_3440{left:222px;bottom:972px;letter-spacing:-0.11px;}
#t2g_3440{left:206px;bottom:956px;}
#t2h_3440{left:222px;bottom:956px;letter-spacing:-0.12px;}
#t2i_3440{left:206px;bottom:941px;}
#t2j_3440{left:222px;bottom:941px;letter-spacing:-0.11px;}
#t2k_3440{left:206px;bottom:926px;}
#t2l_3440{left:222px;bottom:926px;letter-spacing:-0.12px;word-spacing:-0.12px;}
#t2m_3440{left:222px;bottom:910px;letter-spacing:-0.11px;}
#t2n_3440{left:75px;bottom:886px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2o_3440{left:75px;bottom:869px;letter-spacing:-0.12px;}
#t2p_3440{left:206px;bottom:886px;}
#t2q_3440{left:222px;bottom:886px;letter-spacing:-0.11px;}
#t2r_3440{left:206px;bottom:871px;}
#t2s_3440{left:222px;bottom:871px;letter-spacing:-0.11px;}
#t2t_3440{left:206px;bottom:855px;}
#t2u_3440{left:222px;bottom:855px;letter-spacing:-0.11px;}
#t2v_3440{left:206px;bottom:840px;}
#t2w_3440{left:222px;bottom:840px;letter-spacing:-0.11px;}
#t2x_3440{left:206px;bottom:825px;}
#t2y_3440{left:222px;bottom:825px;letter-spacing:-0.11px;}
#t2z_3440{left:75px;bottom:800px;letter-spacing:-0.16px;}
#t30_3440{left:75px;bottom:781px;}
#t31_3440{left:90px;bottom:781px;letter-spacing:-0.11px;}
#t32_3440{left:234px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t33_3440{left:320px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t34_3440{left:239px;bottom:1065px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t35_3440{left:75px;bottom:1042px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t36_3440{left:206px;bottom:1042px;letter-spacing:-0.12px;}

.s1_3440{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3440{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3440{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3440{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3440{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3440{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3440{font-size:11px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3440{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s9_3440{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3440{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sb_3440{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sc_3440{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3440" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3440Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3440" style="-webkit-user-select: none;"><object width="935" height="1210" data="3440/3440.svg" type="image/svg+xml" id="pdf3440" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3440" class="t s1_3440">12-4 </span><span id="t2_3440" class="t s1_3440">Vol. 3A </span>
<span id="t3_3440" class="t s2_3440">MEMORY CACHE CONTROL </span>
<span id="t4_3440" class="t s3_3440">Intel 64 and IA-32 processors may implement four types of caches: the trace cache, the level 1 (L1) cache, the </span>
<span id="t5_3440" class="t s3_3440">level 2 (L2) cache, and the level 3 (L3) cache. See Figure 12-1. Cache availability is described below: </span>
<span id="t6_3440" class="t s4_3440">• </span><span id="t7_3440" class="t s5_3440">Intel Core i7, i5, i3 processor family and Intel Xeon processor family based on Nehalem microarchi- </span>
<span id="t8_3440" class="t s5_3440">tecture and Westmere microarchitecture </span><span id="t9_3440" class="t s3_3440">— The L1 cache is divided into two sections: one section is </span>
<span id="ta_3440" class="t s3_3440">dedicated to caching instructions (pre-decoded instructions) and the other caches data. The L2 cache is a </span>
<span id="tb_3440" class="t s3_3440">unified data and instruction cache. Each processor core has its own L1 and L2. The L3 cache is an inclusive, </span>
<span id="tc_3440" class="t s3_3440">unified data and instruction cache, shared by all processor cores inside a physical package. No trace cache is </span>
<span id="td_3440" class="t s3_3440">implemented. </span>
<span id="te_3440" class="t s4_3440">• </span><span id="tf_3440" class="t s5_3440">Intel </span>
<span id="tg_3440" class="t s6_3440">® </span>
<span id="th_3440" class="t s5_3440">Core™ 2 processor family and Intel </span>
<span id="ti_3440" class="t s6_3440">® </span>
<span id="tj_3440" class="t s5_3440">Xeon </span>
<span id="tk_3440" class="t s6_3440">® </span>
<span id="tl_3440" class="t s5_3440">processor family based on Intel </span>
<span id="tm_3440" class="t s7_3440">® </span>
<span id="tn_3440" class="t s5_3440">Core™ micro- </span>
<span id="to_3440" class="t s5_3440">architecture </span><span id="tp_3440" class="t s3_3440">— The L1 cache is divided into two sections: one section is dedicated to caching instructions (pre- </span>
<span id="tq_3440" class="t s3_3440">decoded instructions) and the other caches data. The L2 cache is a unified data and instruction cache located </span>
<span id="tr_3440" class="t s3_3440">on the processor chip; it is shared between two processor cores in a dual-core processor implementation. </span>
<span id="ts_3440" class="t s3_3440">Quad-core processors have two L2, each shared by two processor cores. No trace cache is implemented. </span>
<span id="tt_3440" class="t s4_3440">• </span><span id="tu_3440" class="t s5_3440">Intel Atom </span>
<span id="tv_3440" class="t s6_3440">® </span>
<span id="tw_3440" class="t s5_3440">processor </span><span id="tx_3440" class="t s3_3440">— The L1 cache is divided into two sections: one section is dedicated to caching </span>
<span id="ty_3440" class="t s3_3440">instructions (pre-decoded instructions) and the other caches data. The L2 cache is a unified data and </span>
<span id="tz_3440" class="t s3_3440">instruction cache is located on the processor chip. No trace cache is implemented. </span>
<span id="t10_3440" class="t s4_3440">• </span><span id="t11_3440" class="t s5_3440">Intel </span>
<span id="t12_3440" class="t s6_3440">® </span>
<span id="t13_3440" class="t s5_3440">Core™ Solo and Intel </span>
<span id="t14_3440" class="t s6_3440">® </span>
<span id="t15_3440" class="t s5_3440">Core™ Duo processors </span><span id="t16_3440" class="t s3_3440">— The L1 cache is divided into two sections: one </span>
<span id="t17_3440" class="t s3_3440">section is dedicated to caching instructions (pre-decoded instructions) and the other caches data. The L2 cache </span>
<span id="t18_3440" class="t s3_3440">is a unified data and instruction cache located on the processor chip. It is shared between two processor cores </span>
<span id="t19_3440" class="t s3_3440">in a dual-core processor implementation. No trace cache is implemented. </span>
<span id="t1a_3440" class="t s4_3440">• </span><span id="t1b_3440" class="t s5_3440">Pentium </span>
<span id="t1c_3440" class="t s6_3440">® </span>
<span id="t1d_3440" class="t s5_3440">4 and Intel </span>
<span id="t1e_3440" class="t s6_3440">® </span>
<span id="t1f_3440" class="t s5_3440">Xeon </span>
<span id="t1g_3440" class="t s6_3440">® </span>
<span id="t1h_3440" class="t s5_3440">processors Based on Intel NetBurst </span>
<span id="t1i_3440" class="t s6_3440">® </span>
<span id="t1j_3440" class="t s5_3440">microarchitecture </span><span id="t1k_3440" class="t s3_3440">— The trace </span>
<span id="t1l_3440" class="t s3_3440">cache caches decoded instructions (</span><span id="t1m_3440" class="t s8_3440">μ</span><span id="t1n_3440" class="t s3_3440">ops) from the instruction decoder and the L1 cache contains data. The L2 </span>
<span id="t1o_3440" class="t s3_3440">and L3 caches are unified data and instruction caches located on the processor chip. Dualcore processors have </span>
<span id="t1p_3440" class="t s3_3440">two L2, one in each processor core. Note that the L3 cache is only implemented on some Intel Xeon processors. </span>
<span id="t1q_3440" class="t s4_3440">• </span><span id="t1r_3440" class="t s5_3440">P6 family processors </span><span id="t1s_3440" class="t s3_3440">— The L1 cache is divided into two sections: one dedicated to caching instructions (pre- </span>
<span id="t1t_3440" class="t s3_3440">decoded instructions) and the other to caching data. The L2 cache is a unified data and instruction cache </span>
<span id="t1u_3440" class="t s3_3440">located on the processor chip. P6 family processors do not implement a trace cache. </span>
<span id="t1v_3440" class="t s4_3440">• </span><span id="t1w_3440" class="t s5_3440">Pentium </span>
<span id="t1x_3440" class="t s6_3440">® </span>
<span id="t1y_3440" class="t s5_3440">processors </span><span id="t1z_3440" class="t s3_3440">— The L1 cache has the same structure as on P6 family processors. There is no trace </span>
<span id="t20_3440" class="t s3_3440">cache. The L2 cache is a unified data and instruction cache external to the processor chip on earlier Pentium </span>
<span id="t21_3440" class="t s3_3440">processors and implemented on the processor chip in later Pentium processors. For Pentium processors where </span>
<span id="t22_3440" class="t s3_3440">the L2 cache is external to the processor, access to the cache is through the system bus. </span>
<span id="t23_3440" class="t s3_3440">For Intel Core i7 processors and processors based on Intel Core, Intel Atom, and Intel NetBurst microarchitectures, </span>
<span id="t24_3440" class="t s3_3440">Intel Core Duo, Intel Core Solo and Pentium M processors, the cache lines for the L1 and L2 caches (and L3 caches </span>
<span id="t25_3440" class="t s3_3440">if supported) are 64 bytes wide. The processor always reads a cache line from system memory beginning on a 64- </span>
<span id="t26_3440" class="t s3_3440">byte boundary. (A 64-byte aligned cache line begins at an address with its 6 least-significant bits clear.) A cache </span>
<span id="t27_3440" class="t s9_3440">Store Buffer </span><span id="t28_3440" class="t s9_3440">• </span><span id="t29_3440" class="t s9_3440">Intel Core i7, i5, i3 processors: 32entries. </span>
<span id="t2a_3440" class="t s9_3440">• </span><span id="t2b_3440" class="t s9_3440">Intel Core 2 Duo processors: 20 entries. </span>
<span id="t2c_3440" class="t s9_3440">• </span><span id="t2d_3440" class="t s9_3440">Intel Atom processors: 8 entries, used for both WC and store buffers. </span>
<span id="t2e_3440" class="t s9_3440">• </span><span id="t2f_3440" class="t s9_3440">Pentium 4 and Intel Xeon processors: 24 entries. </span>
<span id="t2g_3440" class="t s9_3440">• </span><span id="t2h_3440" class="t s9_3440">Pentium M processor: 16 entries. </span>
<span id="t2i_3440" class="t s9_3440">• </span><span id="t2j_3440" class="t s9_3440">P6 family processors: 12 entries. </span>
<span id="t2k_3440" class="t s9_3440">• </span><span id="t2l_3440" class="t s9_3440">Pentium processor: 2 buffers, 1 entry each (Pentium processors with MMX technology have 4 buffers for 4 </span>
<span id="t2m_3440" class="t s9_3440">entries). </span>
<span id="t2n_3440" class="t s9_3440">Write Combining </span>
<span id="t2o_3440" class="t s9_3440">(WC) Buffer </span>
<span id="t2p_3440" class="t s9_3440">• </span><span id="t2q_3440" class="t s9_3440">Intel Core 2 Duo processors: 8 entries. </span>
<span id="t2r_3440" class="t s9_3440">• </span><span id="t2s_3440" class="t s9_3440">Intel Atom processors: 8 entries, used for both WC and store buffers. </span>
<span id="t2t_3440" class="t s9_3440">• </span><span id="t2u_3440" class="t s9_3440">Pentium 4 and Intel Xeon processors: 6 or 8 entries. </span>
<span id="t2v_3440" class="t s9_3440">• </span><span id="t2w_3440" class="t s9_3440">Intel Core Duo, Intel Core Solo, Pentium M processors: 6 entries. </span>
<span id="t2x_3440" class="t s9_3440">• </span><span id="t2y_3440" class="t s9_3440">P6 family processors: 4 entries. </span>
<span id="t2z_3440" class="t sa_3440">NOTES: </span>
<span id="t30_3440" class="t s9_3440">1 </span><span id="t31_3440" class="t s9_3440">Introduced to the IA-32 architecture in the Pentium 4 and Intel Xeon processors. </span>
<span id="t32_3440" class="t sb_3440">Table 12-1. </span><span id="t33_3440" class="t sb_3440">Characteristics of the Caches, TLBs, Store Buffer, and </span>
<span id="t34_3440" class="t sb_3440">Write Combining Buffer in Intel 64 and IA-32 Processors (Contd.) </span>
<span id="t35_3440" class="t sc_3440">Cache or Buffer </span><span id="t36_3440" class="t sc_3440">Characteristics </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
