<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 15 23:54:46 2025


Command Line:  synthesis -f spi_lcd_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = spi_lcd.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/CodeField/Verilog/Diamond_design/spi_lcd (searchpath added)
-p D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p D:/CodeField/Verilog/Diamond_design/spi_lcd/impl1 (searchpath added)
-p D:/CodeField/Verilog/Diamond_design/spi_lcd (searchpath added)
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/spi_lcd.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/control.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/lcd_write.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/lcd_init.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/lcd_show_char.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/show_string_number_ctrl.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/pll/pll.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/rom/rom_8x4096.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/rom/tb_rom_8x4096_tmpl.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/tb_pll.v
NGD file = spi_lcd_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/spi_lcd.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/control.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_write.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v. VERI-1482
WARNING - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v(58): parameter declaration becomes local in lcd_init with formal parameter declaration list. VERI-1199
WARNING - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v(67): parameter declaration becomes local in lcd_init with formal parameter declaration list. VERI-1199
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_show_char.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/show_string_number_ctrl.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/pll/pll.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/rom/rom_8x4096.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/rom/tb_rom_8x4096_tmpl.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/tb_pll.v. VERI-1482
Analyzing Verilog file D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): spi_lcd
INFO - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/spi_lcd.v(18): compiling module spi_lcd. VERI-1018
INFO - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/pll/pll.v(8): compiling module pll. VERI-1018
INFO - synthesis: D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): compiling module EHXPLLJ(CLKFB_DIV=4,CLKOP_DIV=11,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE="DISABLED",CLKOS2_ENABLE="DISABLED",CLKOS3_ENABLE="DISABLED",CLKOP_CPHASE=10,CLKOS_TRIM_POL="FALLING"). VERI-1018
INFO - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_write.v(11): compiling module lcd_write. VERI-1018
INFO - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/control.v(11): compiling module control. VERI-1018
INFO - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v(17): compiling module lcd_init. VERI-1018
WARNING - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/spi_lcd.v(47): net show_char_data[8] does not have a driver. VDB-1002
WARNING - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/spi_lcd.v(48): net en_write_show_char does not have a driver. VDB-1002
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = spi_lcd.
WARNING - synthesis: I/O Port debug_led2 's net has no driver and is unused.
######## Missing driver on net debug_led2. Patching with GND.
######## Missing driver on net show_char_data[8]. Patching with GND.
######## Missing driver on net show_char_data[7]. Patching with GND.
######## Missing driver on net show_char_data[6]. Patching with GND.
######## Missing driver on net show_char_data[5]. Patching with GND.
######## Missing driver on net show_char_data[4]. Patching with GND.
######## Missing driver on net show_char_data[3]. Patching with GND.
######## Missing driver on net show_char_data[2]. Patching with GND.
######## Missing driver on net show_char_data[1]. Patching with GND.
######## Missing driver on net show_char_data[0]. Patching with GND.
######## Missing driver on net en_write_show_char. Patching with GND.
INFO - synthesis: Extracted state machine for register '\lcd_write_inst/cnt1' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000

INFO - synthesis: Extracted state machine for register '\lcd_write_inst/state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 0001 -> 0001

 0010 -> 0010

 0100 -> 0100

 1000 -> 1000

INFO - synthesis: Extracted state machine for register '\lcd_init_inst/state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 000001 -> 000001

 000010 -> 000010

 000100 -> 000100

 001000 -> 001000

 010000 -> 010000

 100000 -> 100000




GSR instance connected to net sys_rst_n_c.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in spi_lcd_drc.log.
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file spi_lcd_impl1.ngd.

################### Begin Area Report (spi_lcd)######################
Number of register bits => 111 of 4635 (2 % )
CCU2D => 22
EHXPLLJ => 1
FD1P3AX => 3
FD1P3IX => 42
FD1P3JX => 1
FD1S3AX => 19
FD1S3AY => 1
FD1S3IX => 44
FD1S3JX => 1
GSR => 1
IB => 2
L6MUX21 => 4
LUT4 => 166
OB => 8
PFUMX => 17
ROM128X1A => 4
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : pll_u1/sys_clk_50MHz, loads : 112
  Net : sys_clk_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 8
Top 8 highest fanout Clock Enables:
  Net : lcd_write_inst/sys_clk_50MHz_enable_19, loads : 15
  Net : lcd_init_inst/sys_clk_50MHz_enable_25, loads : 6
  Net : sys_clk_50MHz_enable_45, loads : 1
  Net : lcd_init_inst/sys_clk_50MHz_enable_3, loads : 1
  Net : lcd_write_inst/sys_clk_50MHz_enable_2, loads : 1
  Net : lcd_init_inst/lcd_rst_high_flag, loads : 1
  Net : sys_clk_50MHz_enable_42, loads : 1
  Net : lcd_write_inst/sys_clk_50MHz_enable_14, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : lcd_init_inst/cnt_s2_num_0, loads : 29
  Net : lcd_init_inst/cnt_s2_num_2, loads : 27
  Net : lcd_init_inst/cnt_s2_num_1, loads : 26
  Net : lcd_init_inst/cnt_s2_num_3, loads : 24
  Net : lcd_write_inst/state_1, loads : 23
  Net : lcd_init_inst/cnt_150ms_22__N_221, loads : 23
  Net : lcd_init_inst/cnt_s2_num_4, loads : 18
  Net : sys_clk_50MHz_enable_42, loads : 18
  Net : lcd_init_inst/n406, loads : 18
  Net : lcd_init_inst/cnt_s4_num_1, loads : 17
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sys_clk_50MHz]           |  200.000 MHz|   85.514 MHz|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 65.336  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.641  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
