Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mul8s_area_533_mse_15709
Version: S-2021.06-SP5
Date   : Fri Mar  7 23:35:53 2025
****************************************


  Timing Path Group 'In2Out'
  -----------------------------------
  Levels of Logic:           37.00000
  Critical Path Length:       2.19667
  Critical Path Slack:       17.80333
  Critical Path Clk Period:  20.00000
  Total Negative Slack:       0.00000
  No. of Violating Paths:     0.00000
  Worst Hold Violation:       0.00000
  Total Hold Violation:       0.00000
  No. of Hold Violations:     0.00000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                262
  Buf/Inv Cell Count:              69
  Buf Cell Count:                   1
  Inv Cell Count:                  68
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       262
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       341.88000
  Noncombinational Area:      0.00000
  Buf/Inv Area:              58.24000
  Total Buffer Area:          1.12000
  Total Inverter Area:       57.12000
  Macro/Black Box Area:       0.00000
  Net Area:                   0.00000
  -----------------------------------
  Cell Area:                341.88000
  Design Area:              341.88000


  Design Rules
  -----------------------------------
  Total Number of Nets:           278
  Nets With Violations:            16
  Max Trans Violations:            16
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                 0.00415
  Logic Optimization:               0.17437
  Mapping Optimization:             2.38837
  -----------------------------------------
  Overall Compile Time:             9.34528
  Overall Compile Wall Clock Time:  7.97473

  --------------------------------------------------------------------

  Design  WNS: 0.00000  TNS: 0.00000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00000  TNS: 0.00000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
