============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 02 2023  08:09:59 pm
  Module:                 neo430_top
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[17]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    6924                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[17]/C                 -       -      R     (arrival)      4     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[17]/Q                 -       C->Q   R     DFRX1          6  46.6   414   446     446 
  neo430_cpu_inst_neo430_alu_inst_g8539/Q                            -       B->Q   F     NA2X1          3  28.8   217   157     603 
  neo430_cpu_inst_neo430_alu_inst_g8582/Q                            -       A->Q   R     INX2          15  99.7   264   194     797 
  neo430_cpu_inst_neo430_alu_inst_g8508/Q                            -       A->Q   R     EN2X0          3  29.0  1092   682    1479 
  neo430_cpu_inst_neo430_alu_inst_g8498/Q                            -       A->Q   F     INX1           1  11.2   216   108    1587 
  neo430_cpu_inst_neo430_alu_inst_g8388/Q                            -       C->Q   R     ON22X1         2  19.4   359   237    1824 
  g110367/Q                                                          -       A->Q   R     AO22X2         2  19.5   118   250    2074 
  neo430_cpu_inst_neo430_alu_inst_g8378/Q                            -       A->Q   F     NA2X1          1   9.9   100    69    2143 
  neo430_cpu_inst_neo430_alu_inst_g8374/Q                            -       A->Q   R     NA2X1          2  19.5   211   134    2278 
  neo430_cpu_inst_neo430_alu_inst_g8370/Q                            -       A->Q   F     NA2X1          1   9.9   106    77    2355 
  neo430_cpu_inst_neo430_alu_inst_g8366/Q                            -       A->Q   R     NA2X1          2  19.5   218   136    2491 
  neo430_cpu_inst_neo430_alu_inst_g8364/Q                            -       A->Q   F     NA2X1          1   9.9   107    78    2569 
  neo430_cpu_inst_neo430_alu_inst_g8361/Q                            -       A->Q   R     NA2X1          2  19.5   218   136    2706 
  neo430_cpu_inst_neo430_alu_inst_g8359/Q                            -       A->Q   F     NA2X1          1   9.9   107    78    2784 
  neo430_cpu_inst_neo430_alu_inst_g8355/Q                            -       A->Q   R     NA2X1          3  26.4   273   166    2949 
  neo430_cpu_inst_neo430_alu_inst_g8354/Q                            -       C->Q   F     ON21X1         1  10.6   203   112    3062 
  neo430_cpu_inst_neo430_alu_inst_g8353/Q                            -       B->Q   R     NA2I1X1        1  20.0   223   177    3238 
  neo430_cpu_inst_neo430_alu_inst_g8345/CO                           -       CI->CO R     FAX1           2  20.2   204   231    3469 
  neo430_cpu_inst_neo430_alu_inst_g8344/Q                            -       A->Q   F     AN22X1         2  18.6   318   160    3629 
  neo430_cpu_inst_neo430_alu_inst_g8342/Q                            -       A->Q   R     INX1           1  10.7   116   106    3735 
  neo430_cpu_inst_neo430_alu_inst_g8338/Q                            -       A->Q   F     AN22X1         1  20.0   306   147    3882 
  neo430_cpu_inst_neo430_alu_inst_g8329/CO                           -       CI->CO F     FAX1           1  20.0   147   308    4190 
  neo430_cpu_inst_neo430_alu_inst_g8326/CO                           -       CI->CO F     FAX1           1  20.0   146   267    4457 
  neo430_cpu_inst_neo430_alu_inst_g8324/CO                           -       CI->CO F     FAX1           2  20.7   149   269    4725 
  neo430_cpu_inst_neo430_alu_inst_g8321/Q                            -       A->Q   F     EN2X1          2  18.6   166   212    4937 
  neo430_cpu_inst_neo430_alu_inst_g8320/Q                            -       B->Q   F     AO221X1        5  32.2   213   395    5332 
  g12881/Q                                                           -       IN0->Q F     MU2X1         12  91.6   395   443    5775 
  g12847/Q                                                           -       A->Q   R     INX1           2  14.8   150   140    5915 
  g12352/Q                                                           -       A->Q   R     AND3X1        19 136.8  1124   711    6626 
  g12314/Q                                                           -       A->Q   R     OR2X1          1   8.7   121   160    6786 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/g7/Q      -       A->Q   R     OR2X1          1   9.4   109   137    6924 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/enl_reg/D -       -      R     DLLQX1         1     -     -     0    6924 
#------------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[17]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    6920                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[17]/C                 -       -      R     (arrival)      4     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[17]/Q                 -       C->Q   R     DFRX1          6  46.6   414   446     446 
  neo430_cpu_inst_neo430_alu_inst_g8539/Q                            -       B->Q   F     NA2X1          3  28.8   217   157     603 
  neo430_cpu_inst_neo430_alu_inst_g8582/Q                            -       A->Q   R     INX2          15  99.7   264   194     797 
  neo430_cpu_inst_neo430_alu_inst_g8508/Q                            -       A->Q   R     EN2X0          3  29.0  1092   682    1479 
  neo430_cpu_inst_neo430_alu_inst_g8498/Q                            -       A->Q   F     INX1           1  11.2   216   108    1587 
  neo430_cpu_inst_neo430_alu_inst_g8388/Q                            -       C->Q   R     ON22X1         2  19.4   359   237    1824 
  g110367/Q                                                          -       A->Q   R     AO22X2         2  19.5   118   250    2074 
  neo430_cpu_inst_neo430_alu_inst_g8378/Q                            -       A->Q   F     NA2X1          1   9.9   100    69    2143 
  neo430_cpu_inst_neo430_alu_inst_g8374/Q                            -       A->Q   R     NA2X1          2  19.5   211   134    2278 
  neo430_cpu_inst_neo430_alu_inst_g8370/Q                            -       A->Q   F     NA2X1          1   9.9   106    77    2355 
  neo430_cpu_inst_neo430_alu_inst_g8366/Q                            -       A->Q   R     NA2X1          2  19.5   218   136    2491 
  neo430_cpu_inst_neo430_alu_inst_g8364/Q                            -       A->Q   F     NA2X1          1   9.9   107    78    2569 
  neo430_cpu_inst_neo430_alu_inst_g8361/Q                            -       A->Q   R     NA2X1          2  19.5   218   136    2706 
  neo430_cpu_inst_neo430_alu_inst_g8359/Q                            -       A->Q   F     NA2X1          1   9.9   107    78    2784 
  neo430_cpu_inst_neo430_alu_inst_g8355/Q                            -       A->Q   R     NA2X1          3  26.4   273   166    2949 
  neo430_cpu_inst_neo430_alu_inst_g8354/Q                            -       C->Q   F     ON21X1         1  10.6   203   112    3062 
  neo430_cpu_inst_neo430_alu_inst_g8353/Q                            -       B->Q   R     NA2I1X1        1  20.0   223   177    3238 
  neo430_cpu_inst_neo430_alu_inst_g8345/CO                           -       CI->CO R     FAX1           2  20.2   204   231    3469 
  neo430_cpu_inst_neo430_alu_inst_g8344/Q                            -       A->Q   F     AN22X1         2  18.6   318   160    3629 
  neo430_cpu_inst_neo430_alu_inst_g8342/Q                            -       A->Q   R     INX1           1  10.7   116   106    3735 
  neo430_cpu_inst_neo430_alu_inst_g8338/Q                            -       A->Q   F     AN22X1         1  20.0   306   147    3882 
  neo430_cpu_inst_neo430_alu_inst_g8329/CO                           -       CI->CO F     FAX1           1  20.0   147   308    4190 
  neo430_cpu_inst_neo430_alu_inst_g8326/CO                           -       CI->CO F     FAX1           1  20.0   146   267    4457 
  neo430_cpu_inst_neo430_alu_inst_g8324/CO                           -       CI->CO F     FAX1           2  20.7   149   269    4725 
  neo430_cpu_inst_neo430_alu_inst_g8321/Q                            -       A->Q   F     EN2X1          2  18.6   166   212    4937 
  neo430_cpu_inst_neo430_alu_inst_g8320/Q                            -       B->Q   F     AO221X1        5  32.2   213   395    5332 
  g12881/Q                                                           -       IN0->Q F     MU2X1         12  91.6   395   443    5775 
  g12847/Q                                                           -       A->Q   R     INX1           2  14.8   150   140    5915 
  g12352/Q                                                           -       A->Q   R     AND3X1        19 136.8  1124   711    6626 
  g12252/Q                                                           -       C->Q   R     AO21X1         1   8.7   120   156    6782 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/g7/Q      -       A->Q   R     OR2X1          1   9.4   109   137    6919 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/enl_reg/D -       -      R     DLLQX1         1     -     -     0    6920 
#------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6189/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5436                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200239/Q                        -       A->Q  F     NA2X1          5  61.0   489   353    3161 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   260   234    3395 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3763 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4321 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5041 
  neo430_imem_inst/g195681/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5287 
  neo430_imem_inst/RC_CG_HIER_INST6189/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5436 
  neo430_imem_inst/RC_CG_HIER_INST6189/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5436 
#------------------------------------------------------------------------------------------------------------------



Path 4: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6188/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5299                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11416/Q                                          -       A->Q  R     AND2X1        16 122.0  1005   627    1416 
  g11248/Q                                          -       B->Q  F     AN221X1        1  10.6   335   236    1652 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    1973 
  g11201/Q                                          -       A->Q  R     AO22X4        90 628.6  1205   849    2822 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3592 
  neo430_imem_inst/g200170/Q                        -       A->Q  F     NA2X4         63 465.0   794   589    4181 
  neo430_imem_inst/g196458/Q                        -       B->Q  F     OR2X2         64 400.2   815   723    4905 
  neo430_imem_inst/g195081/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5150 
  neo430_imem_inst/RC_CG_HIER_INST6188/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5299 
  neo430_imem_inst/RC_CG_HIER_INST6188/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5299 
#------------------------------------------------------------------------------------------------------------------



Path 5: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6187/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5436                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200239/Q                        -       A->Q  F     NA2X1          5  61.0   489   353    3161 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   260   234    3395 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3763 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4321 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5041 
  neo430_imem_inst/g194508/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5287 
  neo430_imem_inst/RC_CG_HIER_INST6187/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5436 
  neo430_imem_inst/RC_CG_HIER_INST6187/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5436 
#------------------------------------------------------------------------------------------------------------------



Path 6: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (F) neo430_imem_inst/RC_CG_HIER_INST6186/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5030                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200239/Q                        -       A->Q  R     NA2X1          5  61.0   570   424    3021 
  neo430_imem_inst/g200161/Q                        -       A->Q  R     OR2X1         32 242.9  1987  1168    4188 
  neo430_imem_inst/g196460/Q                        -       B->Q  R     OR2X4         64 400.2   783   550    4738 
  neo430_imem_inst/g193356/Q                        -       A->Q  F     NO2X1          1   8.7   240    80    4819 
  neo430_imem_inst/RC_CG_HIER_INST6186/g7/Q         -       A->Q  F     OR2X1          1   9.4    84   211    5030 
  neo430_imem_inst/RC_CG_HIER_INST6186/enl_reg/D    -       -     F     DLLQX1         1     -     -     0    5030 
#------------------------------------------------------------------------------------------------------------------



Path 7: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6184/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5276                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11416/Q                                          -       A->Q  R     AND2X1        16 122.0  1005   627    1416 
  g11248/Q                                          -       B->Q  F     AN221X1        1  10.6   335   236    1652 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    1973 
  g11201/Q                                          -       A->Q  R     AO22X4        90 628.6  1205   849    2822 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3592 
  neo430_imem_inst/g200169/Q                        -       A->Q  F     NA2X4         60 441.4   769   569    4161 
  neo430_imem_inst/g196479/Q                        -       B->Q  F     OR2X2         64 400.2   815   720    4881 
  neo430_imem_inst/g195971/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5127 
  neo430_imem_inst/RC_CG_HIER_INST6184/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5276 
  neo430_imem_inst/RC_CG_HIER_INST6184/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5276 
#------------------------------------------------------------------------------------------------------------------



Path 8: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (F) neo430_imem_inst/RC_CG_HIER_INST6183/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5030                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200239/Q                        -       A->Q  R     NA2X1          5  61.0   570   424    3021 
  neo430_imem_inst/g200161/Q                        -       A->Q  R     OR2X1         32 242.9  1987  1168    4188 
  neo430_imem_inst/g196460/Q                        -       B->Q  R     OR2X4         64 400.2   783   550    4738 
  neo430_imem_inst/g192721/Q                        -       A->Q  F     NO2X1          1   8.7   240    80    4819 
  neo430_imem_inst/RC_CG_HIER_INST6183/g7/Q         -       A->Q  F     OR2X1          1   9.4    84   211    5030 
  neo430_imem_inst/RC_CG_HIER_INST6183/enl_reg/D    -       -     F     DLLQX1         1     -     -     0    5030 
#------------------------------------------------------------------------------------------------------------------



Path 9: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6182/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5276                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11416/Q                                          -       A->Q  R     AND2X1        16 122.0  1005   627    1416 
  g11248/Q                                          -       B->Q  F     AN221X1        1  10.6   335   236    1652 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    1973 
  g11201/Q                                          -       A->Q  R     AO22X4        90 628.6  1205   849    2822 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3592 
  neo430_imem_inst/g200169/Q                        -       A->Q  F     NA2X4         60 441.4   769   569    4161 
  neo430_imem_inst/g196479/Q                        -       B->Q  F     OR2X2         64 400.2   815   720    4881 
  neo430_imem_inst/g196204/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5127 
  neo430_imem_inst/RC_CG_HIER_INST6182/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5276 
  neo430_imem_inst/RC_CG_HIER_INST6182/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5276 
#------------------------------------------------------------------------------------------------------------------



Path 10: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6181/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5276                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11416/Q                                          -       A->Q  R     AND2X1        16 122.0  1005   627    1416 
  g11248/Q                                          -       B->Q  F     AN221X1        1  10.6   335   236    1652 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    1973 
  g11201/Q                                          -       A->Q  R     AO22X4        90 628.6  1205   849    2822 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3592 
  neo430_imem_inst/g200169/Q                        -       A->Q  F     NA2X4         60 441.4   769   569    4161 
  neo430_imem_inst/g196479/Q                        -       B->Q  F     OR2X2         64 400.2   815   720    4881 
  neo430_imem_inst/g195617/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5127 
  neo430_imem_inst/RC_CG_HIER_INST6181/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5276 
  neo430_imem_inst/RC_CG_HIER_INST6181/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5276 
#------------------------------------------------------------------------------------------------------------------



Path 11: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6180/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5436                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200239/Q                        -       A->Q  F     NA2X1          5  61.0   489   353    3161 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   260   234    3395 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3763 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4321 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5041 
  neo430_imem_inst/g194947/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5287 
  neo430_imem_inst/RC_CG_HIER_INST6180/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5436 
  neo430_imem_inst/RC_CG_HIER_INST6180/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5436 
#------------------------------------------------------------------------------------------------------------------



Path 12: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6179/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5299                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11416/Q                                          -       A->Q  R     AND2X1        16 122.0  1005   627    1416 
  g11248/Q                                          -       B->Q  F     AN221X1        1  10.6   335   236    1652 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    1973 
  g11201/Q                                          -       A->Q  R     AO22X4        90 628.6  1205   849    2822 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3592 
  neo430_imem_inst/g200170/Q                        -       A->Q  F     NA2X4         63 465.0   794   589    4181 
  neo430_imem_inst/g196458/Q                        -       B->Q  F     OR2X2         64 400.2   815   723    4905 
  neo430_imem_inst/g193205/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5150 
  neo430_imem_inst/RC_CG_HIER_INST6179/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5299 
  neo430_imem_inst/RC_CG_HIER_INST6179/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5299 
#------------------------------------------------------------------------------------------------------------------



Path 13: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (F) neo430_imem_inst/RC_CG_HIER_INST6178/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5031                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200239/Q                        -       A->Q  R     NA2X1          5  61.0   570   424    3021 
  neo430_imem_inst/g200161/Q                        -       A->Q  R     OR2X1         32 242.9  1987  1168    4188 
  neo430_imem_inst/g196460/Q                        -       B->Q  R     OR2X4         64 400.2   783   550    4738 
  neo430_imem_inst/g193034/Q                        -       A->Q  F     NO2X1          1   8.7   245    80    4819 
  neo430_imem_inst/RC_CG_HIER_INST6178/g7/Q         -       A->Q  F     OR2X1          1   9.4    84   212    5031 
  neo430_imem_inst/RC_CG_HIER_INST6178/enl_reg/D    -       -     F     DLLQX1         1     -     -     0    5031 
#------------------------------------------------------------------------------------------------------------------



Path 14: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6177/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5436                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200239/Q                        -       A->Q  F     NA2X1          5  61.0   489   353    3161 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   260   234    3395 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3763 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4321 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5041 
  neo430_imem_inst/g193385/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5287 
  neo430_imem_inst/RC_CG_HIER_INST6177/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5436 
  neo430_imem_inst/RC_CG_HIER_INST6177/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5436 
#------------------------------------------------------------------------------------------------------------------



Path 15: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6176/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5299                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11416/Q                                          -       A->Q  R     AND2X1        16 122.0  1005   627    1416 
  g11248/Q                                          -       B->Q  F     AN221X1        1  10.6   335   236    1652 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    1973 
  g11201/Q                                          -       A->Q  R     AO22X4        90 628.6  1205   849    2822 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3592 
  neo430_imem_inst/g200170/Q                        -       A->Q  F     NA2X4         63 465.0   794   589    4181 
  neo430_imem_inst/g196458/Q                        -       B->Q  F     OR2X2         64 400.2   815   723    4905 
  neo430_imem_inst/g193150/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5150 
  neo430_imem_inst/RC_CG_HIER_INST6176/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5299 
  neo430_imem_inst/RC_CG_HIER_INST6176/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5299 
#------------------------------------------------------------------------------------------------------------------



Path 16: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6175/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5436                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200239/Q                        -       A->Q  F     NA2X1          5  61.0   489   353    3161 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   260   234    3395 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3763 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4321 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5041 
  neo430_imem_inst/g193206/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5287 
  neo430_imem_inst/RC_CG_HIER_INST6175/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5436 
  neo430_imem_inst/RC_CG_HIER_INST6175/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5436 
#------------------------------------------------------------------------------------------------------------------



Path 17: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6173/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5299                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11416/Q                                          -       A->Q  R     AND2X1        16 122.0  1005   627    1416 
  g11248/Q                                          -       B->Q  F     AN221X1        1  10.6   335   236    1652 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    1973 
  g11201/Q                                          -       A->Q  R     AO22X4        90 628.6  1205   849    2822 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3592 
  neo430_imem_inst/g200170/Q                        -       A->Q  F     NA2X4         63 465.0   794   589    4181 
  neo430_imem_inst/g196458/Q                        -       B->Q  F     OR2X2         64 400.2   815   723    4905 
  neo430_imem_inst/g193451/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5150 
  neo430_imem_inst/RC_CG_HIER_INST6173/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5299 
  neo430_imem_inst/RC_CG_HIER_INST6173/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5299 
#------------------------------------------------------------------------------------------------------------------



Path 18: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6172/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5436                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200239/Q                        -       A->Q  F     NA2X1          5  61.0   489   353    3161 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   260   234    3395 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3763 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4321 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5041 
  neo430_imem_inst/g193707/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5287 
  neo430_imem_inst/RC_CG_HIER_INST6172/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5436 
  neo430_imem_inst/RC_CG_HIER_INST6172/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5436 
#------------------------------------------------------------------------------------------------------------------



Path 19: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6171/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5299                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11416/Q                                          -       A->Q  R     AND2X1        16 122.0  1005   627    1416 
  g11248/Q                                          -       B->Q  F     AN221X1        1  10.6   335   236    1652 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    1973 
  g11201/Q                                          -       A->Q  R     AO22X4        90 628.6  1205   849    2822 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3592 
  neo430_imem_inst/g200170/Q                        -       A->Q  F     NA2X4         63 465.0   794   589    4181 
  neo430_imem_inst/g196458/Q                        -       B->Q  F     OR2X2         64 400.2   815   723    4905 
  neo430_imem_inst/g193542/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5150 
  neo430_imem_inst/RC_CG_HIER_INST6171/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5299 
  neo430_imem_inst/RC_CG_HIER_INST6171/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5299 
#------------------------------------------------------------------------------------------------------------------



Path 20: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6170/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5436                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200239/Q                        -       A->Q  F     NA2X1          5  61.0   489   353    3161 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   260   234    3395 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3763 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4321 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5041 
  neo430_imem_inst/g193604/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5287 
  neo430_imem_inst/RC_CG_HIER_INST6170/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5436 
  neo430_imem_inst/RC_CG_HIER_INST6170/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5436 
#------------------------------------------------------------------------------------------------------------------



Path 21: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6169/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5103                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200156/Q                        -       A->Q  F     NA2X4         62 456.0   785   581    3987 
  neo430_imem_inst/g196444/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4709 
  neo430_imem_inst/g193609/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4954 
  neo430_imem_inst/RC_CG_HIER_INST6169/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5103 
  neo430_imem_inst/RC_CG_HIER_INST6169/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5103 
#------------------------------------------------------------------------------------------------------------------



Path 22: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6167/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5103                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200156/Q                        -       A->Q  F     NA2X4         62 456.0   785   581    3987 
  neo430_imem_inst/g196444/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4709 
  neo430_imem_inst/g193807/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4954 
  neo430_imem_inst/RC_CG_HIER_INST6167/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5103 
  neo430_imem_inst/RC_CG_HIER_INST6167/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5103 
#------------------------------------------------------------------------------------------------------------------



Path 23: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6165/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5436                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200239/Q                        -       A->Q  F     NA2X1          5  61.0   489   353    3161 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   260   234    3395 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3763 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4321 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5041 
  neo430_imem_inst/g195661/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5287 
  neo430_imem_inst/RC_CG_HIER_INST6165/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5436 
  neo430_imem_inst/RC_CG_HIER_INST6165/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5436 
#------------------------------------------------------------------------------------------------------------------



Path 24: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6164/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5103                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200156/Q                        -       A->Q  F     NA2X4         62 456.0   785   581    3987 
  neo430_imem_inst/g196444/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4709 
  neo430_imem_inst/g194026/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4954 
  neo430_imem_inst/RC_CG_HIER_INST6164/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5103 
  neo430_imem_inst/RC_CG_HIER_INST6164/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5103 
#------------------------------------------------------------------------------------------------------------------



Path 25: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6162/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5276                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11416/Q                                          -       A->Q  R     AND2X1        16 122.0  1005   627    1416 
  g11248/Q                                          -       B->Q  F     AN221X1        1  10.6   335   236    1652 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    1973 
  g11201/Q                                          -       A->Q  R     AO22X4        90 628.6  1205   849    2822 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3592 
  neo430_imem_inst/g200169/Q                        -       A->Q  F     NA2X4         60 441.4   769   569    4161 
  neo430_imem_inst/g196479/Q                        -       B->Q  F     OR2X2         64 400.2   815   720    4881 
  neo430_imem_inst/g196335/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5127 
  neo430_imem_inst/RC_CG_HIER_INST6162/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5276 
  neo430_imem_inst/RC_CG_HIER_INST6162/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5276 
#------------------------------------------------------------------------------------------------------------------



Path 26: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6160/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5105                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    3988 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4710 
  neo430_imem_inst/g194109/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4956 
  neo430_imem_inst/RC_CG_HIER_INST6160/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5105 
  neo430_imem_inst/RC_CG_HIER_INST6160/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5105 
#------------------------------------------------------------------------------------------------------------------



Path 27: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6159/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5299                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   466    3274 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3680 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4196 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4904 
  neo430_imem_inst/g194245/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5150 
  neo430_imem_inst/RC_CG_HIER_INST6159/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5299 
  neo430_imem_inst/RC_CG_HIER_INST6159/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5299 
#------------------------------------------------------------------------------------------------------------------



Path 28: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6158/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5105                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    3988 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4710 
  neo430_imem_inst/g194378/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4956 
  neo430_imem_inst/RC_CG_HIER_INST6158/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5105 
  neo430_imem_inst/RC_CG_HIER_INST6158/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5105 
#------------------------------------------------------------------------------------------------------------------



Path 29: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6157/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5299                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   466    3274 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3680 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4196 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4904 
  neo430_imem_inst/g194368/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5150 
  neo430_imem_inst/RC_CG_HIER_INST6157/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5299 
  neo430_imem_inst/RC_CG_HIER_INST6157/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5299 
#------------------------------------------------------------------------------------------------------------------



Path 30: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6156/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5105                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    3988 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4710 
  neo430_imem_inst/g194339/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4956 
  neo430_imem_inst/RC_CG_HIER_INST6156/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5105 
  neo430_imem_inst/RC_CG_HIER_INST6156/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5105 
#------------------------------------------------------------------------------------------------------------------



Path 31: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6155/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5299                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   466    3274 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3680 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4196 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4904 
  neo430_imem_inst/g194445/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5150 
  neo430_imem_inst/RC_CG_HIER_INST6155/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5299 
  neo430_imem_inst/RC_CG_HIER_INST6155/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5299 
#------------------------------------------------------------------------------------------------------------------



Path 32: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6154/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5105                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    3988 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4710 
  neo430_imem_inst/g194392/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4956 
  neo430_imem_inst/RC_CG_HIER_INST6154/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5105 
  neo430_imem_inst/RC_CG_HIER_INST6154/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5105 
#------------------------------------------------------------------------------------------------------------------



Path 33: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6153/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5299                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   466    3274 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3680 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4196 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4904 
  neo430_imem_inst/g194460/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5150 
  neo430_imem_inst/RC_CG_HIER_INST6153/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5299 
  neo430_imem_inst/RC_CG_HIER_INST6153/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5299 
#------------------------------------------------------------------------------------------------------------------



Path 34: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6151/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5103                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200156/Q                        -       A->Q  F     NA2X4         62 456.0   785   581    3987 
  neo430_imem_inst/g196444/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4709 
  neo430_imem_inst/g194515/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4954 
  neo430_imem_inst/RC_CG_HIER_INST6151/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5103 
  neo430_imem_inst/RC_CG_HIER_INST6151/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5103 
#------------------------------------------------------------------------------------------------------------------



Path 35: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6149/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5103                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200156/Q                        -       A->Q  F     NA2X4         62 456.0   785   581    3987 
  neo430_imem_inst/g196444/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4709 
  neo430_imem_inst/g194570/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4954 
  neo430_imem_inst/RC_CG_HIER_INST6149/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5103 
  neo430_imem_inst/RC_CG_HIER_INST6149/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5103 
#------------------------------------------------------------------------------------------------------------------



Path 36: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6147/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5103                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200156/Q                        -       A->Q  F     NA2X4         62 456.0   785   581    3987 
  neo430_imem_inst/g196444/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4709 
  neo430_imem_inst/g194687/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4954 
  neo430_imem_inst/RC_CG_HIER_INST6147/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5103 
  neo430_imem_inst/RC_CG_HIER_INST6147/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5103 
#------------------------------------------------------------------------------------------------------------------



Path 37: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6145/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5103                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200156/Q                        -       A->Q  F     NA2X4         62 456.0   785   581    3987 
  neo430_imem_inst/g196444/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4709 
  neo430_imem_inst/g194967/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4954 
  neo430_imem_inst/RC_CG_HIER_INST6145/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5103 
  neo430_imem_inst/RC_CG_HIER_INST6145/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5103 
#------------------------------------------------------------------------------------------------------------------



Path 38: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6143/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5105                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    3988 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4710 
  neo430_imem_inst/g195067/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4956 
  neo430_imem_inst/RC_CG_HIER_INST6143/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5105 
  neo430_imem_inst/RC_CG_HIER_INST6143/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5105 
#------------------------------------------------------------------------------------------------------------------



Path 39: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6142/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5299                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   466    3274 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3680 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4196 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4904 
  neo430_imem_inst/g195095/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5150 
  neo430_imem_inst/RC_CG_HIER_INST6142/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5299 
  neo430_imem_inst/RC_CG_HIER_INST6142/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5299 
#------------------------------------------------------------------------------------------------------------------



Path 40: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6141/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5290                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11416/Q                                          -       A->Q  R     AND2X1        16 122.0  1005   627    1416 
  g11248/Q                                          -       B->Q  F     AN221X1        1  10.6   335   236    1652 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    1973 
  g11201/Q                                          -       A->Q  R     AO22X4        90 628.6  1205   849    2822 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3592 
  neo430_imem_inst/g200173/Q                        -       A->Q  F     NA2X4         62 456.0   784   581    4174 
  neo430_imem_inst/g196478/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4895 
  neo430_imem_inst/g195175/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5141 
  neo430_imem_inst/RC_CG_HIER_INST6141/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5290 
  neo430_imem_inst/RC_CG_HIER_INST6141/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5290 
#------------------------------------------------------------------------------------------------------------------



Path 41: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6140/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5105                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    3988 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4710 
  neo430_imem_inst/g195421/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4956 
  neo430_imem_inst/RC_CG_HIER_INST6140/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5105 
  neo430_imem_inst/RC_CG_HIER_INST6140/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5105 
#------------------------------------------------------------------------------------------------------------------



Path 42: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6139/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5299                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   466    3274 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3680 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4196 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4904 
  neo430_imem_inst/g195542/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5150 
  neo430_imem_inst/RC_CG_HIER_INST6139/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5299 
  neo430_imem_inst/RC_CG_HIER_INST6139/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5299 
#------------------------------------------------------------------------------------------------------------------



Path 43: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6138/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5105                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    3988 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4710 
  neo430_imem_inst/g195471/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4956 
  neo430_imem_inst/RC_CG_HIER_INST6138/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5105 
  neo430_imem_inst/RC_CG_HIER_INST6138/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5105 
#------------------------------------------------------------------------------------------------------------------



Path 44: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6137/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5299                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   466    3274 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3680 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4196 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4904 
  neo430_imem_inst/g195576/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5150 
  neo430_imem_inst/RC_CG_HIER_INST6137/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5299 
  neo430_imem_inst/RC_CG_HIER_INST6137/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5299 
#------------------------------------------------------------------------------------------------------------------



Path 45: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6136/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5105                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   341   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   357    1946 
  g11202/Q                                          -       B->Q  F     AO222X4       68 473.6   516   650    2596 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   809    3405 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    3988 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4710 
  neo430_imem_inst/g195593/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4956 
  neo430_imem_inst/RC_CG_HIER_INST6136/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5105 
  neo430_imem_inst/RC_CG_HIER_INST6136/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5105 
#------------------------------------------------------------------------------------------------------------------



Path 46: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6135/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5299                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   466    3274 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3680 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4196 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4904 
  neo430_imem_inst/g195631/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5150 
  neo430_imem_inst/RC_CG_HIER_INST6135/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5299 
  neo430_imem_inst/RC_CG_HIER_INST6135/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5299 
#------------------------------------------------------------------------------------------------------------------



Path 47: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6133/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5413                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200239/Q                        -       A->Q  F     NA2X1          5  61.0   489   353    3161 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   260   234    3395 
  neo430_imem_inst/g200158/Q                        -       A->Q  R     AND2X4        44 279.7   548   381    3776 
  neo430_imem_inst/g201814/Q                        -       A->Q  F     INX1          23 171.6   722   530    4306 
  neo430_imem_inst/g196488/Q                        -       B->Q  F     OR2X2         64 400.2   815   713    5018 
  neo430_imem_inst/g192783/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5264 
  neo430_imem_inst/RC_CG_HIER_INST6133/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5413 
  neo430_imem_inst/RC_CG_HIER_INST6133/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5413 
#------------------------------------------------------------------------------------------------------------------



Path 48: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6130/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5299                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   466    3274 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3680 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4196 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4904 
  neo430_imem_inst/g193638/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5150 
  neo430_imem_inst/RC_CG_HIER_INST6130/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5299 
  neo430_imem_inst/RC_CG_HIER_INST6130/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5299 
#------------------------------------------------------------------------------------------------------------------



Path 49: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6125/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5290                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11416/Q                                          -       A->Q  R     AND2X1        16 122.0  1005   627    1416 
  g11248/Q                                          -       B->Q  F     AN221X1        1  10.6   335   236    1652 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    1973 
  g11201/Q                                          -       A->Q  R     AO22X4        90 628.6  1205   849    2822 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3592 
  neo430_imem_inst/g200173/Q                        -       A->Q  F     NA2X4         62 456.0   784   581    4174 
  neo430_imem_inst/g196478/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4895 
  neo430_imem_inst/g195779/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5141 
  neo430_imem_inst/RC_CG_HIER_INST6125/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5290 
  neo430_imem_inst/RC_CG_HIER_INST6125/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5290 
#------------------------------------------------------------------------------------------------------------------



Path 50: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6124/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5413                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  F     DFRQX2         6  44.7   158   300     300 
  g11409/Q                                          -       A->Q  R     INX1           7  48.1   254   177     477 
  g11404/Q                                          -       A->Q  R     AND2X1         7  50.0   432   312     789 
  g11420/Q                                          -       A->Q  R     AND2X1        16 118.5   978   612    1401 
  g11310/Q                                          -       A->Q  F     AN22X1         1   9.0   288   202    1604 
  g11219/Q                                          -       E->Q  R     NA6X1          4  40.3   347   438    2041 
  g11202/Q                                          -       B->Q  R     AO222X4       68 473.6   946   766    2808 
  neo430_imem_inst/g200239/Q                        -       A->Q  F     NA2X1          5  61.0   489   353    3161 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   260   234    3395 
  neo430_imem_inst/g200158/Q                        -       A->Q  R     AND2X4        44 279.7   548   381    3776 
  neo430_imem_inst/g201814/Q                        -       A->Q  F     INX1          23 171.6   722   530    4306 
  neo430_imem_inst/g196488/Q                        -       B->Q  F     OR2X2         64 400.2   815   713    5018 
  neo430_imem_inst/g192846/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5264 
  neo430_imem_inst/RC_CG_HIER_INST6124/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5413 
  neo430_imem_inst/RC_CG_HIER_INST6124/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5413 
#------------------------------------------------------------------------------------------------------------------

