{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665862832974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665862832974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 04:40:32 2022 " "Processing started: Sun Oct 16 04:40:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665862832974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862832974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp32_uart_tx -c fp32_uart_tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off fp32_uart_tx -c fp32_uart_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862832974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665862833169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665862833169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32_uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp32_uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_uart_tx " "Found entity 1: fp32_uart_tx" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665862838361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fp32_uart_tx " "Elaborating entity \"fp32_uart_tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665862838385 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_data fp32_uart_tx.sv(73) " "Verilog HDL Always Construct warning at fp32_uart_tx.sv(73): inferring latch(es) for variable \"tx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665862838396 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[0\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[0\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[1\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[1\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[2\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[2\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[3\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[3\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[4\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[4\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[5\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[5\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[6\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[6\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[7\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[7\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[8\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[8\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[9\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[9\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[10\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[10\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[11\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[11\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[12\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[12\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[13\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[13\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[14\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[14\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[15\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[15\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[16\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[16\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838402 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[17\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[17\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[18\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[18\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[19\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[19\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[20\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[20\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[21\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[21\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[22\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[22\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[23\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[23\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[24\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[24\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[25\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[25\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[26\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[26\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[27\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[27\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[28\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[28\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[29\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[29\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[30\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[30\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[31\] fp32_uart_tx.sv(80) " "Inferred latch for \"tx_data\[31\]\" at fp32_uart_tx.sv(80)" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862838403 "|fp32_uart_tx"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 VCC " "Pin \"LED2\" is stuck at VCC" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665862838747 "|fp32_uart_tx|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665862838747 "|fp32_uart_tx|LED3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665862838747 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665862838808 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665862839046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665862839143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665862839143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665862839171 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665862839171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665862839171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665862839171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665862839181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 16 04:40:39 2022 " "Processing ended: Sun Oct 16 04:40:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665862839181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665862839181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665862839181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665862839181 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665862840183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665862840184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 04:40:39 2022 " "Processing started: Sun Oct 16 04:40:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665862840184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665862840184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fp32_uart_tx -c fp32_uart_tx " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fp32_uart_tx -c fp32_uart_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665862840184 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665862840239 ""}
{ "Info" "0" "" "Project  = fp32_uart_tx" {  } {  } 0 0 "Project  = fp32_uart_tx" 0 0 "Fitter" 0 0 1665862840239 ""}
{ "Info" "0" "" "Revision = fp32_uart_tx" {  } {  } 0 0 "Revision = fp32_uart_tx" 0 0 "Fitter" 0 0 1665862840239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665862840282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665862840282 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fp32_uart_tx EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"fp32_uart_tx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665862840287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665862840324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665862840324 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665862840404 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665862840407 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665862840468 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665862840468 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665862840468 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665862840468 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665862840469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665862840469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665862840469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665862840469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665862840469 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665862840469 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665862840470 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "The Timing Analyzer is analyzing 31 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1665862840761 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fp32_uart_tx.sdc " "Synopsys Design Constraints File file not found: 'fp32_uart_tx.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665862840762 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665862840762 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tx_data\[0\]~0\|combout " "Node \"tx_data\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665862840763 ""} { "Warning" "WSTA_SCC_NODE" "tx_data\[0\]~0\|datac " "Node \"tx_data\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665862840763 ""}  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1665862840763 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665862840764 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1665862840765 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665862840765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_I~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK_I~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665862840780 ""}  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665862840780 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RSTL_I~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node RSTL_I~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665862840780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_data\[0\]~0 " "Destination node tx_data\[0\]~0" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665862840780 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665862840780 ""}  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665862840780 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665862840924 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665862840924 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665862840924 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665862840925 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665862840925 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665862840926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665862840926 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665862840926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665862840926 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665862840926 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665862840926 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665862840935 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1665862840937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665862841274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665862841320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665862841330 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665862841777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665862841777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665862841931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665862842267 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665862842267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665862842526 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665862842526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665862842528 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665862842620 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665862842626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665862842726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665862842726 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665862842826 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665862843074 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/output_files/fp32_uart_tx.fit.smsg " "Generated suppressed messages file D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/output_files/fp32_uart_tx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665862843254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6099 " "Peak virtual memory: 6099 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665862843469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 16 04:40:43 2022 " "Processing ended: Sun Oct 16 04:40:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665862843469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665862843469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665862843469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665862843469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665862844372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665862844372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 04:40:44 2022 " "Processing started: Sun Oct 16 04:40:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665862844372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665862844372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fp32_uart_tx -c fp32_uart_tx " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fp32_uart_tx -c fp32_uart_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665862844372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665862844527 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1665862844757 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665862844768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665862844863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 16 04:40:44 2022 " "Processing ended: Sun Oct 16 04:40:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665862844863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665862844863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665862844863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665862844863 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665862845453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665862845834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665862845835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 04:40:45 2022 " "Processing started: Sun Oct 16 04:40:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665862845835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665862845835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fp32_uart_tx -c fp32_uart_tx " "Command: quartus_sta fp32_uart_tx -c fp32_uart_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665862845835 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665862845892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665862845995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665862845995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846029 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "The Timing Analyzer is analyzing 31 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1665862846131 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fp32_uart_tx.sdc " "Synopsys Design Constraints File file not found: 'fp32_uart_tx.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665862846138 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846138 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_I CLK_I " "create_clock -period 1.000 -name CLK_I CLK_I" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665862846138 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RSTL_I RSTL_I " "create_clock -period 1.000 -name RSTL_I RSTL_I" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665862846138 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665862846138 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tx_data\[0\]~0\|combout " "Node \"tx_data\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665862846139 ""} { "Warning" "WSTA_SCC_NODE" "tx_data\[0\]~0\|datac " "Node \"tx_data\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665862846139 ""}  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_tx/fp32_uart_tx.sv" 80 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1665862846139 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665862846140 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665862846140 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665862846141 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665862846145 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665862846163 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665862846163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.002 " "Worst-case setup slack is -5.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.002            -120.047 RSTL_I  " "   -5.002            -120.047 RSTL_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.287            -301.818 CLK_I  " "   -4.287            -301.818 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 CLK_I  " "    0.454               0.000 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.164               0.000 RSTL_I  " "    1.164               0.000 RSTL_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.072 " "Worst-case recovery slack is 0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 CLK_I  " "    0.072               0.000 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.117 " "Worst-case removal slack is -0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.117              -8.237 CLK_I  " "   -0.117              -8.237 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -116.012 CLK_I  " "   -3.000            -116.012 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RSTL_I  " "   -3.000              -3.000 RSTL_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846178 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665862846216 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665862846232 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665862846366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665862846401 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665862846405 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665862846405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.642 " "Worst-case setup slack is -4.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.642            -112.413 RSTL_I  " "   -4.642            -112.413 RSTL_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.975            -279.129 CLK_I  " "   -3.975            -279.129 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLK_I  " "    0.403               0.000 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007               0.000 RSTL_I  " "    1.007               0.000 RSTL_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.140 " "Worst-case recovery slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 CLK_I  " "    0.140               0.000 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.113 " "Worst-case removal slack is -0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -8.007 CLK_I  " "   -0.113              -8.007 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -116.012 CLK_I  " "   -3.000            -116.012 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RSTL_I  " "   -3.000              -3.000 RSTL_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846427 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665862846472 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665862846556 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665862846557 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665862846557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.231 " "Worst-case setup slack is -2.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.231             -51.772 RSTL_I  " "   -2.231             -51.772 RSTL_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.226             -84.115 CLK_I  " "   -1.226             -84.115 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLK_I  " "    0.187               0.000 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 RSTL_I  " "    0.472               0.000 RSTL_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.095 " "Worst-case recovery slack is -0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -7.015 CLK_I  " "   -0.095              -7.015 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.074 " "Worst-case removal slack is -0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -5.279 CLK_I  " "   -0.074              -5.279 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -83.940 CLK_I  " "   -3.000             -83.940 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RSTL_I  " "   -3.000              -3.000 RSTL_I " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665862846577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665862846577 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665862846888 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665862846889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665862846940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 16 04:40:46 2022 " "Processing ended: Sun Oct 16 04:40:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665862846940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665862846940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665862846940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665862846940 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus Prime Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665862847595 ""}
