// Seed: 1549507923
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2 / 1;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    input uwire id_3,
    output wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input supply1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_0 (
    output wand  id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wor   id_3,
    input  tri0  id_4,
    output wire  id_5,
    input  wire  id_6,
    input  wire  id_7,
    input  wor   id_8,
    output uwire module_2,
    input  tri   id_10,
    input  wire  id_11
);
  assign id_9 = 1;
  assign id_0 = id_10 - 1 ? id_6 : 1;
  wire id_13;
endmodule
module module_0 (
    input wand id_0,
    input tri id_1,
    input supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    input wand id_5,
    output supply0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output tri0 module_3
    , id_11
);
  initial begin : LABEL_0
    id_11 = id_5;
  end
  module_2 modCall_1 (
      id_11,
      id_5,
      id_11,
      id_8,
      id_4,
      id_6,
      id_1,
      id_1,
      id_11,
      id_6,
      id_1,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
