// Seed: 3312017356
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8 = id_4;
  wire id_9;
  wire id_10;
  parameter id_11 = 1;
  assign {1, (-1) == 1} = id_3 - 1;
  assign id_6 = 'b0;
  wire id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd46,
    parameter id_9 = 32'd88
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_5,
      id_15,
      id_4,
      id_15,
      id_11
  );
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire _id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire [id_9 : id_2] id_17, id_18;
endmodule
