TimeQuest Timing Analyzer report for DE4Gen1x8If64
Sun Dec 13 23:09:53 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 900mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 900mV 85C Model Setup Summary
  9. Slow 900mV 85C Model Hold Summary
 10. Slow 900mV 85C Model Recovery Summary
 11. Slow 900mV 85C Model Removal Summary
 12. Slow 900mV 85C Model Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Propagation Delay
 18. Minimum Propagation Delay
 19. Slow 900mV 85C Model Metastability Report
 20. Slow 900mV 0C Model Fmax Summary
 21. Slow 900mV 0C Model Setup Summary
 22. Slow 900mV 0C Model Hold Summary
 23. Slow 900mV 0C Model Recovery Summary
 24. Slow 900mV 0C Model Removal Summary
 25. Slow 900mV 0C Model Minimum Pulse Width Summary
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Slow 900mV 0C Model Metastability Report
 33. Fast 900mV 0C Model Setup Summary
 34. Fast 900mV 0C Model Hold Summary
 35. Fast 900mV 0C Model Recovery Summary
 36. Fast 900mV 0C Model Removal Summary
 37. Fast 900mV 0C Model Minimum Pulse Width Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Fast 900mV 0C Model Metastability Report
 45. Multicorner Timing Analysis Summary
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 900mv 0c Model)
 55. Signal Integrity Metrics (Slow 900mv 85c Model)
 56. Signal Integrity Metrics (Fast 900mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name      ; DE4Gen1x8If64                                       ;
; Device Family      ; Stratix IV                                          ;
; Device Name        ; EP4SGX230KF40C2                                     ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.55        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  18.2%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; SDC File List                                                   ;
+-----------------------------+--------+--------------------------+
; SDC File Path               ; Status ; Read at                  ;
+-----------------------------+--------+--------------------------+
; ../constr/DE4Gen1x8If64.sdc ; OK     ; Sun Dec 13 23:09:45 2015 ;
; ../ip/PCIeGen1x8If64.sdc    ; OK     ; Sun Dec 13 23:09:45 2015 ;
; PCIeGen1x8If64.sdc          ; OK     ; Sun Dec 13 23:09:45 2015 ;
+-----------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                            ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                             ; Source                                                                                             ; Targets                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; alt_cal_edge_detect_ff0_clk                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|alt_edge_det_ff0|clk altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|alt_edge_det_ff0|clk altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|alt_edge_det_ff0|clk altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|alt_edge_det_ff0|clk } ;
; alt_cal_edge_detect_ff0q_clk                                                                          ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|alt_edge_det_ff0|q altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|alt_edge_det_ff0|q altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|alt_edge_det_ff0|q altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|alt_edge_det_ff0|q }         ;
; alt_cal_edge_detect_ff1_clk                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|alt_edge_det_ff1|clk altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|alt_edge_det_ff1|clk altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|alt_edge_det_ff1|clk altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|alt_edge_det_ff1|clk } ;
; alt_cal_edge_detect_ff1q_clk                                                                          ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|alt_edge_det_ff1|q altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|alt_edge_det_ff1|q altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|alt_edge_det_ff1|q altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|alt_edge_det_ff1|q }         ;
; altera_reserved_tck                                                                                   ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { altera_reserved_tck }                                                                                                                                                                                                                                                                                                                                                                                              ;
; clk50                                                                                                 ; Generated ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; OSCILLATOR_CLK                                                                                     ; OSC_50_BANK2                                                                                       ; { ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0] }                                                                                                                                                                                                                                                                                                                                            ;
; clk125                                                                                                ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ;            ; 2         ; 5           ;       ;        ;           ;            ; false    ; OSCILLATOR_CLK                                                                                     ; OSC_50_BANK2                                                                                       ; { ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1] }                                                                                                                                                                                                                                                                                                                                            ;
; OSCILLATOR_CLK                                                                                        ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { OSC_50_BANK2 }                                                                                                                                                                                                                                                                                                                                                                                                     ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|analogfastrefclkout[0] ; Generated ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]                       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]                       ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|analogfastrefclkout[0] }                                                                                                                                                                                                                                                                                                            ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|analogrefclkout[0]     ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]                       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]                       ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|analogrefclkout[0] }                                                                                                                                                                                                                                                                                                                ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|analogrefclkpulse      ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]                       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]                       ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|analogrefclkpulse }                                                                                                                                                                                                                                                                                                                 ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout             ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]                       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]                       ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout }                                                                                                                                                                                                                                                                                                                        ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock    ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]                       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]                       ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock }                                                                                                                                                                                                                                                                                                               ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|refclkout              ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]                       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]                       ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|refclkout }                                                                                                                                                                                                                                                                                                                         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div1|refclkout              ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|refclkout           ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|refclkout           ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div1|refclkout }                                                                                                                                                                                                                                                                                                                         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma0|deserclock[0]              ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll0|clk[0]                   ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll0|clk[0]                   ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma0|deserclock[0] }                                                                                                                                                                                                                                                                                                                         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma1|deserclock[0]              ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll1|clk[0]                   ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll1|clk[0]                   ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma1|deserclock[0] }                                                                                                                                                                                                                                                                                                                         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma2|deserclock[0]              ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll2|clk[0]                   ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll2|clk[0]                   ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma2|deserclock[0] }                                                                                                                                                                                                                                                                                                                         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma3|deserclock[0]              ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll3|clk[0]                   ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll3|clk[0]                   ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma3|deserclock[0] }                                                                                                                                                                                                                                                                                                                         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma4|deserclock[0]              ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll4|clk[0]                   ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll4|clk[0]                   ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma4|deserclock[0] }                                                                                                                                                                                                                                                                                                                         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma5|deserclock[0]              ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll5|clk[0]                   ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll5|clk[0]                   ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma5|deserclock[0] }                                                                                                                                                                                                                                                                                                                         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma6|deserclock[0]              ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll6|clk[0]                   ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll6|clk[0]                   ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma6|deserclock[0] }                                                                                                                                                                                                                                                                                                                         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma7|deserclock[0]              ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll7|clk[0]                   ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll7|clk[0]                   ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma7|deserclock[0] }                                                                                                                                                                                                                                                                                                                         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll0|clk[0]                      ; Base      ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll0|clk[0] }                                                                                                                                                                                                                                                                                                                                 ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll1|clk[0]                      ; Base      ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll1|clk[0] }                                                                                                                                                                                                                                                                                                                                 ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll2|clk[0]                      ; Base      ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll2|clk[0] }                                                                                                                                                                                                                                                                                                                                 ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll3|clk[0]                      ; Base      ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll3|clk[0] }                                                                                                                                                                                                                                                                                                                                 ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll4|clk[0]                      ; Base      ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll4|clk[0] }                                                                                                                                                                                                                                                                                                                                 ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll5|clk[0]                      ; Base      ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll5|clk[0] }                                                                                                                                                                                                                                                                                                                                 ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll6|clk[0]                      ; Base      ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll6|clk[0] }                                                                                                                                                                                                                                                                                                                                 ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll7|clk[0]                      ; Base      ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll7|clk[0] }                                                                                                                                                                                                                                                                                                                                 ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]                          ; Base      ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] }                                                                                                                                                                                                                                                                                                                                     ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout              ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk          ; { pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout }                                                                                                                                                                                                                                                                                                                         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk             ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock ; { pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk }                                                                                                                                                                                                                                                                                                                        ;
; PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout                                                      ; Generated ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; refclk                                                                                             ; PCIE_REFCLK~input|o                                                                                ; { PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout }                                                                                                                                                                                                                                                                                                                                                                 ;
; refclk                                                                                                ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                    ;                                                                                                    ; { PCIE_REFCLK }                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Fmax Summary                                                                                                                                          ;
+-------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                ; Note                                           ;
+-------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; 95.47 MHz   ; 50.0 MHz        ; clk50                                                                                     ; limit due to minimum period restriction (tmin) ;
; 96.21 MHz   ; 96.21 MHz       ; altera_reserved_tck                                                                       ;                                                ;
; 262.81 MHz  ; 260.01 MHz      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; limit due to minimum period restriction (tmin) ;
; 1213.59 MHz ; 800.0 MHz       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ; limit due to minimum period restriction (tmin) ;
; 1597.44 MHz ; 800.0 MHz       ; clk125                                                                                    ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Setup Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; 0.195  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ; 3.176  ; 0.000         ;
; clk125                                                                                    ; 7.374  ; 0.000         ;
; clk50                                                                                     ; 9.525  ; 0.000         ;
; n/a                                                                                       ; 11.055 ; 0.000         ;
; altera_reserved_tck                                                                       ; 44.803 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Hold Summary                                                                                  ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; -0.397 ; -1.582        ;
; clk50                                                                                     ; 0.239  ; 0.000         ;
; altera_reserved_tck                                                                       ; 0.312  ; 0.000         ;
; clk125                                                                                    ; 0.335  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ; 0.588  ; 0.000         ;
; n/a                                                                                       ; 1.483  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Recovery Summary                                                                             ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 0.829  ; 0.000         ;
; altera_reserved_tck                                                                      ; 48.985 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Removal Summary                                                                             ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 0.503 ; 0.000         ;
; altera_reserved_tck                                                                      ; 0.506 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Minimum Pulse Width Summary                                                                            ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                              ; 0.000  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout           ; 0.154  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout          ; 1.406  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk          ; 1.834  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock ; 2.000  ; 0.000         ;
; clk125                                                                                             ; 3.420  ; 0.000         ;
; refclk                                                                                             ; 5.000  ; 0.000         ;
; alt_cal_edge_detect_ff0_clk                                                                        ; 9.439  ; 0.000         ;
; alt_cal_edge_detect_ff1_clk                                                                        ; 9.439  ; 0.000         ;
; alt_cal_edge_detect_ff1q_clk                                                                       ; 9.460  ; 0.000         ;
; alt_cal_edge_detect_ff0q_clk                                                                       ; 9.464  ; 0.000         ;
; OSCILLATOR_CLK                                                                                     ; 9.951  ; 0.000         ;
; altera_reserved_tck                                                                                ; 49.204 ; 0.000         ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                ;
+---------------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+---------------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck                                                          ; 1.191 ; 0.959 ; Rise       ; altera_reserved_tck                                                                      ;
; altera_reserved_tms ; altera_reserved_tck                                                          ; 1.966 ; 1.716 ; Rise       ; altera_reserved_tck                                                                      ;
; PCIE_RESET_N        ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 5.229 ; 5.151 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
+---------------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                   ;
+---------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+---------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck                                                          ; 2.765  ; 2.912  ; Rise       ; altera_reserved_tck                                                                      ;
; altera_reserved_tms ; altera_reserved_tck                                                          ; 2.651  ; 2.844  ; Rise       ; altera_reserved_tck                                                                      ;
; PCIE_RESET_N        ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; -4.177 ; -4.101 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
+---------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                    ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                          ; altera_reserved_tck                                                          ; 15.308 ; 15.244 ; Fall       ; altera_reserved_tck                                                                       ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 7.105  ; 7.012  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 6.797  ; 6.625  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 8.879  ; 8.677  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 8.530  ; 8.365  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.509  ; 2.455  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.627  ; 3.653  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.882  ; 4.850  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.813  ; 4.797  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.509  ; 2.455  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.173  ; 2.123  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.714  ; 1.792  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.714  ; 1.792  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.763  ; 3.658  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.763  ; 3.658  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.118  ; 4.135  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.882  ; 4.850  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.112  ; 2.179  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.173  ; 2.136  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.778  ; 1.744  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.627  ; 3.653  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.627  ; 3.653  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.627  ; 3.653  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.813  ; 4.797  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.813  ; 4.797  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 6.965  ; 6.922  ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 8.030  ; 7.995  ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                    ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                          ; altera_reserved_tck                                                          ; 12.879 ; 12.812 ; Fall       ; altera_reserved_tck                                                                       ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 6.069  ; 5.940  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 5.513  ; 5.439  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 7.720  ; 7.491  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 7.125  ; 7.059  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.483  ; 1.556  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.543  ; 1.511  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.391  ; 3.293  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.264  ; 3.288  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.223  ; 2.173  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.910  ; 1.864  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.483  ; 1.556  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.483  ; 1.556  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.391  ; 3.293  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.391  ; 3.293  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.721  ; 3.737  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.432  ; 4.402  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.854  ; 1.916  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.911  ; 1.876  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.543  ; 1.511  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.264  ; 3.288  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.264  ; 3.288  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.264  ; 3.288  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.367  ; 4.353  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.367  ; 4.353  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 5.415  ; 5.403  ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 6.359  ; 6.333  ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIORESET   ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIORESET   ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLEQUADRESET  ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLEQUADRESET  ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLEQUADRESET  ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLEQUADRESET  ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLEQUADRESET  ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLEQUADRESET  ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLEQUADRESET  ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLEQUADRESET  ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLEQUADRESET ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLEQUADRESET ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLEQUADRESET ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLEQUADRESET ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLEQUADRESET ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLEQUADRESET ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLEQUADRESET ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLEQUADRESET ; 4.748 ;    ;    ; 4.935 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                        ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIORESET   ; 8.360 ;    ;    ; 8.435 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIORESET   ; 4.526 ;    ;    ; 4.703 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLEQUADRESET  ; 8.360 ;    ;    ; 8.435 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLEQUADRESET  ; 8.360 ;    ;    ; 8.435 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLEQUADRESET  ; 8.360 ;    ;    ; 8.435 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLEQUADRESET  ; 8.360 ;    ;    ; 8.435 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLEQUADRESET  ; 4.526 ;    ;    ; 4.703 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLEQUADRESET  ; 4.526 ;    ;    ; 4.703 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLEQUADRESET  ; 4.526 ;    ;    ; 4.703 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLEQUADRESET  ; 4.526 ;    ;    ; 4.703 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLEQUADRESET ; 8.360 ;    ;    ; 8.435 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLEQUADRESET ; 8.360 ;    ;    ; 8.435 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLEQUADRESET ; 8.360 ;    ;    ; 8.435 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLEQUADRESET ; 8.360 ;    ;    ; 8.435 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLEQUADRESET ; 4.526 ;    ;    ; 4.703 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLEQUADRESET ; 4.526 ;    ;    ; 4.703 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLEQUADRESET ; 4.526 ;    ;    ; 4.703 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLEQUADRESET ; 4.526 ;    ;    ; 4.703 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


---------------------------------------------
; Slow 900mV 85C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Fmax Summary                                                                                                                                           ;
+-------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                ; Note                                           ;
+-------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; 95.84 MHz   ; 50.0 MHz        ; clk50                                                                                     ; limit due to minimum period restriction (tmin) ;
; 101.03 MHz  ; 101.03 MHz      ; altera_reserved_tck                                                                       ;                                                ;
; 266.81 MHz  ; 260.01 MHz      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; limit due to minimum period restriction (tmin) ;
; 1265.82 MHz ; 800.0 MHz       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ; limit due to minimum period restriction (tmin) ;
; 1661.13 MHz ; 800.0 MHz       ; clk125                                                                                    ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Setup Summary                                                                                  ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; 0.252  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ; 3.210  ; 0.000         ;
; clk125                                                                                    ; 7.398  ; 0.000         ;
; clk50                                                                                     ; 9.566  ; 0.000         ;
; n/a                                                                                       ; 11.543 ; 0.000         ;
; altera_reserved_tck                                                                       ; 45.051 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Hold Summary                                                                                   ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; -0.383 ; -1.528        ;
; clk50                                                                                     ; 0.232  ; 0.000         ;
; altera_reserved_tck                                                                       ; 0.305  ; 0.000         ;
; clk125                                                                                    ; 0.324  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ; 0.563  ; 0.000         ;
; n/a                                                                                       ; 1.451  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Recovery Summary                                                                              ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 0.982  ; 0.000         ;
; altera_reserved_tck                                                                      ; 49.011 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Removal Summary                                                                              ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 0.485 ; 0.000         ;
; altera_reserved_tck                                                                      ; 0.487 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Minimum Pulse Width Summary                                                                             ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                              ; 0.000  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout           ; 0.154  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout          ; 1.398  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk          ; 1.811  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock ; 2.000  ; 0.000         ;
; clk125                                                                                             ; 3.439  ; 0.000         ;
; refclk                                                                                             ; 5.000  ; 0.000         ;
; alt_cal_edge_detect_ff0_clk                                                                        ; 9.445  ; 0.000         ;
; alt_cal_edge_detect_ff1_clk                                                                        ; 9.445  ; 0.000         ;
; alt_cal_edge_detect_ff0q_clk                                                                       ; 9.453  ; 0.000         ;
; alt_cal_edge_detect_ff1q_clk                                                                       ; 9.454  ; 0.000         ;
; OSCILLATOR_CLK                                                                                     ; 9.962  ; 0.000         ;
; altera_reserved_tck                                                                                ; 49.188 ; 0.000         ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                ;
+---------------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+---------------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck                                                          ; 1.038 ; 0.727 ; Rise       ; altera_reserved_tck                                                                      ;
; altera_reserved_tms ; altera_reserved_tck                                                          ; 1.805 ; 1.489 ; Rise       ; altera_reserved_tck                                                                      ;
; PCIE_RESET_N        ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.791 ; 4.644 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
+---------------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                   ;
+---------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+---------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck                                                          ; 2.543  ; 2.746  ; Rise       ; altera_reserved_tck                                                                      ;
; altera_reserved_tms ; altera_reserved_tck                                                          ; 2.430  ; 2.681  ; Rise       ; altera_reserved_tck                                                                      ;
; PCIE_RESET_N        ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; -3.829 ; -3.691 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
+---------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                    ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                          ; altera_reserved_tck                                                          ; 14.411 ; 14.303 ; Fall       ; altera_reserved_tck                                                                       ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 6.739  ; 6.604  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 6.496  ; 6.272  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 8.457  ; 8.158  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 8.158  ; 7.887  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.425  ; 2.345  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.445  ; 3.431  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.592  ; 4.517  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.532  ; 4.464  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.425  ; 2.345  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.106  ; 2.041  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.681  ; 1.739  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.681  ; 1.739  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.569  ; 3.432  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.569  ; 3.432  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.888  ; 3.861  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.592  ; 4.517  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.049  ; 2.094  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.117  ; 2.056  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.744  ; 1.697  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.445  ; 3.431  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.445  ; 3.431  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.445  ; 3.431  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.532  ; 4.464  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.532  ; 4.464  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 6.586  ; 6.504  ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 7.558  ; 7.461  ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                    ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                          ; altera_reserved_tck                                                          ; 12.242 ; 12.119 ; Fall       ; altera_reserved_tck                                                                       ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 5.788  ; 5.597  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 5.260  ; 5.157  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 7.387  ; 7.043  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 6.807  ; 6.660  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.451  ; 1.504  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.509  ; 1.465  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.208  ; 3.080  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.092  ; 3.079  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.143  ; 2.068  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.846  ; 1.785  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.451  ; 1.504  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.451  ; 1.504  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.208  ; 3.080  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.208  ; 3.080  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.505  ; 3.479  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.159  ; 4.089  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.793  ; 1.835  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.856  ; 1.799  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.509  ; 1.465  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.092  ; 3.079  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.092  ; 3.079  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.092  ; 3.079  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.103  ; 4.041  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.103  ; 4.041  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 5.148  ; 5.113  ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 6.007  ; 5.948  ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIORESET   ; 8.267 ;    ;    ; 8.262 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIORESET   ; 4.489 ;    ;    ; 4.634 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLEQUADRESET  ; 8.267 ;    ;    ; 8.262 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLEQUADRESET  ; 8.267 ;    ;    ; 8.262 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLEQUADRESET  ; 8.267 ;    ;    ; 8.262 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLEQUADRESET  ; 8.267 ;    ;    ; 8.262 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLEQUADRESET  ; 4.489 ;    ;    ; 4.634 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLEQUADRESET  ; 4.489 ;    ;    ; 4.634 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLEQUADRESET  ; 4.489 ;    ;    ; 4.634 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLEQUADRESET  ; 4.489 ;    ;    ; 4.634 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLEQUADRESET ; 8.267 ;    ;    ; 8.262 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLEQUADRESET ; 8.267 ;    ;    ; 8.262 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLEQUADRESET ; 8.267 ;    ;    ; 8.262 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLEQUADRESET ; 8.267 ;    ;    ; 8.262 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLEQUADRESET ; 4.489 ;    ;    ; 4.634 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLEQUADRESET ; 4.489 ;    ;    ; 4.634 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLEQUADRESET ; 4.489 ;    ;    ; 4.634 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLEQUADRESET ; 4.489 ;    ;    ; 4.634 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                        ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIORESET   ; 7.826 ;    ;    ; 7.824 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIORESET   ; 4.311 ;    ;    ; 4.448 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLEQUADRESET  ; 7.826 ;    ;    ; 7.824 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLEQUADRESET  ; 7.826 ;    ;    ; 7.824 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLEQUADRESET  ; 7.826 ;    ;    ; 7.824 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLEQUADRESET  ; 7.826 ;    ;    ; 7.824 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLEQUADRESET  ; 4.311 ;    ;    ; 4.448 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLEQUADRESET  ; 4.311 ;    ;    ; 4.448 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLEQUADRESET  ; 4.311 ;    ;    ; 4.448 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLEQUADRESET  ; 4.311 ;    ;    ; 4.448 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLEQUADRESET ; 7.826 ;    ;    ; 7.824 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLEQUADRESET ; 7.826 ;    ;    ; 7.824 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLEQUADRESET ; 7.826 ;    ;    ; 7.824 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLEQUADRESET ; 7.826 ;    ;    ; 7.824 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLEQUADRESET ; 4.311 ;    ;    ; 4.448 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLEQUADRESET ; 4.311 ;    ;    ; 4.448 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLEQUADRESET ; 4.311 ;    ;    ; 4.448 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLEQUADRESET ; 4.311 ;    ;    ; 4.448 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


--------------------------------------------
; Slow 900mV 0C Model Metastability Report ;
--------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Setup Summary                                                                                  ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; 0.877  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ; 3.558  ; 0.000         ;
; clk125                                                                                    ; 7.659  ; 0.000         ;
; n/a                                                                                       ; 13.922 ; 0.000         ;
; clk50                                                                                     ; 14.467 ; 0.000         ;
; altera_reserved_tck                                                                       ; 47.282 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Hold Summary                                                                                   ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; -0.248 ; -0.990        ;
; clk50                                                                                     ; 0.138  ; 0.000         ;
; altera_reserved_tck                                                                       ; 0.166  ; 0.000         ;
; clk125                                                                                    ; 0.175  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ; 0.322  ; 0.000         ;
; n/a                                                                                       ; 0.898  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Recovery Summary                                                                              ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 2.068  ; 0.000         ;
; altera_reserved_tck                                                                      ; 49.747 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Removal Summary                                                                              ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 0.275 ; 0.000         ;
; altera_reserved_tck                                                                      ; 0.276 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Minimum Pulse Width Summary                                                                             ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                              ; 0.000  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout           ; 0.154  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout          ; 1.615  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk          ; 1.901  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock ; 2.000  ; 0.000         ;
; clk125                                                                                             ; 3.622  ; 0.000         ;
; refclk                                                                                             ; 5.000  ; 0.000         ;
; alt_cal_edge_detect_ff0_clk                                                                        ; 9.637  ; 0.000         ;
; alt_cal_edge_detect_ff1_clk                                                                        ; 9.637  ; 0.000         ;
; alt_cal_edge_detect_ff0q_clk                                                                       ; 9.652  ; 0.000         ;
; alt_cal_edge_detect_ff1q_clk                                                                       ; 9.652  ; 0.000         ;
; OSCILLATOR_CLK                                                                                     ; 9.693  ; 0.000         ;
; altera_reserved_tck                                                                                ; 49.178 ; 0.000         ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                ;
+---------------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+---------------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck                                                          ; 0.714 ; 0.887 ; Rise       ; altera_reserved_tck                                                                      ;
; altera_reserved_tms ; altera_reserved_tck                                                          ; 1.035 ; 1.192 ; Rise       ; altera_reserved_tck                                                                      ;
; PCIE_RESET_N        ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.399 ; 3.649 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
+---------------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                   ;
+---------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+---------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck                                                          ; 2.123  ; 1.903  ; Rise       ; altera_reserved_tck                                                                      ;
; altera_reserved_tms ; altera_reserved_tck                                                          ; 2.040  ; 1.828  ; Rise       ; altera_reserved_tck                                                                      ;
; PCIE_RESET_N        ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; -2.758 ; -3.010 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
+---------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                    ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                          ; altera_reserved_tck                                                          ; 10.300 ; 10.271 ; Fall       ; altera_reserved_tck                                                                       ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 4.388  ; 4.357  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 4.208  ; 4.135  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 5.438  ; 5.379  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 5.266  ; 5.229  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.597  ; 1.567  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.344  ; 2.364  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.167  ; 3.159  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.128  ; 3.119  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.597  ; 1.567  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.382  ; 1.359  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.078  ; 1.141  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.078  ; 1.141  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.419  ; 2.365  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.419  ; 2.365  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.665  ; 2.687  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.167  ; 3.159  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.345  ; 1.402  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.362  ; 1.354  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.124  ; 1.110  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.344  ; 2.364  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.344  ; 2.364  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.344  ; 2.364  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.128  ; 3.119  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.128  ; 3.119  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.362  ; 4.333  ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 5.068  ; 5.044  ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                    ; Clock Port                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                          ; altera_reserved_tck                                                          ; 8.475 ; 8.443 ; Fall       ; altera_reserved_tck                                                                       ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 3.739 ; 3.701 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 3.443 ; 3.418 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 4.721 ; 4.657 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 4.433 ; 4.441 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 0.898 ; 0.957 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 0.942 ; 0.929 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.152 ; 2.101 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.082 ; 2.101 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.384 ; 1.355 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.182 ; 1.161 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 0.898 ; 0.957 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 0.898 ; 0.957 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.152 ; 2.101 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.152 ; 2.101 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.382 ; 2.402 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.851 ; 2.844 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.148 ; 1.201 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.164 ; 1.157 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 0.942 ; 0.929 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.082 ; 2.101 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.082 ; 2.101 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.082 ; 2.101 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.814 ; 2.806 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.814 ; 2.806 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.366 ; 3.360 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.985 ; 3.963 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.735 ;    ;    ; 6.078 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIORESET   ; 3.000 ;    ;    ; 3.426 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.735 ;    ;    ; 6.078 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLEQUADRESET  ; 5.735 ;    ;    ; 6.078 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLEQUADRESET  ; 5.735 ;    ;    ; 6.078 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLEQUADRESET  ; 5.735 ;    ;    ; 6.078 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLEQUADRESET  ; 3.000 ;    ;    ; 3.426 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLEQUADRESET  ; 3.000 ;    ;    ; 3.426 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLEQUADRESET  ; 3.000 ;    ;    ; 3.426 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLEQUADRESET  ; 3.000 ;    ;    ; 3.426 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.735 ;    ;    ; 6.078 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLEQUADRESET ; 5.735 ;    ;    ; 6.078 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLEQUADRESET ; 5.735 ;    ;    ; 6.078 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLEQUADRESET ; 5.735 ;    ;    ; 6.078 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLEQUADRESET ; 3.000 ;    ;    ; 3.426 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLEQUADRESET ; 3.000 ;    ;    ; 3.426 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLEQUADRESET ; 3.000 ;    ;    ; 3.426 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLEQUADRESET ; 3.000 ;    ;    ; 3.426 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                        ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIORESET   ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLEQUADRESET  ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLEQUADRESET  ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLEQUADRESET  ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLEQUADRESET  ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLEQUADRESET  ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLEQUADRESET  ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLEQUADRESET  ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLEQUADRESET ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLEQUADRESET ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLEQUADRESET ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLEQUADRESET ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLEQUADRESET ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLEQUADRESET ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLEQUADRESET ; 2.876 ;    ;    ; 3.293 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


--------------------------------------------
; Fast 900mV 0C Model Metastability Report ;
--------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                                               ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                    ; 0.195  ; -0.397 ; 0.829    ; 0.275   ; 0.000               ;
;  OSCILLATOR_CLK                                                                                     ; N/A    ; N/A    ; N/A      ; N/A     ; 9.693               ;
;  alt_cal_edge_detect_ff0_clk                                                                        ; N/A    ; N/A    ; N/A      ; N/A     ; 9.439               ;
;  alt_cal_edge_detect_ff0q_clk                                                                       ; N/A    ; N/A    ; N/A      ; N/A     ; 9.453               ;
;  alt_cal_edge_detect_ff1_clk                                                                        ; N/A    ; N/A    ; N/A      ; N/A     ; 9.439               ;
;  alt_cal_edge_detect_ff1q_clk                                                                       ; N/A    ; N/A    ; N/A      ; N/A     ; 9.454               ;
;  altera_reserved_tck                                                                                ; 44.803 ; 0.166  ; 48.985   ; 0.276   ; 49.178              ;
;  clk125                                                                                             ; 7.374  ; 0.175  ; N/A      ; N/A     ; 3.420               ;
;  clk50                                                                                              ; 9.525  ; 0.138  ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                                                                ; 11.055 ; 0.898  ; N/A      ; N/A     ; N/A                 ;
;  pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout          ; 3.176  ; 0.322  ; N/A      ; N/A     ; 1.398               ;
;  pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock ; N/A    ; N/A    ; N/A      ; N/A     ; 2.000               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout           ; 0.195  ; -0.397 ; 0.829    ; 0.275   ; 0.154               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk          ; N/A    ; N/A    ; N/A      ; N/A     ; 1.811               ;
;  refclk                                                                                             ; N/A    ; N/A    ; N/A      ; N/A     ; 5.000               ;
; Design-wide TNS                                                                                     ; 0.0    ; -1.582 ; 0.0      ; 0.0     ; 0.0                 ;
;  OSCILLATOR_CLK                                                                                     ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  alt_cal_edge_detect_ff0_clk                                                                        ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  alt_cal_edge_detect_ff0q_clk                                                                       ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  alt_cal_edge_detect_ff1_clk                                                                        ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  alt_cal_edge_detect_ff1q_clk                                                                       ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                                                ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  clk125                                                                                             ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk50                                                                                              ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                                                                ; 0.000  ; 0.000  ; N/A      ; N/A     ; N/A                 ;
;  pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout          ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout           ; 0.000  ; -1.582 ; 0.000    ; 0.000   ; 0.000               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk          ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  refclk                                                                                             ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                ;
+---------------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+---------------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck                                                          ; 1.191 ; 0.959 ; Rise       ; altera_reserved_tck                                                                      ;
; altera_reserved_tms ; altera_reserved_tck                                                          ; 1.966 ; 1.716 ; Rise       ; altera_reserved_tck                                                                      ;
; PCIE_RESET_N        ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 5.229 ; 5.151 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
+---------------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                   ;
+---------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+---------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck                                                          ; 2.765  ; 2.912  ; Rise       ; altera_reserved_tck                                                                      ;
; altera_reserved_tms ; altera_reserved_tck                                                          ; 2.651  ; 2.844  ; Rise       ; altera_reserved_tck                                                                      ;
; PCIE_RESET_N        ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; -2.758 ; -3.010 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
+---------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                    ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                          ; altera_reserved_tck                                                          ; 15.308 ; 15.244 ; Fall       ; altera_reserved_tck                                                                       ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 7.105  ; 7.012  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 6.797  ; 6.625  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 8.879  ; 8.677  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 8.530  ; 8.365  ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.509  ; 2.455  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.627  ; 3.653  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.882  ; 4.850  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.813  ; 4.797  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.509  ; 2.455  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.173  ; 2.123  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.714  ; 1.792  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.714  ; 1.792  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.763  ; 3.658  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.763  ; 3.658  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.118  ; 4.135  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.882  ; 4.850  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.112  ; 2.179  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.173  ; 2.136  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.778  ; 1.744  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.627  ; 3.653  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.627  ; 3.653  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.627  ; 3.653  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.813  ; 4.797  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 4.813  ; 4.797  ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 6.965  ; 6.922  ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 8.030  ; 7.995  ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                    ; Clock Port                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                          ; altera_reserved_tck                                                          ; 8.475 ; 8.443 ; Fall       ; altera_reserved_tck                                                                       ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 3.739 ; 3.701 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 3.443 ; 3.418 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; OSCILLATOR_CLK                                                               ; 4.721 ; 4.657 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; OSCILLATOR_CLK                                                               ; 4.433 ; 4.441 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 0.898 ; 0.957 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 0.942 ; 0.929 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.152 ; 2.101 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.082 ; 2.101 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.384 ; 1.355 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.182 ; 1.161 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 0.898 ; 0.957 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 0.898 ; 0.957 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.152 ; 2.101 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.152 ; 2.101 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.382 ; 2.402 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.851 ; 2.844 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.148 ; 1.201 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 1.164 ; 1.157 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 0.942 ; 0.929 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.082 ; 2.101 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.082 ; 2.101 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.082 ; 2.101 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.814 ; 2.806 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 2.814 ; 2.806 ; Rise       ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.366 ; 3.360 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXANALOGRESET     ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0] ; 3.985 ; 3.963 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIORESET   ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIORESET   ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLEQUADRESET  ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLEQUADRESET  ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLEQUADRESET  ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLEQUADRESET  ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLEQUADRESET  ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLEQUADRESET  ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLEQUADRESET  ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLEQUADRESET  ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLEQUADRESET ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLEQUADRESET ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLEQUADRESET ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLEQUADRESET ; 8.867 ;    ;    ; 8.945 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLEQUADRESET ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLEQUADRESET ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLEQUADRESET ; 4.748 ;    ;    ; 4.935 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLEQUADRESET ; 4.748 ;    ;    ; 4.935 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                        ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIORESET   ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLEQUADRESET  ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLEQUADRESET  ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLEQUADRESET  ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLEQUADRESET  ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLEQUADRESET  ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLEQUADRESET  ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLEQUADRESET  ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLEQUADRESET ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLEQUADRESET ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLEQUADRESET ; 5.432 ;    ;    ; 5.772 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLEQUADRESET ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLEQUADRESET ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLEQUADRESET ; 2.876 ;    ;    ; 3.293 ;
; PCIE_RESET_N ; PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLEQUADRESET ; 2.876 ;    ;    ; 3.293 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------+
; Input Transition Times                                                   ;
+-----------------------+--------------+-----------------+-----------------+
; Pin                   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------+--------------+-----------------+-----------------+
; OSC_50_BANK3          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OSC_50_BANK4          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OSC_50_BANK5          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OSC_50_BANK6          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_RESET_N          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OSC_50_BANK2          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_ntrst ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+-----------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-07 V                   ; 2.36 V              ; -0.012 V            ; 0.151 V                              ; 0.072 V                              ; 3.73e-10 s                  ; 4.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-07 V                  ; 2.36 V             ; -0.012 V           ; 0.151 V                             ; 0.072 V                             ; 3.73e-10 s                 ; 4.02e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.15e-05 V                   ; 2.34 V              ; -0.00414 V          ; 0.205 V                              ; 0.034 V                              ; 4.02e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.15e-05 V                  ; 2.34 V             ; -0.00414 V         ; 0.205 V                             ; 0.034 V                             ; 4.02e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.99e-07 V                   ; 2.68 V              ; -0.0224 V           ; 0.249 V                              ; 0.135 V                              ; 2.74e-10 s                  ; 3.58e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 6.99e-07 V                  ; 2.68 V             ; -0.0224 V          ; 0.249 V                             ; 0.135 V                             ; 2.74e-10 s                 ; 3.58e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                       ; altera_reserved_tck                                                                       ; 17219      ; 0        ; 45       ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; altera_reserved_tck                                                                       ; false path ; 0        ; 0        ; 0        ;
; alt_cal_edge_detect_ff0q_clk                                                              ; clk50                                                                                     ; false path ; 0        ; 0        ; 0        ;
; alt_cal_edge_detect_ff1q_clk                                                              ; clk50                                                                                     ; false path ; 0        ; 0        ; 0        ;
; clk50                                                                                     ; clk50                                                                                     ; 12483      ; 0        ; 0        ; 0        ;
; clk50                                                                                     ; clk125                                                                                    ; 0          ; 0        ; 1        ; 0        ;
; clk125                                                                                    ; clk125                                                                                    ; 1          ; 0        ; 0        ; 1        ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ; 4          ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; false path ; 0        ; 0        ; 0        ;
; clk50                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; 1          ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; 226942     ; 4        ; 69       ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; 30         ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                       ; altera_reserved_tck                                                                       ; 17219      ; 0        ; 45       ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; altera_reserved_tck                                                                       ; false path ; 0        ; 0        ; 0        ;
; alt_cal_edge_detect_ff0q_clk                                                              ; clk50                                                                                     ; false path ; 0        ; 0        ; 0        ;
; alt_cal_edge_detect_ff1q_clk                                                              ; clk50                                                                                     ; false path ; 0        ; 0        ; 0        ;
; clk50                                                                                     ; clk50                                                                                     ; 12483      ; 0        ; 0        ; 0        ;
; clk50                                                                                     ; clk125                                                                                    ; 0          ; 0        ; 1        ; 0        ;
; clk125                                                                                    ; clk125                                                                                    ; 1          ; 0        ; 0        ; 1        ;
; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ; 4          ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; false path ; 0        ; 0        ; 0        ;
; clk50                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; 1          ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; 226942     ; 4        ; 69       ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; 30         ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+------------+----------+
; clk50                                                                                    ; alt_cal_edge_detect_ff0_clk                                                              ; false path ; 0        ; 0          ; 0        ;
; clk50                                                                                    ; alt_cal_edge_detect_ff0q_clk                                                             ; false path ; 0        ; 0          ; 0        ;
; clk50                                                                                    ; alt_cal_edge_detect_ff1_clk                                                              ; 0          ; 0        ; false path ; 0        ;
; clk50                                                                                    ; alt_cal_edge_detect_ff1q_clk                                                             ; false path ; 0        ; 0          ; 0        ;
; altera_reserved_tck                                                                      ; altera_reserved_tck                                                                      ; 1682       ; 0        ; 1          ; 0        ;
; altera_reserved_tck                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; false path ; 0        ; 0          ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 1103       ; 0        ; 0          ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+------------+----------+
; clk50                                                                                    ; alt_cal_edge_detect_ff0_clk                                                              ; false path ; 0        ; 0          ; 0        ;
; clk50                                                                                    ; alt_cal_edge_detect_ff0q_clk                                                             ; false path ; 0        ; 0          ; 0        ;
; clk50                                                                                    ; alt_cal_edge_detect_ff1_clk                                                              ; 0          ; 0        ; false path ; 0        ;
; clk50                                                                                    ; alt_cal_edge_detect_ff1q_clk                                                             ; false path ; 0        ; 0          ; 0        ;
; altera_reserved_tck                                                                      ; altera_reserved_tck                                                                      ; 1682       ; 0        ; 1          ; 0        ;
; altera_reserved_tck                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; false path ; 0        ; 0          ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 1103       ; 0        ; 0          ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 63    ; 63   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Sun Dec 13 23:09:41 2015
Info: Command: quartus_sta DE4Gen1x8If64 -c DE4Gen1x8If64
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_cal
        Info (332166): set_false_path -from [get_cells -compatibility_mode *|alt_cal_channel[*]] 
        Info (332166): set_false_path -from [get_cells -compatibility_mode *|alt_cal_busy] 
    Info (332165): Entity alt_cal_edge_detect
        Info (332166): create_clock -name alt_cal_edge_detect_ff0_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff0|clk]
        Info (332166): create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff0|q]
        Info (332166): create_clock -name alt_cal_edge_detect_ff1_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff1|clk]
        Info (332166): create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff1|q]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff0_clk}]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff0q_clk}]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff1_clk}]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff1q_clk}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../constr/DE4Gen1x8If64.sdc'
Warning (332174): Ignored filter at DE4Gen1x8If64.sdc(56): *|altpll_component|auto_generated|wire_pll1_clk[2] could not be matched with a net
Critical Warning (332049): Ignored create_generated_clock at DE4Gen1x8If64.sdc(56): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name clk250 -multiply_by 5 -source [get_ports {OSC_50_BANK2}] [get_nets {*|altpll_component|auto_generated|wire_pll1_clk[2]}]
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 0.800 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll7|clk[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll7|clk[0]}
    Info (332110): create_clock -period 0.800 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|analogrefclkpulse} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|analogrefclkpulse}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|refclkout} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|refclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|analogrefclkout[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|analogrefclkout[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_pll0|clk[0]} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|analogfastrefclkout[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|analogfastrefclkout[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock} -duty_cycle 50.00 -name {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}
    Info (332110): create_generated_clock -source {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} -duty_cycle 50.00 -name {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout} {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_clock -period 0.800 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll5|clk[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll5|clk[0]}
    Info (332110): create_clock -period 0.800 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll0|clk[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll0|clk[0]}
    Info (332110): create_clock -period 0.800 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll1|clk[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll1|clk[0]}
    Info (332110): create_clock -period 0.800 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll4|clk[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll4|clk[0]}
    Info (332110): create_clock -period 0.800 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll3|clk[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll3|clk[0]}
    Info (332110): create_clock -period 0.800 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll2|clk[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll2|clk[0]}
    Info (332110): create_clock -period 0.800 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll6|clk[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll6|clk[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll6|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma6|deserclock[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma6|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll7|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma7|deserclock[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma7|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll4|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma4|deserclock[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma4|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll5|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma5|deserclock[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma5|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll2|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma2|deserclock[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma2|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll3|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma3|deserclock[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma3|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll1|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma1|deserclock[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma1|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_cdr_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma0|deserclock[0]} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma0|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|refclkout} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div1|refclkout} {pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div1|refclkout}
    Info (332110): create_generated_clock -source {PCIE_REFCLK~input|o} -duty_cycle 50.00 -name {PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout} {PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout}
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIORESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[0] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[0] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[0] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[0] }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[1] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[1] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[2] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[2] }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[2] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[2] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[4] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[4] }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[3] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[3] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[6] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[6] }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[4] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[4] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[8] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[8] }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[5] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[5] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[10] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[10] }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[6] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[6] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[12] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[12] }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[7] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|tx_rxdetectvalidout[7] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[14] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|rx_pcs_rxfound_wire[14] }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE4Gen1x8If64.sdc(62): refclk*clkout could not be matched with a clock
Info (332104): Reading SDC File: '../ip/PCIeGen1x8If64.sdc'
Warning (332174): Ignored filter at PCIeGen1x8If64.sdc(3): refclk could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at PCIeGen1x8If64.sdc(3): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {refclk} {refclk}
Warning (332174): Ignored filter at PCIeGen1x8If64.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at PCIeGen1x8If64.sdc(4): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {fixedclk_serdes} {fixedclk_serdes}
Warning (332174): Ignored filter at PCIeGen1x8If64.sdc(6): *hssi_pcie_hip|testin[*] could not be matched with a pin
Warning (332049): Ignored set_false_path at PCIeGen1x8If64.sdc(6): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_pins -hierarchical {*hssi_pcie_hip|testin[*]} ]
Warning (332174): Ignored filter at PCIeGen1x8If64.sdc(17): *|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr could not be matched with a keeper
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(17): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 2
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(18): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 1
Warning (332174): Ignored filter at PCIeGen1x8If64.sdc(19): *|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*] could not be matched with a keeper
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(19): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 3
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(20): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 2
Warning (332174): Ignored filter at PCIeGen1x8If64.sdc(22): *|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr could not be matched with a keeper
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(22): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr}] 2
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(23): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr}] 1
Warning (332174): Ignored filter at PCIeGen1x8If64.sdc(24): *|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*] could not be matched with a keeper
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(24): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*]}] 3
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(25): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*]}] 2
Info (332104): Reading SDC File: 'PCIeGen1x8If64.sdc'
Warning (332049): Ignored create_clock at PCIeGen1x8If64.sdc(3): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {refclk} {refclk}
Warning (332049): Ignored create_clock at PCIeGen1x8If64.sdc(4): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {fixedclk_serdes} {fixedclk_serdes}
Warning (332049): Ignored set_false_path at PCIeGen1x8If64.sdc(6): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_pins -hierarchical {*hssi_pcie_hip|testin[*]} ]
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(17): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 2
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(18): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 1
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(19): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 3
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(20): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 2
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(22): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr}] 2
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(23): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr}] 1
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(24): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*]}] 3
Warning (332049): Ignored set_multicycle_path at PCIeGen1x8If64.sdc(25): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*]}] 2
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: datac  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: datac  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: dataf  to: combout
    Info (332098): From: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0|dpclk  to: PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|wire_cent_unit0_dprioout
    Info (332098): From: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1|dpclk  to: PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|wire_cent_unit1_dprioout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma0  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma1  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma2  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma3  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma4  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma5  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma6  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma7  from: deserclock[0]  to: clockout
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|reset_status
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 85C Model
Info (332146): Worst-case setup slack is 0.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.195               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.176               0.000 pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout 
    Info (332119):     7.374               0.000 clk125 
    Info (332119):     9.525               0.000 clk50 
    Info (332119):    11.055               0.000 n/a 
    Info (332119):    44.803               0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.397
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.397              -1.582 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.239               0.000 clk50 
    Info (332119):     0.312               0.000 altera_reserved_tck 
    Info (332119):     0.335               0.000 clk125 
    Info (332119):     0.588               0.000 pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout 
    Info (332119):     1.483               0.000 n/a 
Info (332146): Worst-case recovery slack is 0.829
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.829               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):    48.985               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.503               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.506               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk50 
    Info (332119):     0.154               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.406               0.000 pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout 
    Info (332119):     1.834               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock 
    Info (332119):     3.420               0.000 clk125 
    Info (332119):     5.000               0.000 refclk 
    Info (332119):     9.439               0.000 alt_cal_edge_detect_ff0_clk 
    Info (332119):     9.439               0.000 alt_cal_edge_detect_ff1_clk 
    Info (332119):     9.460               0.000 alt_cal_edge_detect_ff1q_clk 
    Info (332119):     9.464               0.000 alt_cal_edge_detect_ff0q_clk 
    Info (332119):     9.951               0.000 OSCILLATOR_CLK 
    Info (332119):    49.204               0.000 altera_reserved_tck 
Info: Analyzing Slow 900mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: datac  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: datac  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: dataf  to: combout
    Info (332098): From: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0|dpclk  to: PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|wire_cent_unit0_dprioout
    Info (332098): From: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1|dpclk  to: PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|wire_cent_unit1_dprioout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma0  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma1  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma2  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma3  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma4  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma5  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma6  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma7  from: deserclock[0]  to: clockout
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|reset_status
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.252               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.210               0.000 pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout 
    Info (332119):     7.398               0.000 clk125 
    Info (332119):     9.566               0.000 clk50 
    Info (332119):    11.543               0.000 n/a 
    Info (332119):    45.051               0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.383              -1.528 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.232               0.000 clk50 
    Info (332119):     0.305               0.000 altera_reserved_tck 
    Info (332119):     0.324               0.000 clk125 
    Info (332119):     0.563               0.000 pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout 
    Info (332119):     1.451               0.000 n/a 
Info (332146): Worst-case recovery slack is 0.982
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.982               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):    49.011               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.485               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.487               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk50 
    Info (332119):     0.154               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.398               0.000 pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout 
    Info (332119):     1.811               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock 
    Info (332119):     3.439               0.000 clk125 
    Info (332119):     5.000               0.000 refclk 
    Info (332119):     9.445               0.000 alt_cal_edge_detect_ff0_clk 
    Info (332119):     9.445               0.000 alt_cal_edge_detect_ff1_clk 
    Info (332119):     9.453               0.000 alt_cal_edge_detect_ff0q_clk 
    Info (332119):     9.454               0.000 alt_cal_edge_detect_ff1q_clk 
    Info (332119):     9.962               0.000 OSCILLATOR_CLK 
    Info (332119):    49.188               0.000 altera_reserved_tck 
Info: Analyzing Fast 900mV 0C Model
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: datac  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: datac  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: dataf  to: combout
    Info (332098): From: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit0|dpclk  to: PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|wire_cent_unit0_dprioout
    Info (332098): From: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cent_unit1|dpclk  to: PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|wire_cent_unit1_dprioout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma0  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma1  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma2  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma3  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma4  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma5  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma6  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|receive_pma7  from: deserclock[0]  to: clockout
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|reset_status
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.877               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.558               0.000 pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout 
    Info (332119):     7.659               0.000 clk125 
    Info (332119):    13.922               0.000 n/a 
    Info (332119):    14.467               0.000 clk50 
    Info (332119):    47.282               0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.248              -0.990 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.138               0.000 clk50 
    Info (332119):     0.166               0.000 altera_reserved_tck 
    Info (332119):     0.175               0.000 clk125 
    Info (332119):     0.322               0.000 pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout 
    Info (332119):     0.898               0.000 n/a 
Info (332146): Worst-case recovery slack is 2.068
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.068               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):    49.747               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.275               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.276               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk50 
    Info (332119):     0.154               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.615               0.000 pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|coreclkout 
    Info (332119):     1.901               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|central_clk_div0|rateswitchbaseclock 
    Info (332119):     3.622               0.000 clk125 
    Info (332119):     5.000               0.000 refclk 
    Info (332119):     9.637               0.000 alt_cal_edge_detect_ff0_clk 
    Info (332119):     9.637               0.000 alt_cal_edge_detect_ff1_clk 
    Info (332119):     9.652               0.000 alt_cal_edge_detect_ff0q_clk 
    Info (332119):     9.652               0.000 alt_cal_edge_detect_ff1q_clk 
    Info (332119):     9.693               0.000 OSCILLATOR_CLK 
    Info (332119):    49.178               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 1194 megabytes
    Info: Processing ended: Sun Dec 13 23:09:53 2015
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:15


