{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476046191248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476046191249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  9 15:49:51 2016 " "Processing started: Sun Oct  9 15:49:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476046191249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476046191249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476046191249 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476046191504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/zach/ECE_385/lab06_1/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LDREG LDReg registerFIle.sv(22) " "Verilog HDL Declaration information at registerFIle.sv(22): object \"LDREG\" differs only in case from object \"LDReg\" in the same scope" {  } { { "../lab06_2/registerFIle.sv" "" { Text "/home/zach/ECE_385/lab06_2/registerFIle.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476046204298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zach/ECE_385/lab06_2/registerFIle.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/zach/ECE_385/lab06_2/registerFIle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../lab06_2/registerFIle.sv" "" { Text "/home/zach/ECE_385/lab06_2/registerFIle.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zach/ECE_385/lab06_2/data_path_modules.sv 5 5 " "Found 5 design units, including 5 entities, in source file /home/zach/ECE_385/lab06_2/data_path_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDR2MUX " "Found entity 1: ADDR2MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "/home/zach/ECE_385/lab06_2/data_path_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204300 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDR1MUX " "Found entity 2: ADDR1MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "/home/zach/ECE_385/lab06_2/data_path_modules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204300 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder " "Found entity 3: Adder" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "/home/zach/ECE_385/lab06_2/data_path_modules.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204300 ""} { "Info" "ISGN_ENTITY_NAME" "4 SR2MUX " "Found entity 4: SR2MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "/home/zach/ECE_385/lab06_2/data_path_modules.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204300 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "/home/zach/ECE_385/lab06_2/data_path_modules.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zach/ECE_385/lab06_2/breakNZP.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/zach/ECE_385/lab06_2/breakNZP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BR_NZP " "Found entity 1: BR_NZP" {  } { { "../lab06_2/breakNZP.sv" "" { Text "/home/zach/ECE_385/lab06_2/breakNZP.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "/home/zach/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204301 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 test_memory.sv(45) " "Verilog HDL Expression warning at test_memory.sv(45): truncated literal to match 6 bits" {  } { { "test_memory.sv" "" { Text "/home/zach/ECE_385/lab06_1/test_memory.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1476046204302 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 test_memory.sv(46) " "Verilog HDL Expression warning at test_memory.sv(46): truncated literal to match 6 bits" {  } { { "test_memory.sv" "" { Text "/home/zach/ECE_385/lab06_1/test_memory.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1476046204302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "/home/zach/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204304 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "/home/zach/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SLC3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file SLC3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mem2IO.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mem2IO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "/home/zach/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204306 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(68) " "Verilog HDL information at ISDU.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "/home/zach/ECE_385/lab06_1/ISDU.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1476046204306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ISDU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ISDU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "/home/zach/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204307 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Test_Bench.sv(82) " "Verilog HDL Expression warning at Test_Bench.sv(82): truncated literal to match 16 bits" {  } { { "Test_Bench.sv" "" { Text "/home/zach/ECE_385/lab06_1/Test_Bench.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1476046204308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Test_Bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file Test_Bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_testbench " "Found entity 1: RegFile_testbench" {  } { { "Test_Bench.sv" "" { Text "/home/zach/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(80) " "Verilog HDL information at standard_modules.sv(80): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "/home/zach/ECE_385/lab06_1/standard_modules.sv" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1476046204308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 8 8 " "Found 8 design units, including 8 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "/home/zach/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204309 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "/home/zach/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204309 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "/home/zach/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204309 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "/home/zach/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204309 ""} { "Info" "ISGN_ENTITY_NAME" "5 singleBitReg " "Found entity 5: singleBitReg" {  } { { "standard_modules.sv" "" { Text "/home/zach/ECE_385/lab06_1/standard_modules.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204309 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitShiftRegister " "Found entity 6: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "/home/zach/ECE_385/lab06_1/standard_modules.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204309 ""} { "Info" "ISGN_ENTITY_NAME" "7 SixteenBitRippleAdder " "Found entity 7: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "/home/zach/ECE_385/lab06_1/standard_modules.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204309 ""} { "Info" "ISGN_ENTITY_NAME" "8 four_ripple_adder " "Found entity 8: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "/home/zach/ECE_385/lab06_1/standard_modules.sv" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryModules.sv 7 7 " "Found 7 design units, including 7 entities, in source file MemoryModules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "/home/zach/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204311 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "/home/zach/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204311 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "/home/zach/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204311 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "/home/zach/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204311 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "/home/zach/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204311 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "/home/zach/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204311 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "/home/zach/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file Datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "/home/zach/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zach/ECE_385/lab06_2/TestBench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/zach/ECE_385/lab06_2/TestBench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../lab06_2/TestBench.sv" "" { Text "/home/zach/ECE_385/lab06_2/TestBench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476046204312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476046204312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476046204383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver0\"" {  } { { "slc3.sv" "hex_driver0" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:BUS " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:BUS\"" {  } { { "slc3.sv" "BUS" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIO_MUX MIO_MUX:MM0 " "Elaborating entity \"MIO_MUX\" for hierarchy \"MIO_MUX:MM0\"" {  } { { "slc3.sv" "MM0" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR0 " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR0\"" {  } { { "slc3.sv" "MDR0" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitShiftRegister MDR:MDR0\|SixteenBitShiftRegister:sr " "Elaborating entity \"SixteenBitShiftRegister\" for hierarchy \"MDR:MDR0\|SixteenBitShiftRegister:sr\"" {  } { { "MemoryModules.sv" "sr" { Text "/home/zach/ECE_385/lab06_1/MemoryModules.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR0 " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR0\"" {  } { { "slc3.sv" "MAR0" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCR PCR:PCR0 " "Elaborating entity \"PCR\" for hierarchy \"PCR:PCR0\"" {  } { { "slc3.sv" "PCR0" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_INC PC_INC:PCINC0 " "Elaborating entity \"PC_INC\" for hierarchy \"PC_INC:PCINC0\"" {  } { { "slc3.sv" "PCINC0" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitRippleAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0 " "Elaborating entity \"SixteenBitRippleAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\"" {  } { { "MemoryModules.sv" "SSR0" { Text "/home/zach/ECE_385/lab06_1/MemoryModules.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_ripple_adder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0 " "Elaborating entity \"four_ripple_adder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\"" {  } { { "standard_modules.sv" "FRA0" { Text "/home/zach/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0\"" {  } { { "standard_modules.sv" "FA0" { Text "/home/zach/ECE_385/lab06_1/standard_modules.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX PC_MUX:PCMUX0 " "Elaborating entity \"PC_MUX\" for hierarchy \"PC_MUX:PCMUX0\"" {  } { { "slc3.sv" "PCMUX0" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "slc3.sv" "IR0" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204412 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "ISDU.sv(94) " "SystemVerilog warning at ISDU.sv(94): unique or priority keyword makes case statement complete" {  } { { "ISDU.sv" "" { Text "/home/zach/ECE_385/lab06_1/ISDU.sv" 94 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Quartus II" 0 -1 1476046204414 "|slc3|ISDU:state_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(69) " "Verilog HDL Case Statement information at ISDU.sv(69): all case item expressions in this case statement are onehot" {  } { { "ISDU.sv" "" { Text "/home/zach/ECE_385/lab06_1/ISDU.sv" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1476046204414 "|slc3|ISDU:state_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(241) " "Verilog HDL Case Statement information at ISDU.sv(241): all case item expressions in this case statement are onehot" {  } { { "ISDU.sv" "" { Text "/home/zach/ECE_385/lab06_1/ISDU.sv" 241 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1476046204414 "|slc3|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR2MUX ADDR2MUX:A2M " "Elaborating entity \"ADDR2MUX\" for hierarchy \"ADDR2MUX:A2M\"" {  } { { "slc3.sv" "A2M" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR1MUX ADDR1MUX:A1M " "Elaborating entity \"ADDR1MUX\" for hierarchy \"ADDR1MUX:A1M\"" {  } { { "slc3.sv" "A1M" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:ADDR0 " "Elaborating entity \"Adder\" for hierarchy \"Adder:ADDR0\"" {  } { { "slc3.sv" "ADDR0" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR2MUX SR2MUX:SR2M " "Elaborating entity \"SR2MUX\" for hierarchy \"SR2MUX:SR2M\"" {  } { { "slc3.sv" "SR2M" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "slc3.sv" "ALU1" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR_NZP BR_NZP:BRO " "Elaborating entity \"BR_NZP\" for hierarchy \"BR_NZP:BRO\"" {  } { { "slc3.sv" "BRO" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleBitReg BR_NZP:BRO\|singleBitReg:N " "Elaborating entity \"singleBitReg\" for hierarchy \"BR_NZP:BRO\|singleBitReg:N\"" {  } { { "../lab06_2/breakNZP.sv" "N" { Text "/home/zach/ECE_385/lab06_2/breakNZP.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:RF1 " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:RF1\"" {  } { { "slc3.sv" "RF1" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476046204445 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "registerFIle.sv(58) " "Verilog HDL Case Statement warning at registerFIle.sv(58): incomplete case statement has no default case item" {  } { { "../lab06_2/registerFIle.sv" "" { Text "/home/zach/ECE_385/lab06_2/registerFIle.sv" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1476046204446 "|slc3|Register_File:RF1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "registerFIle.sv(78) " "Verilog HDL Case Statement warning at registerFIle.sv(78): incomplete case statement has no default case item" {  } { { "../lab06_2/registerFIle.sv" "" { Text "/home/zach/ECE_385/lab06_2/registerFIle.sv" 78 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1476046204446 "|slc3|Register_File:RF1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "slc3.sv" "" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476046206047 "|slc3|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476046206047 "|slc3|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476046206047 "|slc3|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476046206047 "|slc3|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476046206047 "|slc3|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476046206047 "|slc3|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "/home/zach/ECE_385/lab06_1/slc3.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476046206047 "|slc3|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1476046206047 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1476046206175 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1476046207525 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/zach/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file /home/zach/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1476046207572 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1476046207708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476046207708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "835 " "Implemented 835 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1476046207868 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1476046207868 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1476046207868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "734 " "Implemented 734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1476046207868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1476046207868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1006 " "Peak virtual memory: 1006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476046207888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  9 15:50:07 2016 " "Processing ended: Sun Oct  9 15:50:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476046207888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476046207888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476046207888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476046207888 ""}
