// Seed: 1049849895
module module_0 (
    input uwire id_0
    , id_2
);
  assign id_2 = 1;
  assign module_2.type_20 = 0;
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output wand id_4
);
  assign id_1 = id_0;
  id_6(
      .id_0(id_4 - 1), .id_1(id_4)
  );
  module_0 modCall_1 (id_3);
  wire id_7;
  assign id_2 = 1'd0;
endmodule
module module_2 (
    input tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply0 id_5,
    input supply0 id_6
    , id_13, id_14,
    output wand id_7,
    output tri1 id_8,
    output wor id_9,
    output wor id_10,
    input supply1 id_11
);
  wire id_15;
  assign id_9 = 1;
  tri id_16 = (1 == id_5);
  module_0 modCall_1 (id_6);
endmodule
