/* Generated by Yosys 0.50+56 (git sha1 176131b50, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3) */

(* top =  1  *)
(* src = "../../../test_wrapper.v:6.1-105.10" *)
module test_wrapper(\Din_emu[0] , \Din_emu[1] , \Din_emu[2] , \Din_emu[3] , \Din_emu[4] , \Din_emu[5] , \Din_emu[6] , \Din_emu[7] , \Dout_emu[0] , \Dout_emu[1] , \Dout_emu[2] , \Dout_emu[3] , \Dout_emu[4] , \Dout_emu[5] , \Dout_emu[6] , \Dout_emu[7] , \Addr_emu[0] , \Addr_emu[1] , \Addr_emu[2] , load_emu, get_emu
, clk_emu, clk_dut);
  (* src = "../../../test_wrapper.v:26.17-26.21" *)
  wire \A_q0[0] ;
  (* src = "../../../test_wrapper.v:26.17-26.21" *)
  wire \A_q0[1] ;
  (* src = "../../../test_wrapper.v:26.17-26.21" *)
  wire \A_q0[2] ;
  (* src = "../../../test_wrapper.v:26.17-26.21" *)
  wire \A_q0[3] ;
  (* src = "../../../test_wrapper.v:26.17-26.21" *)
  wire \A_q0[4] ;
  (* src = "../../../test_wrapper.v:26.17-26.21" *)
  wire \A_q0[5] ;
  (* src = "../../../test_wrapper.v:26.17-26.21" *)
  wire \A_q0[6] ;
  (* src = "../../../test_wrapper.v:26.17-26.21" *)
  wire \A_q0[7] ;
  (* src = "../../../test_wrapper.v:12.21-12.29" *)
  input \Addr_emu[0] ;
  wire \Addr_emu[0] ;
  wire \Addr_emu[0]_IBUF_I_O ;
  (* src = "../../../test_wrapper.v:12.21-12.29" *)
  input \Addr_emu[1] ;
  wire \Addr_emu[1] ;
  wire \Addr_emu[1]_IBUF_I_O ;
  (* src = "../../../test_wrapper.v:12.21-12.29" *)
  input \Addr_emu[2] ;
  wire \Addr_emu[2] ;
  (* unused_bits = "0" *)
  wire \Addr_emu[2]_IBUF_I_O ;
  (* src = "../../../test_wrapper.v:10.21-10.28" *)
  input \Din_emu[0] ;
  wire \Din_emu[0] ;
  wire \Din_emu[0]_IBUF_I_O ;
  (* src = "../../../test_wrapper.v:10.21-10.28" *)
  input \Din_emu[1] ;
  wire \Din_emu[1] ;
  wire \Din_emu[1]_IBUF_I_O ;
  (* src = "../../../test_wrapper.v:10.21-10.28" *)
  input \Din_emu[2] ;
  wire \Din_emu[2] ;
  (* src = "../../../test_wrapper.v:10.21-10.28" *)
  input \Din_emu[3] ;
  wire \Din_emu[3] ;
  (* src = "../../../test_wrapper.v:10.21-10.28" *)
  input \Din_emu[4] ;
  wire \Din_emu[4] ;
  (* src = "../../../test_wrapper.v:10.21-10.28" *)
  input \Din_emu[5] ;
  wire \Din_emu[5] ;
  (* src = "../../../test_wrapper.v:10.21-10.28" *)
  input \Din_emu[6] ;
  wire \Din_emu[6] ;
  (* src = "../../../test_wrapper.v:10.21-10.28" *)
  input \Din_emu[7] ;
  wire \Din_emu[7] ;
  (* src = "../../../test_wrapper.v:11.21-11.29" *)
  output \Dout_emu[0] ;
  wire \Dout_emu[0] ;
  wire \Dout_emu[0]_OBUF_O_I ;
  (* src = "../../../test_wrapper.v:11.21-11.29" *)
  output \Dout_emu[1] ;
  wire \Dout_emu[1] ;
  wire \Dout_emu[1]_OBUF_O_I ;
  (* src = "../../../test_wrapper.v:11.21-11.29" *)
  output \Dout_emu[2] ;
  wire \Dout_emu[2] ;
  wire \Dout_emu[2]_OBUF_O_I ;
  (* src = "../../../test_wrapper.v:11.21-11.29" *)
  output \Dout_emu[3] ;
  wire \Dout_emu[3] ;
  wire \Dout_emu[3]_OBUF_O_I ;
  (* src = "../../../test_wrapper.v:11.21-11.29" *)
  output \Dout_emu[4] ;
  wire \Dout_emu[4] ;
  wire \Dout_emu[4]_OBUF_O_I ;
  (* src = "../../../test_wrapper.v:11.21-11.29" *)
  output \Dout_emu[5] ;
  wire \Dout_emu[5] ;
  wire \Dout_emu[5]_OBUF_O_I ;
  (* src = "../../../test_wrapper.v:11.21-11.29" *)
  output \Dout_emu[6] ;
  wire \Dout_emu[6] ;
  wire \Dout_emu[6]_OBUF_O_I ;
  (* src = "../../../test_wrapper.v:11.21-11.29" *)
  output \Dout_emu[7] ;
  wire \Dout_emu[7] ;
  wire \Dout_emu[7]_OBUF_O_I ;
  (* src = "../../../test_wrapper.v:28.17-28.24" *)
  wire ap_done;
  (* src = "../../../test_wrapper.v:30.17-30.25" *)
  wire ap_ready;
  (* src = "../../../test_wrapper.v:33.17-33.26" *)
  wire \ap_return[0] ;
  (* src = "../../../test_wrapper.v:33.17-33.26" *)
  wire \ap_return[10] ;
  (* src = "../../../test_wrapper.v:33.17-33.26" *)
  wire \ap_return[11] ;
  (* src = "../../../test_wrapper.v:33.17-33.26" *)
  wire \ap_return[12] ;
  (* src = "../../../test_wrapper.v:33.17-33.26" *)
  wire \ap_return[1] ;
  (* src = "../../../test_wrapper.v:33.17-33.26" *)
  wire \ap_return[2] ;
  (* src = "../../../test_wrapper.v:33.17-33.26" *)
  wire \ap_return[3] ;
  (* src = "../../../test_wrapper.v:33.17-33.26" *)
  wire \ap_return[4] ;
  (* src = "../../../test_wrapper.v:33.17-33.26" *)
  wire \ap_return[5] ;
  (* src = "../../../test_wrapper.v:33.17-33.26" *)
  wire \ap_return[6] ;
  (* src = "../../../test_wrapper.v:33.17-33.26" *)
  wire \ap_return[7] ;
  (* src = "../../../test_wrapper.v:33.17-33.26" *)
  wire \ap_return[8] ;
  (* src = "../../../test_wrapper.v:33.17-33.26" *)
  wire \ap_return[9] ;
  (* src = "../../../test_wrapper.v:24.17-24.23" *)
  wire ap_rst;
  (* src = "../../../test_wrapper.v:25.17-25.25" *)
  wire ap_start;
  (* src = "../../../test_wrapper.v:14.21-14.28" *)
  input clk_dut;
  wire clk_dut;
  (* src = "../../../test_wrapper.v:13.40-13.47" *)
  input clk_emu;
  wire clk_emu;
  wire clk_emu_IBUF_I_O;
  (* src = "../../../test_wrapper.v:13.31-13.38" *)
  input get_emu;
  wire get_emu;
  wire get_emu_IBUF_I_O;
  wire get_emu_IBUF_I_O_LUT2_I1_1_F;
  wire get_emu_IBUF_I_O_LUT2_I1_F;
  (* src = "../../../test_wrapper.v:13.21-13.29" *)
  input load_emu;
  wire load_emu;
  wire load_emu_IBUF_I_O;
  wire \stimIn[0][0] ;
  wire \stimIn[0][1] ;
  wire \stimIn[0][1]_DFFE_Q_CE ;
  wire \stimIn[0][2] ;
  wire \stimIn[0][3] ;
  wire \stimIn[0][4] ;
  wire \stimIn[0][5] ;
  wire \stimIn[0][6] ;
  wire \stimIn[0][7] ;
  wire \stimIn[1][0] ;
  wire \stimIn[1][0]_DFFE_Q_CE ;
  wire \stimIn[1][1] ;
  wire \stimIn[1][2] ;
  wire \stimIn[1][2]_DFFE_Q_D ;
  wire \stimIn[1][3] ;
  wire \stimIn[1][3]_DFFE_Q_D ;
  wire \stimIn[1][4] ;
  wire \stimIn[1][4]_DFFE_Q_D ;
  wire \stimIn[1][5] ;
  wire \stimIn[1][5]_DFFE_Q_D ;
  wire \stimIn[1][6] ;
  wire \stimIn[1][6]_DFFE_Q_D ;
  wire \stimIn[1][7] ;
  wire \stimIn[1][7]_DFFE_Q_D ;
  (* hdlname = "u_test A_q0" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:34.14-34.18" *)
  wire \u_test.A_q0[0] ;
  (* hdlname = "u_test A_q0" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:34.14-34.18" *)
  wire \u_test.A_q0[1] ;
  (* hdlname = "u_test A_q0" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:34.14-34.18" *)
  wire \u_test.A_q0[2] ;
  (* hdlname = "u_test A_q0" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:34.14-34.18" *)
  wire \u_test.A_q0[3] ;
  (* hdlname = "u_test A_q0" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:34.14-34.18" *)
  wire \u_test.A_q0[4] ;
  (* hdlname = "u_test A_q0" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:34.14-34.18" *)
  wire \u_test.A_q0[5] ;
  (* hdlname = "u_test A_q0" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:34.14-34.18" *)
  wire \u_test.A_q0[6] ;
  (* hdlname = "u_test A_q0" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:34.14-34.18" *)
  wire \u_test.A_q0[7] ;
  (* hdlname = "u_test ap_block_pp0_stage0" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:53.9-53.28" *)
  wire \u_test.ap_block_pp0_stage0 ;
  (* hdlname = "u_test ap_block_pp0_stage0_11001" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:50.9-50.34" *)
  wire \u_test.ap_block_pp0_stage0_11001 ;
  (* hdlname = "u_test ap_block_pp0_stage0_subdone" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:44.9-44.36" *)
  wire \u_test.ap_block_pp0_stage0_subdone ;
  (* hdlname = "u_test ap_clk" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:26.9-26.15" *)
  wire \u_test.ap_clk ;
  (* hdlname = "u_test ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:49.8-49.56" *)
  wire \u_test.ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg ;
  (* hdlname = "u_test ap_done" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:29.10-29.17" *)
  wire \u_test.ap_done ;
  (* hdlname = "u_test ap_done_int" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:65.8-65.19" *)
  wire \u_test.ap_done_int ;
  (* hdlname = "u_test ap_done_reg" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:63.8-63.19" *)
  wire \u_test.ap_done_reg ;
  (* hdlname = "u_test ap_done_sig" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:70.9-70.20" *)
  wire \u_test.ap_done_sig ;
  (* hdlname = "u_test ap_enable_reg_pp0_iter1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:42.8-42.31" *)
  wire \u_test.ap_enable_reg_pp0_iter1 ;
  wire \u_test.ap_enable_reg_pp0_iter1_LUT2_I0_F ;
  (* hdlname = "u_test ap_loop_exit_ready_delayed" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:51.8-51.34" *)
  wire \u_test.ap_loop_exit_ready_delayed ;
  (* hdlname = "u_test ap_loop_exit_ready_pp0_iter1_reg" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:62.8-62.40" *)
  wire \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  wire \u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q_D ;
  (* hdlname = "u_test ap_loop_init" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:56.9-56.21" *)
  wire \u_test.ap_loop_init ;
  (* hdlname = "u_test ap_ready" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:31.10-31.18" *)
  wire \u_test.ap_ready ;
  (* hdlname = "u_test ap_ready_sig" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:69.9-69.21" *)
  wire \u_test.ap_ready_sig ;
  (* hdlname = "u_test ap_return" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:35.16-35.25" *)
  wire \u_test.ap_return[0] ;
  (* hdlname = "u_test ap_return" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:35.16-35.25" *)
  wire \u_test.ap_return[10] ;
  (* hdlname = "u_test ap_return" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:35.16-35.25" *)
  wire \u_test.ap_return[11] ;
  (* hdlname = "u_test ap_return" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:35.16-35.25" *)
  wire \u_test.ap_return[12] ;
  (* hdlname = "u_test ap_return" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:35.16-35.25" *)
  wire \u_test.ap_return[1] ;
  (* hdlname = "u_test ap_return" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:35.16-35.25" *)
  wire \u_test.ap_return[2] ;
  (* hdlname = "u_test ap_return" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:35.16-35.25" *)
  wire \u_test.ap_return[3] ;
  (* hdlname = "u_test ap_return" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:35.16-35.25" *)
  wire \u_test.ap_return[4] ;
  (* hdlname = "u_test ap_return" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:35.16-35.25" *)
  wire \u_test.ap_return[5] ;
  (* hdlname = "u_test ap_return" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:35.16-35.25" *)
  wire \u_test.ap_return[6] ;
  (* hdlname = "u_test ap_return" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:35.16-35.25" *)
  wire \u_test.ap_return[7] ;
  (* hdlname = "u_test ap_return" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:35.16-35.25" *)
  wire \u_test.ap_return[8] ;
  (* hdlname = "u_test ap_return" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:35.16-35.25" *)
  wire \u_test.ap_return[9] ;
  (* hdlname = "u_test ap_rst" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:27.9-27.15" *)
  wire \u_test.ap_rst ;
  (* hdlname = "u_test ap_start" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:28.9-28.17" *)
  wire \u_test.ap_start ;
  (* hdlname = "u_test flow_control_loop_delay_pipe_U ap_clk" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:28.9-28.15" *)
  wire \u_test.flow_control_loop_delay_pipe_U.ap_clk ;
  (* hdlname = "u_test flow_control_loop_delay_pipe_U ap_done" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:34.9-34.16" *)
  wire \u_test.flow_control_loop_delay_pipe_U.ap_done ;
  (* hdlname = "u_test flow_control_loop_delay_pipe_U ap_done_int" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:41.9-41.20" *)
  wire \u_test.flow_control_loop_delay_pipe_U.ap_done_int ;
  (* hdlname = "u_test flow_control_loop_delay_pipe_U ap_loop_exit_done" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:51.9-51.26" *)
  wire \u_test.flow_control_loop_delay_pipe_U.ap_loop_exit_done ;
  (* hdlname = "u_test flow_control_loop_delay_pipe_U ap_loop_exit_ready_delayed" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:50.9-50.35" *)
  wire \u_test.flow_control_loop_delay_pipe_U.ap_loop_exit_ready_delayed ;
  (* hdlname = "u_test flow_control_loop_delay_pipe_U ap_loop_init" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:45.10-45.22" *)
  wire \u_test.flow_control_loop_delay_pipe_U.ap_loop_init ;
  wire \u_test.flow_control_loop_delay_pipe_U.ap_loop_init_DFFSE_Q_SET ;
  wire \u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F ;
  (* hdlname = "u_test flow_control_loop_delay_pipe_U ap_ready" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:33.9-33.17" *)
  wire \u_test.flow_control_loop_delay_pipe_U.ap_ready ;
  (* hdlname = "u_test flow_control_loop_delay_pipe_U ap_rst" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:29.9-29.15" *)
  wire \u_test.flow_control_loop_delay_pipe_U.ap_rst ;
  (* hdlname = "u_test flow_control_loop_delay_pipe_U ap_start" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:32.9-32.17" *)
  wire \u_test.flow_control_loop_delay_pipe_U.ap_start ;
  (* hdlname = "u_test flow_control_loop_delay_pipe_U rewind_ap_ready_reg" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:56.8-56.27" *)
  wire \u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg ;
  wire \u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q_CE ;
  wire \u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q_D ;
  wire \u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F ;
  (* hdlname = "u_test out_accum2_fu_46" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:58.14-58.30" *)
  wire \u_test.out_accum2_fu_46[0] ;
  (* hdlname = "u_test out_accum2_fu_46" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:58.14-58.30" *)
  wire \u_test.out_accum2_fu_46[10] ;
  (* hdlname = "u_test out_accum2_fu_46" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:58.14-58.30" *)
  wire \u_test.out_accum2_fu_46[11] ;
  (* hdlname = "u_test out_accum2_fu_46" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:58.14-58.30" *)
  wire \u_test.out_accum2_fu_46[1] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_O ;
  (* hdlname = "u_test out_accum2_fu_46" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:58.14-58.30" *)
  wire \u_test.out_accum2_fu_46[2] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_O ;
  (* hdlname = "u_test out_accum2_fu_46" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:58.14-58.30" *)
  wire \u_test.out_accum2_fu_46[3] ;
  (* hdlname = "u_test out_accum2_fu_46" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:58.14-58.30" *)
  wire \u_test.out_accum2_fu_46[4] ;
  (* hdlname = "u_test out_accum2_fu_46" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:58.14-58.30" *)
  wire \u_test.out_accum2_fu_46[5] ;
  (* hdlname = "u_test out_accum2_fu_46" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:58.14-58.30" *)
  wire \u_test.out_accum2_fu_46[6] ;
  (* hdlname = "u_test out_accum2_fu_46" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:58.14-58.30" *)
  wire \u_test.out_accum2_fu_46[7] ;
  (* hdlname = "u_test out_accum2_fu_46" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:58.14-58.30" *)
  wire \u_test.out_accum2_fu_46[8] ;
  (* hdlname = "u_test out_accum2_fu_46" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:58.14-58.30" *)
  wire \u_test.out_accum2_fu_46[9] ;
  (* hdlname = "u_test out_accum_fu_105_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:59.21-59.40" *)
  wire \u_test.out_accum_fu_105_p2[0] ;
  (* hdlname = "u_test out_accum_fu_105_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:59.21-59.40" *)
  wire \u_test.out_accum_fu_105_p2[10] ;
  (* hdlname = "u_test out_accum_fu_105_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:59.21-59.40" *)
  wire \u_test.out_accum_fu_105_p2[11] ;
  (* hdlname = "u_test out_accum_fu_105_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:59.21-59.40" *)
  wire \u_test.out_accum_fu_105_p2[1] ;
  (* hdlname = "u_test out_accum_fu_105_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:59.21-59.40" *)
  wire \u_test.out_accum_fu_105_p2[2] ;
  (* hdlname = "u_test out_accum_fu_105_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:59.21-59.40" *)
  wire \u_test.out_accum_fu_105_p2[3] ;
  (* hdlname = "u_test out_accum_fu_105_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:59.21-59.40" *)
  wire \u_test.out_accum_fu_105_p2[4] ;
  (* hdlname = "u_test out_accum_fu_105_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:59.21-59.40" *)
  wire \u_test.out_accum_fu_105_p2[5] ;
  (* hdlname = "u_test out_accum_fu_105_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:59.21-59.40" *)
  wire \u_test.out_accum_fu_105_p2[6] ;
  (* hdlname = "u_test out_accum_fu_105_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:59.21-59.40" *)
  wire \u_test.out_accum_fu_105_p2[7] ;
  (* hdlname = "u_test out_accum_fu_105_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:59.21-59.40" *)
  wire \u_test.out_accum_fu_105_p2[8] ;
  (* hdlname = "u_test out_accum_fu_105_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:59.21-59.40" *)
  wire \u_test.out_accum_fu_105_p2[9] ;
  (* hdlname = "u_test sext_ln27_fu_101_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:61.21-61.40" *)
  wire \u_test.sext_ln27_fu_101_p1[0] ;
  (* hdlname = "u_test sext_ln27_fu_101_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:61.21-61.40" *)
  wire \u_test.sext_ln27_fu_101_p1[10] ;
  (* hdlname = "u_test sext_ln27_fu_101_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:61.21-61.40" *)
  wire \u_test.sext_ln27_fu_101_p1[11] ;
  (* hdlname = "u_test sext_ln27_fu_101_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:61.21-61.40" *)
  wire \u_test.sext_ln27_fu_101_p1[1] ;
  (* hdlname = "u_test sext_ln27_fu_101_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:61.21-61.40" *)
  wire \u_test.sext_ln27_fu_101_p1[2] ;
  (* hdlname = "u_test sext_ln27_fu_101_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:61.21-61.40" *)
  wire \u_test.sext_ln27_fu_101_p1[3] ;
  (* hdlname = "u_test sext_ln27_fu_101_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:61.21-61.40" *)
  wire \u_test.sext_ln27_fu_101_p1[4] ;
  (* hdlname = "u_test sext_ln27_fu_101_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:61.21-61.40" *)
  wire \u_test.sext_ln27_fu_101_p1[5] ;
  (* hdlname = "u_test sext_ln27_fu_101_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:61.21-61.40" *)
  wire \u_test.sext_ln27_fu_101_p1[6] ;
  (* hdlname = "u_test sext_ln27_fu_101_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:61.21-61.40" *)
  wire \u_test.sext_ln27_fu_101_p1[7] ;
  (* hdlname = "u_test sext_ln27_fu_101_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:61.21-61.40" *)
  wire \u_test.sext_ln27_fu_101_p1[8] ;
  (* hdlname = "u_test sext_ln27_fu_101_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:61.21-61.40" *)
  wire \u_test.sext_ln27_fu_101_p1[9] ;
  (* hdlname = "u_test x1_fu_42" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:54.13-54.21" *)
  wire \u_test.x1_fu_42[0] ;
  wire \u_test.x1_fu_42[0]_DFFE_Q_D ;
  (* hdlname = "u_test x1_fu_42" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:54.13-54.21" *)
  wire \u_test.x1_fu_42[1] ;
  wire \u_test.x1_fu_42[1]_DFFE_Q_D ;
  (* hdlname = "u_test x1_fu_42" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:54.13-54.21" *)
  wire \u_test.x1_fu_42[2] ;
  wire \u_test.x1_fu_42[2]_DFFE_Q_D ;
  (* hdlname = "u_test x1_fu_42" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:54.13-54.21" *)
  wire \u_test.x1_fu_42[3] ;
  wire \u_test.x1_fu_42[3]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_test.x1_fu_42[3]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_test.x1_fu_42[3]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_test.x1_fu_42[3]_LUT3_I0_F ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[0] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[10] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[11] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[12] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[13] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[14] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[15] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[16] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[17] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[18] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[19] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[1] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[20] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[21] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[22] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[23] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[24] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[25] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[26] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[27] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[28] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[29] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[2] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[30] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[31] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[32] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[33] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[34] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[35] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[36] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[37] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[38] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[39] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[3] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[40] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[41] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[42] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[43] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[44] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[45] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[46] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[47] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[48] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[49] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[4] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[50] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[51] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[52] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[53] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[54] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[55] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[56] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[57] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[58] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[59] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[5] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[60] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[61] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[62] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[63] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[6] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[7] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[8] ;
  (* hdlname = "u_test zext_ln26_fu_76_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:52.15-52.33" *)
  wire \u_test.zext_ln26_fu_76_p1[9] ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][0] ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][1] ;
  wire \vectOut[0][1]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[0][1]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[0][1]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[0][1]_MUX2_LUT5_S0_O ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][2] ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][3] ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][4] ;
  wire \vectOut[0][4]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[0][4]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[0][4]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[0][4]_MUX2_LUT5_S0_O ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][5] ;
  wire \vectOut[0][5]_DFFE_Q_D ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][6] ;
  wire \vectOut[0][6]_DFFE_Q_D ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][7] ;
  wire \vectOut[0][7]_DFFE_Q_D ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][0] ;
  wire \vectOut[1][0]_DFFE_Q_D ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][1] ;
  wire \vectOut[1][1]_DFFE_Q_D ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][2] ;
  wire \vectOut[1][2]_DFFE_Q_D ;
  wire \vectOut[1][2]_DFFE_Q_D_LUT3_F_I2 ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][3] ;
  wire \vectOut[1][3]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][3]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][3]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[1][3]_MUX2_LUT5_S0_O ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][4] ;
  wire \vectOut[1][4]_DFFE_Q_D ;
  wire \vectOut[1][4]_DFFE_Q_D_LUT3_F_I2 ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][5] ;
  wire \vectOut[1][5]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \vectOut[1][5]_LUT4_I2_F ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][6] ;
  wire \vectOut[1][6]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \vectOut[1][6]_LUT4_I2_F ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][7] ;
  wire \vectOut[1][7]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \vectOut[1][7]_LUT4_I2_F ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][0] ;
  wire \vectOut[2][0]_DFFE_Q_D ;
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][0]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][0]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[2][0]_MUX2_LUT5_S0_O ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][1] ;
  wire \vectOut[2][1]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][2] ;
  wire \vectOut[2][2]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][2]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][2]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[2][2]_MUX2_LUT5_S0_O ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][3] ;
  wire \vectOut[2][3]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][4] ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][5] ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][6] ;
  (* src = "../../../test_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][7] ;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \A_q0[0]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][0] ),
    .Q(\A_q0[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \A_q0[1]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][1] ),
    .Q(\A_q0[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \A_q0[2]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][2] ),
    .Q(\A_q0[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \A_q0[3]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][3] ),
    .Q(\A_q0[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \A_q0[4]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][4] ),
    .Q(\A_q0[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \A_q0[5]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][5] ),
    .Q(\A_q0[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \A_q0[6]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][6] ),
    .Q(\A_q0[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \A_q0[7]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][7] ),
    .Q(\A_q0[7] )
  );
  (* keep = 32'd1 *)
  IBUF \Addr_emu[0]_IBUF_I  (
    .I(\Addr_emu[0] ),
    .O(\Addr_emu[0]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Addr_emu[1]_IBUF_I  (
    .I(\Addr_emu[1] ),
    .O(\Addr_emu[1]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Addr_emu[2]_IBUF_I  (
    .I(\Addr_emu[2] ),
    .O(\Addr_emu[2]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[0]_IBUF_I  (
    .I(\Din_emu[0] ),
    .O(\Din_emu[0]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[1]_IBUF_I  (
    .I(\Din_emu[1] ),
    .O(\Din_emu[1]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[2]_IBUF_I  (
    .I(\Din_emu[2] ),
    .O(\stimIn[1][2]_DFFE_Q_D )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[3]_IBUF_I  (
    .I(\Din_emu[3] ),
    .O(\stimIn[1][3]_DFFE_Q_D )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[4]_IBUF_I  (
    .I(\Din_emu[4] ),
    .O(\stimIn[1][4]_DFFE_Q_D )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[5]_IBUF_I  (
    .I(\Din_emu[5] ),
    .O(\stimIn[1][5]_DFFE_Q_D )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[6]_IBUF_I  (
    .I(\Din_emu[6] ),
    .O(\stimIn[1][6]_DFFE_Q_D )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[7]_IBUF_I  (
    .I(\Din_emu[7] ),
    .O(\stimIn[1][7]_DFFE_Q_D )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[0]_OBUF_O  (
    .I(\Dout_emu[0]_OBUF_O_I ),
    .O(\Dout_emu[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[0]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][0]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[0]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[1]_OBUF_O  (
    .I(\Dout_emu[1]_OBUF_O_I ),
    .O(\Dout_emu[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[1]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][1]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[1]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[2]_OBUF_O  (
    .I(\Dout_emu[2]_OBUF_O_I ),
    .O(\Dout_emu[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[2]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][2]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[2]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[3]_OBUF_O  (
    .I(\Dout_emu[3]_OBUF_O_I ),
    .O(\Dout_emu[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[3]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][3]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[3]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[4]_OBUF_O  (
    .I(\Dout_emu[4]_OBUF_O_I ),
    .O(\Dout_emu[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[4]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][4]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[4]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[5]_OBUF_O  (
    .I(\Dout_emu[5]_OBUF_O_I ),
    .O(\Dout_emu[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[5]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][5]_LUT4_I2_F ),
    .Q(\Dout_emu[5]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[6]_OBUF_O  (
    .I(\Dout_emu[6]_OBUF_O_I ),
    .O(\Dout_emu[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[6]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][6]_LUT4_I2_F ),
    .Q(\Dout_emu[6]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[7]_OBUF_O  (
    .I(\Dout_emu[7]_OBUF_O_I ),
    .O(\Dout_emu[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[7]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][7]_LUT4_I2_F ),
    .Q(\Dout_emu[7]_OBUF_O_I )
  );
  GND \ap_return[0]_GND_G  (
    .G(\ap_return[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE ap_rst_DFFE_Q (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[0][0] ),
    .Q(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'he)
  ) ap_rst_LUT2_I0 (
    .F(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_DFFSE_Q_SET ),
    .I0(ap_rst),
    .I1(\u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE ap_start_DFFE_Q (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[0][1] ),
    .Q(ap_start)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) ap_start_LUT3_I1 (
    .F(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q_CE ),
    .I0(\u_test.ap_loop_exit_ready_pp0_iter1_reg ),
    .I1(ap_start),
    .I2(\u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q_D )
  );
  (* keep = 32'd1 *)
  IBUF clk_emu_IBUF_I (
    .I(clk_emu),
    .O(clk_emu_IBUF_I_O)
  );
  (* keep = 32'd1 *)
  IBUF get_emu_IBUF_I (
    .I(get_emu),
    .O(get_emu_IBUF_I_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) get_emu_IBUF_I_O_LUT2_I1 (
    .F(get_emu_IBUF_I_O_LUT2_I1_F),
    .I0(load_emu_IBUF_I_O),
    .I1(get_emu_IBUF_I_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) get_emu_IBUF_I_O_LUT2_I1_1 (
    .F(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .I0(load_emu_IBUF_I_O),
    .I1(get_emu_IBUF_I_O)
  );
  (* keep = 32'd1 *)
  IBUF load_emu_IBUF_I (
    .I(load_emu),
    .O(load_emu_IBUF_I_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[0][0]_DFFE_Q  (
    .CE(\stimIn[0][1]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[0]_IBUF_I_O ),
    .Q(\stimIn[0][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[0][1]_DFFE_Q  (
    .CE(\stimIn[0][1]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[1]_IBUF_I_O ),
    .Q(\stimIn[0][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \stimIn[0][1]_DFFE_Q_CE_LUT2_F  (
    .F(\stimIn[0][1]_DFFE_Q_CE ),
    .I0(\Addr_emu[0]_IBUF_I_O ),
    .I1(get_emu_IBUF_I_O_LUT2_I1_1_F)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][0]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[0]_IBUF_I_O ),
    .Q(\stimIn[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \stimIn[1][0]_DFFE_Q_CE_LUT2_F  (
    .F(\stimIn[1][0]_DFFE_Q_CE ),
    .I0(\Addr_emu[0]_IBUF_I_O ),
    .I1(get_emu_IBUF_I_O_LUT2_I1_1_F)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][1]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[1]_IBUF_I_O ),
    .Q(\stimIn[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][2]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][2]_DFFE_Q_D ),
    .Q(\stimIn[1][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][3]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][3]_DFFE_Q_D ),
    .Q(\stimIn[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][4]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][4]_DFFE_Q_D ),
    .Q(\stimIn[1][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][5]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][5]_DFFE_Q_D ),
    .Q(\stimIn[1][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][6]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][6]_DFFE_Q_D ),
    .Q(\stimIn[1][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][7]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][7]_DFFE_Q_D ),
    .Q(\stimIn[1][7] )
  );
  (* keep = 32'd1 *)
  IBUF \u_test.ap_clk_IBUF_O  (
    .I(clk_dut),
    .O(\u_test.ap_clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:120.1-128.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_test.ap_enable_reg_pp0_iter1_DFFR_Q  (
    .CLK(\u_test.ap_clk ),
    .D(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F ),
    .Q(\u_test.ap_enable_reg_pp0_iter1 ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_test.ap_enable_reg_pp0_iter1_LUT2_I0  (
    .F(\u_test.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .I0(\u_test.ap_enable_reg_pp0_iter1 ),
    .I1(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:130.1-138.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q  (
    .CLK(\u_test.ap_clk ),
    .D(\u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q_D ),
    .Q(\u_test.ap_loop_exit_ready_pp0_iter1_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2000)
  ) \u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q_D_LUT4_F  (
    .F(\u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q_D ),
    .I0(\u_test.x1_fu_42[0] ),
    .I1(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init ),
    .I2(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F ),
    .I3(\u_test.x1_fu_42[3]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0040)
  ) \u_test.ap_loop_exit_ready_pp0_iter1_reg_LUT4_I0  (
    .F(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q_D ),
    .I0(\u_test.ap_loop_exit_ready_pp0_iter1_reg ),
    .I1(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F ),
    .I2(\u_test.x1_fu_42[3]_LUT3_I0_F ),
    .I3(\u_test.x1_fu_42[0]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:74.1-83.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:67.8-67.66" *)
  DFFSE \u_test.flow_control_loop_delay_pipe_U.ap_loop_init_DFFSE_Q  (
    .CE(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F ),
    .CLK(\u_test.ap_clk ),
    .D(\ap_return[0] ),
    .Q(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init ),
    .SET(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_DFFSE_Q_SET )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0  (
    .F(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F ),
    .I0(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init ),
    .I1(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:85.1-93.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q  (
    .CE(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q_CE ),
    .CLK(\u_test.ap_clk ),
    .D(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q_D ),
    .Q(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1  (
    .F(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F ),
    .I0(ap_start),
    .I1(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140.1-148.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_test.out_accum2_fu_46[0]_DFFRE_Q  (
    .CE(\u_test.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_test.ap_clk ),
    .D(\vectOut[1][0]_DFFE_Q_D ),
    .Q(\u_test.out_accum2_fu_46[0] ),
    .RESET(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0  (
    .I0(\u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1_O ),
    .I1(\u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_O ),
    .O(\vectOut[1][4]_DFFE_Q_D_LUT3_F_I2 ),
    .S0(\u_test.out_accum2_fu_46[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140.1-148.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_test.out_accum2_fu_46[10]_DFFRE_Q  (
    .CE(\u_test.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_test.ap_clk ),
    .D(\vectOut[2][2]_DFFE_Q_D ),
    .Q(\u_test.out_accum2_fu_46[10] ),
    .RESET(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140.1-148.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_test.out_accum2_fu_46[11]_DFFRE_Q  (
    .CE(\u_test.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_test.ap_clk ),
    .D(\vectOut[2][3]_DFFE_Q_D ),
    .Q(\u_test.out_accum2_fu_46[11] ),
    .RESET(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140.1-148.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_test.out_accum2_fu_46[1]_DFFRE_Q  (
    .CE(\u_test.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_test.ap_clk ),
    .D(\vectOut[1][1]_DFFE_Q_D ),
    .Q(\u_test.out_accum2_fu_46[1] ),
    .RESET(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0  (
    .I0(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_O ),
    .I1(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_O ),
    .O(\u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_O ),
    .S0(\u_test.out_accum2_fu_46[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1  (
    .I0(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_O ),
    .I1(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_O ),
    .O(\u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1_O ),
    .S0(\u_test.out_accum2_fu_46[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140.1-148.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_test.out_accum2_fu_46[2]_DFFRE_Q  (
    .CE(\u_test.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_test.ap_clk ),
    .D(\vectOut[1][2]_DFFE_Q_D ),
    .Q(\u_test.out_accum2_fu_46[2] ),
    .RESET(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0  (
    .I0(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I0 ),
    .I1(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I1 ),
    .O(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_O ),
    .S0(\u_test.out_accum2_fu_46[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1  (
    .I0(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I0 ),
    .I1(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I1 ),
    .O(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_O ),
    .S0(\u_test.out_accum2_fu_46[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I0 ),
    .S0(\u_test.out_accum2_fu_46[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7fff)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] ),
    .I2(\A_q0[1] ),
    .I3(\A_q0[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1555)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] ),
    .I2(\A_q0[1] ),
    .I3(\A_q0[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I1 ),
    .S0(\u_test.out_accum2_fu_46[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5777)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] ),
    .I2(\A_q0[1] ),
    .I3(\A_q0[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0111)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] ),
    .I2(\A_q0[1] ),
    .I3(\A_q0[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2  (
    .I0(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I0 ),
    .I1(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I1 ),
    .O(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_O ),
    .S0(\u_test.out_accum2_fu_46[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I0 ),
    .S0(\u_test.out_accum2_fu_46[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h7f)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] ),
    .I2(\A_q0[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h15)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] ),
    .I2(\A_q0[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I1 ),
    .S0(\u_test.out_accum2_fu_46[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h57)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] ),
    .I2(\A_q0[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h01)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] ),
    .I2(\A_q0[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3  (
    .I0(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0 ),
    .I1(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1 ),
    .O(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_O ),
    .S0(\u_test.out_accum2_fu_46[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0 ),
    .S0(\u_test.out_accum2_fu_46[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\ap_return[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1 ),
    .S0(\u_test.out_accum2_fu_46[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h1)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I0 ),
    .S0(\u_test.out_accum2_fu_46[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h777f)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] ),
    .I2(\A_q0[1] ),
    .I3(\A_q0[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1115)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] ),
    .I2(\A_q0[1] ),
    .I3(\A_q0[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I1 ),
    .S0(\u_test.out_accum2_fu_46[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5557)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] ),
    .I2(\A_q0[1] ),
    .I3(\A_q0[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] ),
    .I2(\A_q0[1] ),
    .I3(\A_q0[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140.1-148.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_test.out_accum2_fu_46[3]_DFFRE_Q  (
    .CE(\u_test.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_test.ap_clk ),
    .D(\vectOut[1][3]_DFFE_Q_D ),
    .Q(\u_test.out_accum2_fu_46[3] ),
    .RESET(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140.1-148.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_test.out_accum2_fu_46[4]_DFFRE_Q  (
    .CE(\u_test.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_test.ap_clk ),
    .D(\vectOut[1][4]_DFFE_Q_D ),
    .Q(\u_test.out_accum2_fu_46[4] ),
    .RESET(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140.1-148.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_test.out_accum2_fu_46[5]_DFFRE_Q  (
    .CE(\u_test.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_test.ap_clk ),
    .D(\vectOut[1][5]_DFFE_Q_D ),
    .Q(\u_test.out_accum2_fu_46[5] ),
    .RESET(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140.1-148.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_test.out_accum2_fu_46[6]_DFFRE_Q  (
    .CE(\u_test.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_test.ap_clk ),
    .D(\vectOut[1][6]_DFFE_Q_D ),
    .Q(\u_test.out_accum2_fu_46[6] ),
    .RESET(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140.1-148.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_test.out_accum2_fu_46[7]_DFFRE_Q  (
    .CE(\u_test.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_test.ap_clk ),
    .D(\vectOut[1][7]_DFFE_Q_D ),
    .Q(\u_test.out_accum2_fu_46[7] ),
    .RESET(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_test.out_accum2_fu_46[7]_LUT2_I1  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0 ),
    .I0(\A_q0[7] ),
    .I1(\u_test.out_accum2_fu_46[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140.1-148.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_test.out_accum2_fu_46[8]_DFFRE_Q  (
    .CE(\u_test.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_test.ap_clk ),
    .D(\vectOut[2][0]_DFFE_Q_D ),
    .Q(\u_test.out_accum2_fu_46[8] ),
    .RESET(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140.1-148.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_test.out_accum2_fu_46[9]_DFFRE_Q  (
    .CE(\u_test.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_test.ap_clk ),
    .D(\vectOut[2][1]_DFFE_Q_D ),
    .Q(\u_test.out_accum2_fu_46[9] ),
    .RESET(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:150.1-154.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_test.x1_fu_42[0]_DFFE_Q  (
    .CE(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F ),
    .CLK(\u_test.ap_clk ),
    .D(\u_test.x1_fu_42[0]_DFFE_Q_D ),
    .Q(\u_test.x1_fu_42[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd5)
  ) \u_test.x1_fu_42[0]_DFFE_Q_D_LUT3_F  (
    .F(\u_test.x1_fu_42[0]_DFFE_Q_D ),
    .I0(\u_test.x1_fu_42[0] ),
    .I1(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init ),
    .I2(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:150.1-154.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_test.x1_fu_42[1]_DFFE_Q  (
    .CE(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F ),
    .CLK(\u_test.ap_clk ),
    .D(\u_test.x1_fu_42[1]_DFFE_Q_D ),
    .Q(\u_test.x1_fu_42[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h06)
  ) \u_test.x1_fu_42[1]_DFFE_Q_D_LUT3_F  (
    .F(\u_test.x1_fu_42[1]_DFFE_Q_D ),
    .I0(\u_test.x1_fu_42[1] ),
    .I1(\u_test.x1_fu_42[0] ),
    .I2(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:150.1-154.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_test.x1_fu_42[2]_DFFE_Q  (
    .CE(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F ),
    .CLK(\u_test.ap_clk ),
    .D(\u_test.x1_fu_42[2]_DFFE_Q_D ),
    .Q(\u_test.x1_fu_42[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h006a)
  ) \u_test.x1_fu_42[2]_DFFE_Q_D_LUT4_F  (
    .F(\u_test.x1_fu_42[2]_DFFE_Q_D ),
    .I0(\u_test.x1_fu_42[2] ),
    .I1(\u_test.x1_fu_42[1] ),
    .I2(\u_test.x1_fu_42[0] ),
    .I3(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:150.1-154.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_test.x1_fu_42[3]_DFFE_Q  (
    .CE(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F ),
    .CLK(\u_test.ap_clk ),
    .D(\u_test.x1_fu_42[3]_DFFE_Q_D ),
    .Q(\u_test.x1_fu_42[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_test.x1_fu_42[3]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_test.x1_fu_42[3]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_test.x1_fu_42[3]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_test.x1_fu_42[3]_DFFE_Q_D ),
    .S0(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_test.x1_fu_42[3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_test.x1_fu_42[3]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\ap_return[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h02)
  ) \u_test.x1_fu_42[3]_LUT3_I0  (
    .F(\u_test.x1_fu_42[3]_LUT3_I0_F ),
    .I0(\u_test.x1_fu_42[3] ),
    .I1(\u_test.x1_fu_42[2] ),
    .I2(\u_test.x1_fu_42[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6aaa)
  ) \u_test.x1_fu_42[3]_LUT4_I0  (
    .F(\u_test.x1_fu_42[3]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_test.x1_fu_42[3] ),
    .I1(\u_test.x1_fu_42[2] ),
    .I2(\u_test.x1_fu_42[1] ),
    .I3(\u_test.x1_fu_42[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][1]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][1]_DFFE_Q_D ),
    .Q(\vectOut[0][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) \vectOut[0][1]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[0][1]_DFFE_Q_D ),
    .I0(\u_test.ap_enable_reg_pp0_iter1 ),
    .I1(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[0][1]_MUX2_LUT5_S0  (
    .I0(\vectOut[0][1]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[0][1]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[0][1]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[0][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][2]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_test.ap_loop_exit_ready_pp0_iter1_reg ),
    .Q(\vectOut[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][3]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F ),
    .Q(\vectOut[0][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfb38)
  ) \vectOut[0][3]_LUT4_I3  (
    .F(\vectOut[1][3]_MUX2_LUT5_S0_I1 ),
    .I0(\vectOut[2][3] ),
    .I1(\Addr_emu[1]_IBUF_I_O ),
    .I2(\Addr_emu[0]_IBUF_I_O ),
    .I3(\vectOut[0][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hcb08)
  ) \vectOut[0][3]_LUT4_I3_1  (
    .F(\vectOut[1][3]_MUX2_LUT5_S0_I0 ),
    .I0(\vectOut[2][3] ),
    .I1(\Addr_emu[1]_IBUF_I_O ),
    .I2(\Addr_emu[0]_IBUF_I_O ),
    .I3(\vectOut[0][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][4]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][4]_DFFE_Q_D ),
    .Q(\vectOut[0][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h2a)
  ) \vectOut[0][4]_DFFE_Q_D_LUT3_F  (
    .F(\vectOut[0][4]_DFFE_Q_D ),
    .I0(\u_test.x1_fu_42[0] ),
    .I1(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init ),
    .I2(\u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[0][4]_MUX2_LUT5_S0  (
    .I0(\vectOut[0][4]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[0][4]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[0][4]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[0][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][5]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][5]_DFFE_Q_D ),
    .Q(\vectOut[0][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \vectOut[0][5]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[0][5]_DFFE_Q_D ),
    .I0(\u_test.x1_fu_42[1] ),
    .I1(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][6]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][6]_DFFE_Q_D ),
    .Q(\vectOut[0][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \vectOut[0][6]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[0][6]_DFFE_Q_D ),
    .I0(\u_test.x1_fu_42[2] ),
    .I1(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][7]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][7]_DFFE_Q_D ),
    .Q(\vectOut[0][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \vectOut[0][7]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[0][7]_DFFE_Q_D ),
    .I0(\u_test.x1_fu_42[3] ),
    .I1(\u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][0]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][0]_DFFE_Q_D ),
    .Q(\vectOut[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \vectOut[1][0]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[1][0]_DFFE_Q_D ),
    .I0(\A_q0[0] ),
    .I1(\u_test.out_accum2_fu_46[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf6b2)
  ) \vectOut[1][0]_LUT4_I3  (
    .F(\vectOut[2][0]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[0][2] ),
    .I3(\vectOut[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd490)
  ) \vectOut[1][0]_LUT4_I3_1  (
    .F(\vectOut[2][0]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[0][2] ),
    .I3(\vectOut[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][1]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][1]_DFFE_Q_D ),
    .Q(\vectOut[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h965a)
  ) \vectOut[1][1]_DFFE_Q_D_LUT4_F  (
    .F(\vectOut[1][1]_DFFE_Q_D ),
    .I0(\A_q0[1] ),
    .I1(\A_q0[0] ),
    .I2(\u_test.out_accum2_fu_46[1] ),
    .I3(\u_test.out_accum2_fu_46[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][2]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][2]_DFFE_Q_D ),
    .Q(\vectOut[1][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h69)
  ) \vectOut[1][2]_DFFE_Q_D_LUT3_F  (
    .F(\vectOut[1][2]_DFFE_Q_D ),
    .I0(\A_q0[2] ),
    .I1(\u_test.out_accum2_fu_46[2] ),
    .I2(\vectOut[1][2]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h175f)
  ) \vectOut[1][2]_DFFE_Q_D_LUT3_F_I2_LUT4_F  (
    .F(\vectOut[1][2]_DFFE_Q_D_LUT3_F_I2 ),
    .I0(\A_q0[1] ),
    .I1(\A_q0[0] ),
    .I2(\u_test.out_accum2_fu_46[1] ),
    .I3(\u_test.out_accum2_fu_46[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfb62)
  ) \vectOut[1][2]_LUT4_I2  (
    .F(\vectOut[2][2]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][2] ),
    .I3(\vectOut[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd940)
  ) \vectOut[1][2]_LUT4_I2_1  (
    .F(\vectOut[2][2]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][2] ),
    .I3(\vectOut[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][3]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][3]_DFFE_Q_D ),
    .Q(\vectOut[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\vectOut[1][3]_DFFE_Q_D ),
    .S0(\vectOut[1][2]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha596)
  ) \vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] ),
    .I2(\u_test.out_accum2_fu_46[3] ),
    .I3(\u_test.out_accum2_fu_46[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h965a)
  ) \vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[3] ),
    .I1(\A_q0[2] ),
    .I2(\u_test.out_accum2_fu_46[3] ),
    .I3(\u_test.out_accum2_fu_46[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][3]_MUX2_LUT5_S0  (
    .I0(\vectOut[1][3]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[1][3]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[1][3]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][4]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][4]_DFFE_Q_D ),
    .Q(\vectOut[1][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h69)
  ) \vectOut[1][4]_DFFE_Q_D_LUT3_F  (
    .F(\vectOut[1][4]_DFFE_Q_D ),
    .I0(\A_q0[4] ),
    .I1(\u_test.out_accum2_fu_46[4] ),
    .I2(\vectOut[1][4]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfbcb)
  ) \vectOut[1][4]_LUT4_I3  (
    .F(\vectOut[0][4]_MUX2_LUT5_S0_I1 ),
    .I0(\vectOut[2][3] ),
    .I1(\Addr_emu[1]_IBUF_I_O ),
    .I2(\Addr_emu[0]_IBUF_I_O ),
    .I3(\vectOut[1][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3808)
  ) \vectOut[1][4]_LUT4_I3_1  (
    .F(\vectOut[0][4]_MUX2_LUT5_S0_I0 ),
    .I0(\vectOut[2][3] ),
    .I1(\Addr_emu[1]_IBUF_I_O ),
    .I2(\Addr_emu[0]_IBUF_I_O ),
    .I3(\vectOut[1][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][5]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][5]_DFFE_Q_D ),
    .Q(\vectOut[1][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\vectOut[1][5]_DFFE_Q_D ),
    .S0(\vectOut[1][4]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha596)
  ) \vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[5] ),
    .I1(\A_q0[4] ),
    .I2(\u_test.out_accum2_fu_46[5] ),
    .I3(\u_test.out_accum2_fu_46[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h965a)
  ) \vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[5] ),
    .I1(\A_q0[4] ),
    .I2(\u_test.out_accum2_fu_46[5] ),
    .I3(\u_test.out_accum2_fu_46[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd940)
  ) \vectOut[1][5]_LUT4_I2  (
    .F(\vectOut[1][5]_LUT4_I2_F ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][5] ),
    .I3(\vectOut[0][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][6]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][6]_DFFE_Q_D ),
    .Q(\vectOut[1][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\vectOut[1][6]_DFFE_Q_D ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h639c)
  ) \vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\vectOut[1][5]_DFFE_Q_D ),
    .I1(\A_q0[6] ),
    .I2(\A_q0[5] ),
    .I3(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc639)
  ) \vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\vectOut[1][5]_DFFE_Q_D ),
    .I1(\A_q0[6] ),
    .I2(\A_q0[5] ),
    .I3(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd940)
  ) \vectOut[1][6]_LUT4_I2  (
    .F(\vectOut[1][6]_LUT4_I2_F ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][6] ),
    .I3(\vectOut[0][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][7]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][7]_DFFE_Q_D ),
    .Q(\vectOut[1][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D ),
    .S0(\vectOut[1][4]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0 ),
    .S0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h157f)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\A_q0[4] ),
    .I3(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0157)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\A_q0[4] ),
    .I3(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h17)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h1)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[6] ),
    .I1(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hea80)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\A_q0[4] ),
    .I3(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfea8)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\A_q0[4] ),
    .I3(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'he8)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'he)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[6] ),
    .I1(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1 ),
    .S0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[6] ),
    .I1(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h17)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h157f)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\A_q0[4] ),
    .I3(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0157)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\A_q0[4] ),
    .I3(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[6] ),
    .I1(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'he8)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hea80)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\A_q0[4] ),
    .I3(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfea8)
  ) \vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\A_q0[4] ),
    .I3(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd940)
  ) \vectOut[1][7]_LUT4_I2  (
    .F(\vectOut[1][7]_LUT4_I2_F ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][7] ),
    .I3(\vectOut[0][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][0]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][0]_DFFE_Q_D ),
    .Q(\vectOut[2][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hdaa6)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F  (
    .F(\vectOut[2][0]_DFFE_Q_D ),
    .I0(\u_test.out_accum2_fu_46[8] ),
    .I1(\A_q0[7] ),
    .I2(\u_test.out_accum2_fu_46[7] ),
    .I3(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3 ),
    .S0(\vectOut[1][4]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0 ),
    .S0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hea80)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\A_q0[4] ),
    .I3(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfea8)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\A_q0[4] ),
    .I3(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'he8)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'he)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[6] ),
    .I1(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\ap_return[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\ap_return[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\ap_return[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\ap_return[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1 ),
    .S0(\vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[6] ),
    .I1(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'he8)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hea80)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\A_q0[4] ),
    .I3(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfea8)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[6] ),
    .I1(\A_q0[5] ),
    .I2(\A_q0[4] ),
    .I3(\u_test.out_accum2_fu_46[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\ap_return[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\ap_return[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\ap_return[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\ap_return[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][0]_MUX2_LUT5_S0  (
    .I0(\vectOut[2][0]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[2][0]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[2][0]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[2][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][1]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][1]_DFFE_Q_D ),
    .Q(\vectOut[2][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][1]_DFFE_Q_D ),
    .S0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hccc6)
  ) \vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[7] ),
    .I1(\u_test.out_accum2_fu_46[9] ),
    .I2(\u_test.out_accum2_fu_46[8] ),
    .I3(\u_test.out_accum2_fu_46[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h9c)
  ) \vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[7] ),
    .I1(\u_test.out_accum2_fu_46[9] ),
    .I2(\u_test.out_accum2_fu_46[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfdb9)
  ) \vectOut[2][1]_LUT4_I2  (
    .F(\vectOut[0][1]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[2][1] ),
    .I3(\vectOut[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6420)
  ) \vectOut[2][1]_LUT4_I2_1  (
    .F(\vectOut[0][1]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[2][1] ),
    .I3(\vectOut[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][2]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][2]_DFFE_Q_D ),
    .Q(\vectOut[2][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O  (
    .I0(\vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I0 ),
    .I1(\vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I1 ),
    .O(\vectOut[2][2]_DFFE_Q_D ),
    .S0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hccc6)
  ) \vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[7] ),
    .I1(\u_test.out_accum2_fu_46[10] ),
    .I2(\u_test.out_accum2_fu_46[9] ),
    .I3(\u_test.out_accum2_fu_46[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_test.out_accum2_fu_46[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9ccc)
  ) \vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[7] ),
    .I1(\u_test.out_accum2_fu_46[10] ),
    .I2(\u_test.out_accum2_fu_46[9] ),
    .I3(\u_test.out_accum2_fu_46[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9ccc)
  ) \vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[7] ),
    .I1(\u_test.out_accum2_fu_46[10] ),
    .I2(\u_test.out_accum2_fu_46[9] ),
    .I3(\u_test.out_accum2_fu_46[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][2]_MUX2_LUT5_S0  (
    .I0(\vectOut[2][2]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[2][2]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[2][2]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[2][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../test_wrapper.v:68.5-91.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][3]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][3]_DFFE_Q_D ),
    .Q(\vectOut[2][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O  (
    .I0(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0 ),
    .I1(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1 ),
    .O(\vectOut[2][3]_DFFE_Q_D ),
    .S0(\vectOut[2][0]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hccc6)
  ) \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\A_q0[7] ),
    .I1(\u_test.out_accum2_fu_46[11] ),
    .I2(\u_test.out_accum2_fu_46[10] ),
    .I3(\u_test.out_accum2_fu_46[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_test.out_accum2_fu_46[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_test.out_accum2_fu_46[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_test.out_accum2_fu_46[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_test.out_accum2_fu_46[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_test.out_accum2_fu_46[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9ccc)
  ) \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[7] ),
    .I1(\u_test.out_accum2_fu_46[11] ),
    .I2(\u_test.out_accum2_fu_46[10] ),
    .I3(\u_test.out_accum2_fu_46[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_test.out_accum2_fu_46[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_test.out_accum2_fu_46[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9ccc)
  ) \vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\A_q0[7] ),
    .I1(\u_test.out_accum2_fu_46[11] ),
    .I2(\u_test.out_accum2_fu_46[10] ),
    .I3(\u_test.out_accum2_fu_46[9] )
  );
  assign \ap_return[4]  = \ap_return[0] ;
  assign \ap_return[5]  = \ap_return[0] ;
  assign \ap_return[6]  = \ap_return[0] ;
  assign \ap_return[7]  = \ap_return[0] ;
  assign \ap_return[8]  = \ap_return[0] ;
  assign \ap_return[9]  = \ap_return[0] ;
  assign \ap_return[10]  = \ap_return[0] ;
  assign \ap_return[11]  = \ap_return[0] ;
  assign \ap_return[12]  = \ap_return[0] ;
  assign \u_test.A_q0[7]  = \A_q0[7] ;
  assign \u_test.A_q0[6]  = \A_q0[6] ;
  assign \u_test.A_q0[5]  = \A_q0[5] ;
  assign \u_test.A_q0[4]  = \A_q0[4] ;
  assign \u_test.A_q0[3]  = \A_q0[3] ;
  assign \u_test.A_q0[2]  = \A_q0[2] ;
  assign \u_test.A_q0[1]  = \A_q0[1] ;
  assign \u_test.A_q0[0]  = \A_q0[0] ;
  assign \u_test.ap_return[12]  = \ap_return[0] ;
  assign \u_test.ap_return[11]  = \ap_return[0] ;
  assign \u_test.ap_return[10]  = \ap_return[0] ;
  assign \u_test.ap_return[9]  = \ap_return[0] ;
  assign \u_test.ap_return[8]  = \ap_return[0] ;
  assign \u_test.ap_return[7]  = \ap_return[0] ;
  assign \u_test.ap_return[6]  = \ap_return[0] ;
  assign \u_test.out_accum_fu_105_p2[11]  = \ap_return[0] ;
  assign \u_test.out_accum_fu_105_p2[10]  = \ap_return[0] ;
  assign \u_test.out_accum_fu_105_p2[9]  = \ap_return[0] ;
  assign \u_test.out_accum_fu_105_p2[8]  = \ap_return[0] ;
  assign \u_test.out_accum_fu_105_p2[7]  = \ap_return[0] ;
  assign \u_test.out_accum_fu_105_p2[6]  = \ap_return[0] ;
  assign \u_test.out_accum_fu_105_p2[5]  = \ap_return[0] ;
  assign \u_test.out_accum_fu_105_p2[4]  = \ap_return[0] ;
  assign \u_test.out_accum_fu_105_p2[3]  = \ap_return[0] ;
  assign \u_test.out_accum_fu_105_p2[2]  = \ap_return[0] ;
  assign \u_test.out_accum_fu_105_p2[1]  = \ap_return[0] ;
  assign \u_test.out_accum_fu_105_p2[0]  = \ap_return[0] ;
  assign \vectOut[2][7]  = \ap_return[0] ;
  assign \vectOut[2][6]  = \ap_return[0] ;
  assign \vectOut[2][5]  = \ap_return[0] ;
  assign \vectOut[2][4]  = \vectOut[2][3] ;
  assign \u_test.ap_return[5]  = \ap_return[0] ;
  assign \u_test.ap_return[4]  = \ap_return[0] ;
  assign \u_test.ap_return[3]  = \ap_return[0] ;
  assign \u_test.ap_return[2]  = \ap_return[0] ;
  assign \u_test.ap_return[1]  = \ap_return[0] ;
  assign \u_test.ap_return[0]  = \ap_return[0] ;
  assign \ap_return[1]  = \ap_return[0] ;
  assign \ap_return[2]  = \ap_return[0] ;
  assign \stimIn[0][7]  = \ap_return[0] ;
  assign \stimIn[0][6]  = \ap_return[0] ;
  assign \stimIn[0][5]  = \ap_return[0] ;
  assign \stimIn[0][4]  = \ap_return[0] ;
  assign \stimIn[0][3]  = \ap_return[0] ;
  assign \stimIn[0][2]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[63]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[62]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[61]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[60]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[59]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[58]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[57]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[56]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[55]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[54]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[53]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[52]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[51]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[50]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[49]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[48]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[47]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[46]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[45]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[44]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[43]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[42]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[41]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[40]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[39]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[38]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[37]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[36]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[35]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[34]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[33]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[32]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[31]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[30]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[29]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[28]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[27]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[26]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[25]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[24]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[23]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[22]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[21]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[20]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[19]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[18]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[17]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[16]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[15]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[14]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[13]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[12]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[11]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[10]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[9]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[8]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[7]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[6]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[5]  = \ap_return[0] ;
  assign \u_test.sext_ln27_fu_101_p1[0]  = \A_q0[0] ;
  assign \u_test.sext_ln27_fu_101_p1[1]  = \A_q0[1] ;
  assign \u_test.sext_ln27_fu_101_p1[2]  = \A_q0[2] ;
  assign \u_test.sext_ln27_fu_101_p1[3]  = \A_q0[3] ;
  assign \u_test.sext_ln27_fu_101_p1[4]  = \A_q0[4] ;
  assign \u_test.sext_ln27_fu_101_p1[5]  = \A_q0[5] ;
  assign \u_test.sext_ln27_fu_101_p1[6]  = \A_q0[6] ;
  assign \u_test.sext_ln27_fu_101_p1[7]  = \A_q0[7] ;
  assign \u_test.sext_ln27_fu_101_p1[8]  = \A_q0[7] ;
  assign \u_test.sext_ln27_fu_101_p1[9]  = \A_q0[7] ;
  assign \u_test.sext_ln27_fu_101_p1[10]  = \A_q0[7] ;
  assign \u_test.sext_ln27_fu_101_p1[11]  = \A_q0[7] ;
  assign \u_test.zext_ln26_fu_76_p1[4]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[3]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[2]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[1]  = \ap_return[0] ;
  assign \u_test.zext_ln26_fu_76_p1[0]  = \ap_return[0] ;
  assign ap_done = \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  assign ap_ready = \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  assign \u_test.ap_block_pp0_stage0  = \ap_return[0] ;
  assign \u_test.ap_block_pp0_stage0_11001  = \ap_return[0] ;
  assign \u_test.ap_block_pp0_stage0_subdone  = \ap_return[0] ;
  assign \u_test.ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  = \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  assign \ap_return[3]  = \ap_return[0] ;
  assign \u_test.ap_done  = \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  assign \u_test.ap_done_int  = \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  assign \u_test.ap_done_reg  = \ap_return[0] ;
  assign \u_test.ap_done_sig  = \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  assign \u_test.ap_loop_exit_ready_delayed  = \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  assign \u_test.ap_loop_init  = \u_test.flow_control_loop_delay_pipe_U.ap_loop_init ;
  assign \u_test.ap_ready  = \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  assign \u_test.ap_ready_sig  = \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  assign \u_test.ap_rst  = ap_rst;
  assign \u_test.ap_start  = ap_start;
  assign \u_test.flow_control_loop_delay_pipe_U.ap_clk  = \u_test.ap_clk ;
  assign \u_test.flow_control_loop_delay_pipe_U.ap_done  = \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  assign \u_test.flow_control_loop_delay_pipe_U.ap_done_int  = \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  assign \u_test.flow_control_loop_delay_pipe_U.ap_loop_exit_done  = \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  assign \u_test.flow_control_loop_delay_pipe_U.ap_loop_exit_ready_delayed  = \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  assign \u_test.flow_control_loop_delay_pipe_U.ap_ready  = \u_test.ap_loop_exit_ready_pp0_iter1_reg ;
  assign \u_test.flow_control_loop_delay_pipe_U.ap_rst  = ap_rst;
  assign \u_test.flow_control_loop_delay_pipe_U.ap_start  = ap_start;
  assign \vectOut[0][0]  = \vectOut[0][2] ;
endmodule
