Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Apr 04 14:16:02 2018
| Host         : GeraldCDX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u1/clk_20hz_reg/C (HIGH)

 There are 9102 register/latch pins with no clock driven by root clock pin: u1/clk_20k_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/clk_50M_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u2/sclk_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u3/u1/Q_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u3/u2/Q_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u5/clk_counter_reg[0]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u6/u1/Q_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u6/u2/Q_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u7/u1/Q_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u7/u2/Q_reg/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u8/value_reg[0]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u8/value_reg[1]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u8/value_reg[2]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u8/value_reg[3]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u8/value_reg[4]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u8/value_reg[5]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u8/value_reg[6]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u8/value_reg[7]/G (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70236 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.495        0.000                      0                   94        0.262        0.000                      0                   94        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.495        0.000                      0                   94        0.262        0.000                      0                   94        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 u2/count2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 1.569ns (28.626%)  route 3.912ns (71.374%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.608     5.129    u2/CLOCK_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  u2/count2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  u2/count2_reg[9]/Q
                         net (fo=12, routed)          1.627     7.212    u2/count2_reg[9]
    SLICE_X65Y75         LUT5 (Prop_lut5_I0_O)        0.152     7.364 r  u2/sclk_i_29/O
                         net (fo=3, routed)           0.719     8.083    u2/sclk_i_29_n_0
    SLICE_X65Y74         LUT5 (Prop_lut5_I3_O)        0.326     8.409 r  u2/sclk_i_22/O
                         net (fo=2, routed)           1.118     9.528    u2/sclk_i_22_n_0
    SLICE_X63Y72         LUT6 (Prop_lut6_I1_O)        0.124     9.652 r  u2/sclk_i_9/O
                         net (fo=1, routed)           0.000     9.652    u2/sclk_i_9_n_0
    SLICE_X63Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     9.864 r  u2/sclk_reg_i_4/O
                         net (fo=1, routed)           0.447    10.311    u2/sclk_reg_i_4_n_0
    SLICE_X65Y69         LUT6 (Prop_lut6_I4_O)        0.299    10.610 r  u2/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.610    u2/sclk_i_1_n_0
    SLICE_X65Y69         FDRE                                         r  u2/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.498    14.839    u2/CLOCK_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  u2/sclk_reg/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X65Y69         FDRE (Setup_fdre_C_D)        0.029    15.105    u2/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 u1/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.552ns (12.978%)  route 3.701ns (87.022%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.554     5.075    u1/CLOCK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  u1/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  u1/clk_20k_reg/Q
                         net (fo=6, routed)           1.895     7.426    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.522 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=9096, routed)        1.806     9.329    u2/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  u2/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.497    14.838    u2/CLOCK_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  u2/count2_reg[0]/C
                         clock pessimism              0.180    15.018    
                         clock uncertainty           -0.035    14.982    
    SLICE_X65Y71         FDRE (Setup_fdre_C_R)       -0.429    14.553    u2/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 u1/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.552ns (12.978%)  route 3.701ns (87.022%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.554     5.075    u1/CLOCK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  u1/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  u1/clk_20k_reg/Q
                         net (fo=6, routed)           1.895     7.426    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.522 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=9096, routed)        1.806     9.329    u2/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  u2/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.497    14.838    u2/CLOCK_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  u2/count2_reg[1]/C
                         clock pessimism              0.180    15.018    
                         clock uncertainty           -0.035    14.982    
    SLICE_X65Y71         FDRE (Setup_fdre_C_R)       -0.429    14.553    u2/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 u1/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.552ns (12.978%)  route 3.701ns (87.022%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.554     5.075    u1/CLOCK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  u1/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  u1/clk_20k_reg/Q
                         net (fo=6, routed)           1.895     7.426    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.522 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=9096, routed)        1.806     9.329    u2/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  u2/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.497    14.838    u2/CLOCK_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  u2/count2_reg[2]/C
                         clock pessimism              0.180    15.018    
                         clock uncertainty           -0.035    14.982    
    SLICE_X65Y71         FDRE (Setup_fdre_C_R)       -0.429    14.553    u2/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 u1/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.552ns (12.978%)  route 3.701ns (87.022%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.554     5.075    u1/CLOCK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  u1/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  u1/clk_20k_reg/Q
                         net (fo=6, routed)           1.895     7.426    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.522 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=9096, routed)        1.806     9.329    u2/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  u2/count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.497    14.838    u2/CLOCK_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  u2/count2_reg[3]/C
                         clock pessimism              0.180    15.018    
                         clock uncertainty           -0.035    14.982    
    SLICE_X65Y71         FDRE (Setup_fdre_C_R)       -0.429    14.553    u2/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 u1/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.552ns (12.990%)  route 3.697ns (87.010%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.554     5.075    u1/CLOCK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  u1/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  u1/clk_20k_reg/Q
                         net (fo=6, routed)           1.895     7.426    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.522 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=9096, routed)        1.802     9.325    u2/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  u2/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.494    14.835    u2/CLOCK_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  u2/count2_reg[10]/C
                         clock pessimism              0.180    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X65Y73         FDRE (Setup_fdre_C_R)       -0.429    14.550    u2/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 u1/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.552ns (12.990%)  route 3.697ns (87.010%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.554     5.075    u1/CLOCK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  u1/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  u1/clk_20k_reg/Q
                         net (fo=6, routed)           1.895     7.426    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.522 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=9096, routed)        1.802     9.325    u2/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  u2/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.494    14.835    u2/CLOCK_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  u2/count2_reg[11]/C
                         clock pessimism              0.180    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X65Y73         FDRE (Setup_fdre_C_R)       -0.429    14.550    u2/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 u1/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.552ns (12.987%)  route 3.698ns (87.013%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.554     5.075    u1/CLOCK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  u1/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  u1/clk_20k_reg/Q
                         net (fo=6, routed)           1.895     7.426    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.522 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=9096, routed)        1.803     9.326    u2/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  u2/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.495    14.836    u2/CLOCK_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  u2/count2_reg[4]/C
                         clock pessimism              0.180    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X65Y72         FDRE (Setup_fdre_C_R)       -0.429    14.551    u2/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 u1/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.552ns (12.987%)  route 3.698ns (87.013%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.554     5.075    u1/CLOCK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  u1/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  u1/clk_20k_reg/Q
                         net (fo=6, routed)           1.895     7.426    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.522 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=9096, routed)        1.803     9.326    u2/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  u2/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.495    14.836    u2/CLOCK_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  u2/count2_reg[5]/C
                         clock pessimism              0.180    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X65Y72         FDRE (Setup_fdre_C_R)       -0.429    14.551    u2/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 u1/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.552ns (12.987%)  route 3.698ns (87.013%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.554     5.075    u1/CLOCK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  u1/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  u1/clk_20k_reg/Q
                         net (fo=6, routed)           1.895     7.426    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.522 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=9096, routed)        1.803     9.326    u2/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  u2/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.495    14.836    u2/CLOCK_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  u2/count2_reg[6]/C
                         clock pessimism              0.180    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X65Y72         FDRE (Setup_fdre_C_R)       -0.429    14.551    u2/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u1/count_20hz_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_20hz_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.588     1.471    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_20hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u1/count_20hz_reg[20]/Q
                         net (fo=2, routed)           0.118     1.730    u1/count_20hz[20]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  u1/count_20hz1_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.838    u1/count_20hz1_carry__3_n_4
    SLICE_X1Y18          FDRE                                         r  u1/count_20hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.857     1.984    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_20hz_reg[20]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    u1/count_20hz_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u1/count_20hz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_20hz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.590     1.473    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  u1/count_20hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u1/count_20hz_reg[12]/Q
                         net (fo=2, routed)           0.119     1.733    u1/count_20hz[12]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  u1/count_20hz1_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.841    u1/count_20hz1_carry__1_n_4
    SLICE_X1Y16          FDRE                                         r  u1/count_20hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.859     1.986    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  u1/count_20hz_reg[12]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    u1/count_20hz_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u1/count_20hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_20hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.589     1.472    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  u1/count_20hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u1/count_20hz_reg[16]/Q
                         net (fo=2, routed)           0.119     1.732    u1/count_20hz[16]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  u1/count_20hz1_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.840    u1/count_20hz1_carry__2_n_4
    SLICE_X1Y17          FDRE                                         r  u1/count_20hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.858     1.985    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  u1/count_20hz_reg[16]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    u1/count_20hz_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u1/clk_50M_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/clk_50M_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.556     1.439    u1/CLOCK_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  u1/clk_50M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  u1/clk_50M_reg/Q
                         net (fo=2, routed)           0.168     1.748    u1/clk
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.793 r  u1/clk_50M_i_1/O
                         net (fo=1, routed)           0.000     1.793    u1/clk_50M_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  u1/clk_50M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.824     1.951    u1/CLOCK_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  u1/clk_50M_reg/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.091     1.530    u1/clk_50M_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u1/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/clk_20k_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.556     1.439    u1/CLOCK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  u1/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  u1/clk_20k_reg/Q
                         net (fo=6, routed)           0.170     1.751    u1/J_MIC3_Pin1_OBUF
    SLICE_X31Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.796 r  u1/clk_20k_i_1/O
                         net (fo=1, routed)           0.000     1.796    u1/clk_20k_i_1_n_0
    SLICE_X31Y18         FDRE                                         r  u1/clk_20k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.823     1.950    u1/CLOCK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  u1/clk_20k_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.091     1.530    u1/clk_20k_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/count_20hz_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_20hz_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.590     1.473    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  u1/count_20hz_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u1/count_20hz_reg[9]/Q
                         net (fo=2, routed)           0.116     1.730    u1/count_20hz[9]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  u1/count_20hz1_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.845    u1/count_20hz1_carry__1_n_7
    SLICE_X1Y16          FDRE                                         r  u1/count_20hz_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.859     1.986    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  u1/count_20hz_reg[9]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    u1/count_20hz_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/count_20hz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_20hz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.590     1.473    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  u1/count_20hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u1/count_20hz_reg[11]/Q
                         net (fo=2, routed)           0.120     1.735    u1/count_20hz[11]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  u1/count_20hz1_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.846    u1/count_20hz1_carry__1_n_5
    SLICE_X1Y16          FDRE                                         r  u1/count_20hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.859     1.986    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  u1/count_20hz_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    u1/count_20hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/count_20hz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_20hz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.589     1.472    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  u1/count_20hz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u1/count_20hz_reg[15]/Q
                         net (fo=2, routed)           0.121     1.734    u1/count_20hz[15]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  u1/count_20hz1_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.845    u1/count_20hz1_carry__2_n_5
    SLICE_X1Y17          FDRE                                         r  u1/count_20hz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.858     1.985    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  u1/count_20hz_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    u1/count_20hz_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/count_20hz_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_20hz_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.588     1.471    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_20hz_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u1/count_20hz_reg[17]/Q
                         net (fo=3, routed)           0.117     1.729    u1/count_20hz[17]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  u1/count_20hz1_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.844    u1/count_20hz1_carry__3_n_7
    SLICE_X1Y18          FDRE                                         r  u1/count_20hz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.857     1.984    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_20hz_reg[17]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    u1/count_20hz_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/count_20hz_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_20hz_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.587     1.470    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  u1/count_20hz_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u1/count_20hz_reg[21]/Q
                         net (fo=3, routed)           0.117     1.728    u1/count_20hz[21]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  u1/count_20hz1_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.843    u1/count_20hz1_carry__4_n_7
    SLICE_X1Y19          FDRE                                         r  u1/count_20hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.856     1.983    u1/CLOCK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  u1/count_20hz_reg[21]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    u1/count_20hz_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    u1/clk_20hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y18   u1/clk_20k_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y18   u1/clk_50M_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    u1/count_20hz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    u1/count_20hz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    u1/count_20hz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    u1/count_20hz_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    u1/count_20hz_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    u1/count_20hz_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    u1/clk_20hz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    u1/count_20hz_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    u1/count_20hz_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    u1/count_20hz_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    u1/count_20hz_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    u1/count_20hz_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    u1/count_20hz_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    u1/count_20hz_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    u1/count_20hz_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    u1/count_20hz_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    u1/clk_20hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    u1/clk_20hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   u1/clk_50M_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    u1/count_20hz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    u1/count_20hz_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    u1/count_20hz_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    u1/count_20hz_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    u1/count_20hz_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    u1/count_20hz_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    u1/count_20hz_reg[12]/C



