Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Tue Jun 23 00:28:52 2015
| Host         : Dan-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
| Design       : System_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   230 |
| Minimum Number of register sites lost to control set restrictions |   655 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             608 |          213 |
| No           | No                    | Yes                    |              33 |           16 |
| No           | Yes                   | No                     |             389 |          156 |
| Yes          | No                    | No                     |            4997 |         1125 |
| Yes          | No                    | Yes                    |              66 |           19 |
| Yes          | Yes                   | No                     |            1876 |          583 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                                                   Enable Signal                                                                                                                                  |                                                                                                                                  Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_0_in                                                                                                                                                                              |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_0_in                                                                                                                                                                              |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                         | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                         | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                   | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                      | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                      | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                             |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                          |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                 |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                     |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                     |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                            |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                          |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                    |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                             |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/n_0_FSM_onehot_state[4]_i_1                                                                                                                            | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                   |                2 |              3 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/n_0_FSM_onehot_state[4]_i_1__1                                                                                                                     | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                               |                2 |              3 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/n_0_FSM_onehot_state[4]_i_1__0                                                                                                                     | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                               |                2 |              3 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/O6[0]                                                                                                                          | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_0_pushed_commands[3]_i_1                                                                                                                                   |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/n_0_mm2s_error_i_1                                                                                                                                                                                       |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                     | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_sig_coelsc_reg_full_i_1                                                                                                                                                              |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/O16[0]                                                                                                      | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/O1[0] |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                                                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1                                                                                                                                           |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                        | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/n_0_pushed_commands[3]_i_1__0                                                                                                                                          |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                                                                                                         | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3                                                                                                                                           |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/n_0_sig_token_cntr[3]_i_1                                                                                                                                                  | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O7                                                                                                                                                                                                                  |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/O6                                                                                                                                                                                                                  |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_0_gen_arbiter.last_rr_hot[1]_i_1                                                                                                                                                                    | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                  |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                               | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                |                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                   | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                         |                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                                 | System_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                            |                2 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                  |                2 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                     |                3 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                  | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/n_0_sig_rd_sts_interr_reg_i_1                                                                                                                                                         |                2 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                             | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                4 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                         |                4 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |                5 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                             |                2 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_10                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                                    | System_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/n_0_lut_rom.q2_read[5]_i_1                                                                                                  |                2 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                              |                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                               | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                             |                2 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | System_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                   |                1 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/SineWave_Rom_0/U0/p_0_in                                                                                                                                                                                                                                                 |                1 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                                    | System_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/n_0_lut_rom.q2_read[15]_i_1                                                                                                 |                3 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_MM2S_DMA_MNGR/mm2s_all_idle                                                                                                                                                                                                                              | System_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1                                                                                                                                                                                 |                2 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]              | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/O8[0]                                                                                                                                       | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |                2 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/O7[0]                                                                                                                                       | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |                2 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_S2MM_DMA_MNGR/s2mm_all_idle                                                                                                                                                                                                                              | System_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1__0                                                                                                                                                                              |                1 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                           | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |                3 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/O15[0]                                                                                                      | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/O8[0] |                3 |              7 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_7                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                4 |              7 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                                 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                        |                3 |              7 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                         | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out0                                                                                            |                3 |              7 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                             |                4 |              7 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                    | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              7 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O14                                                                                                                          | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                             |                3 |              7 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_20_in                                                                                                                         | System_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                            |                2 |              7 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                    | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |                3 |              7 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O15[0]                                                                                                                       | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O12                                                                                                                           |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I31[0]                                                                                                                       | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                             |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I30[0]                                                                                                                       | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O12                                                                                                                           |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                              | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                           |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I25[0]                                                                                                                       | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                             |                5 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I28[0]                                                                                                                       | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                             |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I22[0]                                                                                                                       | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                             |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/O6                                                                                                                           | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1                                                                                                                                                  |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/n_0_GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1                                                                                                                                                                   |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                                                        |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                      |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I16[0]                                                                                                                       | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                             |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/n_0_sig_dbeat_cntr[7]_i_1__0                                                                                                                                                            | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                         | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O12                                                                                                                           |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                               | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O16[0]                                                                                                                       | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O12                                                                                                                           |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O18[0]                                                                                                                       | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O12                                                                                                                           |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I19[0]                                                                                                                       | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                             |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O28[0]                                                                                                                       | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O12                                                                                                                           |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O29[0]                                                                                                                       | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O12                                                                                                                           |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O30[0]                                                                                                                       | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O12                                                                                                                           |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O6[0]                                                                                                                        | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                             |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O8[0]                                                                                                                        | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                             |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/n_0_gen_axi.read_cnt[7]_i_1                                                                                                                                                        | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                  |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                     |                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/O12[0]            | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              9 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]              | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              9 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_262_in                                                                                                                     | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                             |                3 |              9 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                      |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                |                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_4                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                      | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |                3 |              9 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                                    | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                  |                2 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                         | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                |                4 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/O1[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                3 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                              | System_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/SR[0]                                                                                                                                                                                                                          |                4 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                6 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                |                4 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                            |                2 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                               | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                             |                2 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                    |                2 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                        | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                     |                2 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                     | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                 |                3 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                5 |             11 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                2 |             11 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                5 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/cnt_ce_2                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/cnt_ce_1                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/cnt_ce_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/cnt_ce                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/SineWave_Rom_0/U0/n_0_addr[0]_i_2                                                                                                                                                                                                                                       | System_i/SineWave_Rom_0/U0/n_0_addr[0]_i_1                                                                                                                                                                                                                                        |                3 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                                 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_sig_next_cmd_cmplt_reg_i_1                                                                                                                                                           |                5 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/cnt_ce_5                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/cnt_ce_6                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/cnt_ce_8                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/cnt_ce_9                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/load_cnt_ce                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                5 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/cnt_ce_3                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/O8[1]                                                                                                                                                                                                   | System_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O6[0]                                                                                                                                                                                                               |                6 |             13 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             13 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/O8[0]                                                                                                                                                                                                   | System_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O6[0]                                                                                                                                                                                                               |                7 |             13 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                    | System_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O6[0]                                                                                                                                                                                                               |                3 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/E[0] | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                3 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                         | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                                                     |                6 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_4_out                                                                                                                                                                                 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                4 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_btt_cntr_im0[13]_i_1                                                                                                                                                                | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                |                5 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/n_0_sig_btt_cntr[13]_i_1                                                                                                                                         | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                     |                7 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_S2MM_DMA_MNGR/E[0]                                                                                                                                                                                                                                       | System_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O6[0]                                                                                                                                                                                                               |                3 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                4 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                            |                7 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]              |                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                           | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                |                6 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                            | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                |                4 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/n_0_sig_child_addr_cntr_lsh[0]_i_1                                                                                                                               | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                     |                4 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/n_0_sig_child_addr_cntr_msh[0]_i_1                                                                                                                               | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                     |                4 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                         | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                              |                4 |             17 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                              |                                                                                                                                                                                                                                                                                   |                3 |             17 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/O3                                                                            |                                                                                                                                                                                                                                                                                   |                3 |             17 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                         | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                |                4 |             17 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                       | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                5 |             19 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1                                                                                                                                                            |                5 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                4 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                           | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1                                                                                                                                    |                5 |             21 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                4 |             21 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/DI[0]                       | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                5 |             21 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O6[0]                                                                                                                                                                                                               |                7 |             22 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               11 |             23 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                     |                9 |             23 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                         | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                |                5 |             24 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/SR[0]                                                                                                                                                                                                                          |                8 |             25 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                8 |             28 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                  |                                                                                                                                                                                                                                                                                   |                7 |             28 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/sel                                                                                                                            |                                                                                                                                                                                                                                                                                   |                8 |             28 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                8 |             28 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                    | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                                             |                8 |             29 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                       | System_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                            |                9 |             29 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                         |                                                                                                                                                                                                                                                                                   |               13 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1                                                                                                                                                               |               10 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                7 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                7 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                             |                                                                                                                                                                                                                                                                                   |               10 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                    | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                |                9 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               12 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                4 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                7 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               14 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/O3[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                7 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/O9[0]                                                                                                                                                                                                   | System_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O6[0]                                                                                                                                                                                                               |               10 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/O13[0]                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O6[0]                                                                                                                                                                                                               |                9 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/O6[0]                                                                                                                          | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |                8 |             33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                        | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |                9 |             33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                5 |             33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                5 |             33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                     |                                                                                                                                                                                                                                                                                   |               10 |             34 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                         | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                         |               11 |             34 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                             | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                |               12 |             35 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                        | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                 |               16 |             37 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                  | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               10 |             37 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_push_addr_reg1_out                                                                                                                                                     | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1                                                                                                                                                               |               12 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1                                                                                                                         |                                                                                                                                                                                                                                                                                   |               10 |             40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                          | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out0                                                                                                             |               17 |             41 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                              | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               17 |             41 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                  | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                               |               11 |             41 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                  |               10 |             42 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                  |               16 |             42 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                         |                                                                                                                                                                                                                                                                                   |               12 |             44 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_addr_reg1_out                                                                                                                                           | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1__0                                                                                                                                                            |                9 |             44 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                  |               14 |             46 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               12 |             47 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |               13 |             47 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/n_0_GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_2                                                                                                                                          | System_i/axi_dma_0/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_0_in                                                                                                                                                                              |               10 |             47 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/n_0_GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_2                                                                                                                                          | System_i/axi_dma_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_0_in                                                                                                                                                                              |               14 |             47 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                               | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               13 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                               | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               13 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               29 |             62 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_11_in                                                                                                                         | System_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                            |               18 |             66 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               15 |             67 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/O2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               14 |             67 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/O1                                                                                                               |                                                                                                                                                                                                                                                                                   |               20 |             67 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                   |               16 |             67 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                 |               24 |             73 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/O1                                                                                                                                                          | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |               33 |             88 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/O4                                                                                                                                                                    | System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                   |               26 |             92 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |              222 |            641 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |              952 |           4747 |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


