synthesis:  version Diamond (64-bit) 3.4.1.213

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Sun Jan 10 00:19:06 2016


Command Line:  synthesis -f Uniboard_verilog_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2A

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = UniboardTop.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog (searchpath added)
-p /usr/local/diamond/3.4_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/impl1 (searchpath added)
-p /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog (searchpath added)
Verilog design file = /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v
Verilog design file = /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/clk.v
Verilog design file = /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v
Verilog design file = /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v
NGD file = Uniboard_verilog_impl1.ngd
-sdc option: SDC file input is /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/constraints.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Recompile design.
Technology check ok...

INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(24): replacing existing cell pmi_distributed_dpram. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(48): replacing existing cell pmi_distributed_rom. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(67): replacing existing cell pmi_distributed_spram. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(88): replacing existing cell pmi_distributed_shift_reg. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(111): replacing existing cell pmi_constant_mult. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(128): replacing existing cell pmi_mult. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(145): replacing existing cell pmi_mac. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(163): replacing existing cell pmi_multaddsub. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(183): replacing existing cell pmi_multaddsubsum. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(208): replacing existing cell pmi_complex_mult. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(229): replacing existing cell pmi_add. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(246): replacing existing cell pmi_sub. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(263): replacing existing cell pmi_counter. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(278): replacing existing cell pmi_addsub. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(295): replacing existing cell pmi_ram_dp. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(324): replacing existing cell pmi_ram_dp_be. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(355): replacing existing cell pmi_ram_dp_true. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(391): replacing existing cell pmi_ram_dp_true_be. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(430): replacing existing cell pmi_ram_dq. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(454): replacing existing cell pmi_ram_dq_be. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(480): replacing existing cell pmi_rom. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(501): replacing existing cell pmi_fifo_dc. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(532): replacing existing cell pmi_fifo. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(557): replacing existing cell pmi_dsp_mac. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(634): replacing existing cell pmi_dsp_mult. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(691): replacing existing cell pmi_dsp_multaddsub. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(774): replacing existing cell pmi_dsp_casmultaddsub. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(857): replacing existing cell pmi_dsp_multaddsubsum. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(973): replacing existing cell pmi_dsp_preadd_slice. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(1077): replacing existing cell pmi_pll. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(1101): replacing existing cell pmi_pll_fp. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(1125): replacing existing cell jtaghub16. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(1162): replacing existing cell jtagconn16. VERI-1108
Analyzing Verilog file /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(25): replacing existing cell AGEB2. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(34): replacing existing cell ALEB2. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(43): replacing existing cell AND2. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(49): replacing existing cell AND3. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(56): replacing existing cell AND4. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(64): replacing existing cell AND5. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(73): replacing existing cell ANEB2. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(82): replacing existing cell BB. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(89): replacing existing cell BBPD. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(96): replacing existing cell BBPU. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(103): replacing existing cell BBW. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(110): replacing existing cell CB2. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(120): replacing existing cell CD2. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(129): replacing existing cell CU2. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(138): replacing existing cell FADD2B. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(144): replacing existing cell FADSU2. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(156): replacing existing cell FD1P3AX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(166): replacing existing cell FD1P3AY. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(176): replacing existing cell FD1P3BX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187): replacing existing cell FD1P3DX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(198): replacing existing cell FD1P3IX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(209): replacing existing cell FD1P3JX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(220): replacing existing cell FD1S1A. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(229): replacing existing cell FD1S1AY. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(238): replacing existing cell FD1S1B. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(248): replacing existing cell FD1S1D. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(258): replacing existing cell FD1S1I. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(268): replacing existing cell FD1S1J. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(278): replacing existing cell FD1S3AX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(287): replacing existing cell FD1S3AY. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(296): replacing existing cell FD1S3BX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306): replacing existing cell FD1S3DX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(316): replacing existing cell FD1S3IX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(326): replacing existing cell FD1S3JX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(336): replacing existing cell FL1P3AY. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(348): replacing existing cell FL1P3AZ. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(360): replacing existing cell FL1P3BX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(373): replacing existing cell FL1P3DX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(386): replacing existing cell FL1P3IY. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(399): replacing existing cell FL1P3JY. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(412): replacing existing cell FL1S1A. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(421): replacing existing cell FL1S1AY. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(430): replacing existing cell FL1S1B. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(440): replacing existing cell FL1S1D. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(450): replacing existing cell FL1S1I. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(460): replacing existing cell FL1S1J. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(470): replacing existing cell FL1S3AX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(479): replacing existing cell FL1S3AY. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(488): replacing existing cell FSUB2B. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(494): replacing existing cell GSR. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498): replacing existing cell IB. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(503): replacing existing cell IBPD. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(508): replacing existing cell IBPU. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(513): replacing existing cell IFS1P3BX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(524): replacing existing cell IFS1P3DX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(535): replacing existing cell IFS1P3IX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(546): replacing existing cell IFS1P3JX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(557): replacing existing cell ILVDS. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(563): replacing existing cell INV. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(568): replacing existing cell L6MUX21. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(576): replacing existing cell LB2P3AX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(582): replacing existing cell LB2P3AY. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(588): replacing existing cell LB2P3BX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(594): replacing existing cell LB2P3DX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(600): replacing existing cell LB2P3IX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(606): replacing existing cell LB2P3JX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(612): replacing existing cell LD2P3AX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(618): replacing existing cell LD2P3AY. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(624): replacing existing cell LD2P3BX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(630): replacing existing cell LD2P3DX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(636): replacing existing cell LD2P3IX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(642): replacing existing cell LD2P3JX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(648): replacing existing cell LU2P3AX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(654): replacing existing cell LU2P3AY. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(660): replacing existing cell LU2P3BX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(666): replacing existing cell LU2P3DX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(672): replacing existing cell LU2P3IX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(678): replacing existing cell LU2P3JX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(684): replacing existing cell MULT2. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(699): replacing existing cell MUX161. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(723): replacing existing cell MUX21. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(731): replacing existing cell MUX321. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(772): replacing existing cell MUX41. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(782): replacing existing cell MUX81. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(797): replacing existing cell ND2. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(803): replacing existing cell ND3. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(810): replacing existing cell ND4. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(818): replacing existing cell ND5. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(827): replacing existing cell NR2. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(833): replacing existing cell NR3. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(840): replacing existing cell NR4. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(848): replacing existing cell NR5. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(857): replacing existing cell OB. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(862): replacing existing cell OBCO. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(868): replacing existing cell OBZ. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(874): replacing existing cell OBZPU. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(880): replacing existing cell OFS1P3BX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(891): replacing existing cell OFS1P3DX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(902): replacing existing cell OFS1P3IX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(913): replacing existing cell OFS1P3JX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(924): replacing existing cell OLVDS. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(930): replacing existing cell OR2. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(936): replacing existing cell OR3. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(943): replacing existing cell OR4. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(951): replacing existing cell OR5. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(960): replacing existing cell LUT4. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(971): replacing existing cell LUT5. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(983): replacing existing cell LUT6. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(996): replacing existing cell LUT7. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1010): replacing existing cell LUT8. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1025): replacing existing cell PFUMX. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1032): replacing existing cell PUR. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1037): replacing existing cell ROM128X1A. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1051): replacing existing cell ROM16X1A. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1062): replacing existing cell ROM256X1A. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1077): replacing existing cell ROM32X1A. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1089): replacing existing cell ROM64X1A. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1102): replacing existing cell CCU2D. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1120): replacing existing cell VHI. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1124): replacing existing cell VLO. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1128): replacing existing cell XNOR2. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1134): replacing existing cell XNOR3. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1141): replacing existing cell XNOR4. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1149): replacing existing cell XNOR5. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1158): replacing existing cell XOR11. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1173): replacing existing cell XOR2. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1179): replacing existing cell XOR21. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1204): replacing existing cell XOR3. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1211): replacing existing cell XOR4. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1219): replacing existing cell XOR5. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1228): replacing existing cell IFS1S1B. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1238): replacing existing cell IFS1S1D. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1248): replacing existing cell IFS1S1I. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1258): replacing existing cell IFS1S1J. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1268): replacing existing cell DPR16X4C. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1278): replacing existing cell SPR16X4C. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1287): replacing existing cell SGSR. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1291): replacing existing cell DP8KC. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1360): replacing existing cell PDPW8KC. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1426): replacing existing cell SP8KC. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482): replacing existing cell FIFO8KB. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1512): replacing existing cell CLKDIVC. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1520): replacing existing cell DCMA. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1525): replacing existing cell ECLKSYNCA. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1530): replacing existing cell ECLKBRIDGECS. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1535): replacing existing cell DCCA. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1540): replacing existing cell JTAGF. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1549): replacing existing cell START. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1553): replacing existing cell SEDFA. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1562): replacing existing cell SEDFB. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1566): replacing existing cell IDDRXE. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1573): replacing existing cell IDDRX2E. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580): replacing existing cell IDDRX4B. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1587): replacing existing cell IDDRDQSX1A. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1594): replacing existing cell IDDRX71A. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1601): replacing existing cell ODDRXE. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1608): replacing existing cell ODDRX2E. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1615): replacing existing cell ODDRX4B. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1622): replacing existing cell ODDRDQSX1A. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1629): replacing existing cell ODDRX71A. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1636): replacing existing cell TDDRA. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1644): replacing existing cell DQSBUFH. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1656): replacing existing cell DQSDLLC. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668): replacing existing cell DELAYE. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1676): replacing existing cell DELAYD. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1681): replacing existing cell DLLDELC. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1689): replacing existing cell CLKFBBUFA. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1694): replacing existing cell PCNTR. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1705): replacing existing cell BCINRD. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1711): replacing existing cell BCLVDSO. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1715): replacing existing cell INRDB. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1720): replacing existing cell LVDSOB. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1725): replacing existing cell PG. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1730): replacing existing cell EHXPLLJ. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1788): replacing existing cell PLLREFCS. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1793): replacing existing cell OSCH. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1800): replacing existing cell EFB. VERI-1108
INFO - synthesis: /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1874): replacing existing cell TSALL. VERI-1108
Compile Design Begin
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(469): identifier reset is used before its declaration. VERI-1875
Top module name (Verilog): UniboardTop
INFO - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(363): compiling module UniboardTop. VERI-1018
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(450): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(493): expression size 17 truncated to fit in target size 16. VERI-1209
INFO - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(27): compiling module ProtocolInterface(baud_div=12). VERI-1018
INFO - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(8): compiling module UARTReceiver(baud_div=12). VERI-1018
INFO - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/clk.v(7): compiling module ClockDividerP(factor=12). VERI-1018
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(54): expression size 7 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(60): expression size 7 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(66): expression size 7 truncated to fit in target size 6. VERI-1209
INFO - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(89): compiling module UARTTransmitter(baud_div=12). VERI-1018
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(124): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(129): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(134): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(139): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(144): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(149): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(154): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(159): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(164): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(169): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(174): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v(180): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(177): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(271): expression size 6 truncated to fit in target size 5. VERI-1209
INFO - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(351): compiling module DummyPeripheral. VERI-1018
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(358): expression size 32 truncated to fit in target size 3. VERI-1209
INFO - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/clk.v(38): compiling module ClockDivider. VERI-1018
INFO - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(42): compiling module PWMPeripheral. VERI-1018
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(61): expression size 32 truncated to fit in target size 3. VERI-1209
INFO - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(8): compiling module PWMGenerator. VERI-1018
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(36): expression size 14 truncated to fit in target size 13. VERI-1209
INFO - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(186): compiling module RCPeripheral. VERI-1018
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(209): expression size 32 truncated to fit in target size 3. VERI-1209
INFO - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(120): compiling module PWMReceiver. VERI-1018
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(164): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(179): expression size 17 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(203): net register[0][5] does not have a driver. VDB-1002
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = UniboardTop.
WARNING - synthesis: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uniboard.v(494): Register reset_39 is stuck at Zero. VDB-5013
######## Converting I/O port expansion4 to output.
######## Converting I/O port expansion5 to output.
######## Converting I/O port debug[8] to output.
######## Converting I/O port debug[7] to output.
######## Converting I/O port debug[6] to output.
######## Converting I/O port debug[5] to output.
######## Converting I/O port debug[4] to output.
######## Converting I/O port debug[3] to output.
######## Converting I/O port debug[2] to output.
######## Converting I/O port debug[1] to output.
######## Converting I/O port debug[0] to output.
WARNING - synthesis: Stepper_X_Step is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: Stepper_X_Dir is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: Stepper_X_M0 is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: Stepper_X_M1 is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: Stepper_X_M2 is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: Stepper_X_En is not assigned a value (floating) -- simulation mismatch possible.
######## Missing driver on net \rc_receiver/register[0][5]. Patching with GND.
######## Missing driver on net \rc_receiver/register[0][4]. Patching with GND.
######## Missing driver on net n845. Patching with GND.
######## Missing driver on net n844. Patching with GND.
######## Missing driver on net n843. Patching with GND.
######## Missing driver on net n842. Patching with GND.
######## Missing driver on net n841. Patching with GND.
######## Missing driver on net n840. Patching with GND.
WARNING - synthesis: Bit 0 of Register \rc_receiver/read_size is stuck at Zero

Extracted state machine for register: \protocol_interface/state

State machine has 32 states with original encoding

original encoding -> new encoding (OneHot Encoding)

 00000 -> 00000000000000000000000000000001

 00001 -> 00000000000000000000000000000010

 00010 -> 00000000000000000000000000000100

 00011 -> 00000000000000000000000000001000

 00100 -> 00000000000000000000000000010000

 00101 -> 00000000000000000000000000100000

 00110 -> 00000000000000000000000001000000

 00111 -> 00000000000000000000000010000000

 01000 -> 00000000000000000000000100000000

 01001 -> 00000000000000000000001000000000

 01010 -> 00000000000000000000010000000000

 01011 -> 00000000000000000000100000000000

 01100 -> 00000000000000000001000000000000

 01101 -> 00000000000000000010000000000000

 01110 -> 00000000000000000100000000000000

 01111 -> 00000000000000001000000000000000

 10000 -> 00000000000000010000000000000000

 10001 -> 00000000000000100000000000000000

 10010 -> 00000000000001000000000000000000

 10011 -> 00000000000010000000000000000000

 10100 -> 00000000000100000000000000000000

 10101 -> 00000000001000000000000000000000

 10110 -> 00000000010000000000000000000000

 10111 -> 00000000100000000000000000000000

 11000 -> 00000001000000000000000000000000

 11001 -> 00000010000000000000000000000000

 11010 -> 00000100000000000000000000000000

 11011 -> 00001000000000000000000000000000

 11100 -> 00010000000000000000000000000000

 11101 -> 00100000000000000000000000000000

 11110 -> 01000000000000000000000000000000

 11111 -> 10000000000000000000000000000000

 Number of Reachable States for this State Machine are 21 





WARNING - synthesis: Bit 0 of Register \protocol_interface/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \protocol_interface/state_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \protocol_interface/state_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register \protocol_interface/state_FSM is stuck at Zero
WARNING - synthesis: Bit 4 of Register \protocol_interface/state_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register \protocol_interface/state_FSM is stuck at Zero
WARNING - synthesis: Bit 6 of Register \protocol_interface/state_FSM is stuck at Zero
WARNING - synthesis: Bit 7 of Register \protocol_interface/state_FSM is stuck at Zero
WARNING - synthesis: Bit 8 of Register \protocol_interface/state_FSM is stuck at Zero
WARNING - synthesis: Bit 9 of Register \protocol_interface/state_FSM is stuck at Zero
WARNING - synthesis: Bit 10 of Register \protocol_interface/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \motor_pwm/read_size is stuck at Zero
WARNING - synthesis: Bit 1 of Register \motor_pwm/read_size is stuck at Zero
GSR instance connected to net n4411.
GSR will not be inferred because no asynchronous signal was found in the netlist.
INFO - synthesis: Register \rc_receiver/recv_ch2/latched_in_45 of type IFS1P3DX will not be replicated.
INFO - synthesis: Register \rc_receiver/recv_ch3/latched_in_45 of type IFS1P3DX will not be replicated.
INFO - synthesis: Register \rc_receiver/recv_ch4/latched_in_45 of type IFS1P3DX will not be replicated.
INFO - synthesis: Register \rc_receiver/recv_ch7/latched_in_45 of type IFS1P3DX will not be replicated.
INFO - synthesis: Register \rc_receiver/recv_ch8/latched_in_45 of type IFS1P3DX will not be replicated.
INFO - synthesis: Register \rc_receiver/recv_ch1/latched_in_45 of type IFS1P3DX will not be replicated.
Writing LPF file Uniboard_verilog_impl1.lpf.
UniboardTop_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in UniboardTop_drc.log.
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'Stepper_X_nFault' has no load.
WARNING - synthesis: input pad net 'Stepper_X_nFault' has no legal load.
WARNING - synthesis: logical net 'Stepper_Y_nFault' has no load.
WARNING - synthesis: input pad net 'Stepper_Y_nFault' has no legal load.
WARNING - synthesis: logical net 'Stepper_Z_nFault' has no load.
WARNING - synthesis: input pad net 'Stepper_Z_nFault' has no legal load.
WARNING - synthesis: logical net 'Stepper_A_nFault' has no load.
WARNING - synthesis: input pad net 'Stepper_A_nFault' has no legal load.
WARNING - synthesis: logical net 'limit[3]' has no load.
WARNING - synthesis: input pad net 'limit[3]' has no legal load.
WARNING - synthesis: logical net 'limit[2]' has no load.
WARNING - synthesis: input pad net 'limit[2]' has no legal load.
WARNING - synthesis: logical net 'limit[1]' has no load.
WARNING - synthesis: input pad net 'limit[1]' has no legal load.
WARNING - synthesis: logical net 'limit[0]' has no load.
WARNING - synthesis: input pad net 'limit[0]' has no legal load.
WARNING - synthesis: logical net 'encoder_ra' has no load.
WARNING - synthesis: input pad net 'encoder_ra' has no legal load.
WARNING - synthesis: logical net 'encoder_rb' has no load.
WARNING - synthesis: input pad net 'encoder_rb' has no legal load.
WARNING - synthesis: logical net 'encoder_ri' has no load.
WARNING - synthesis: input pad net 'encoder_ri' has no legal load.
WARNING - synthesis: logical net 'encoder_la' has no load.
WARNING - synthesis: input pad net 'encoder_la' has no legal load.
WARNING - synthesis: logical net 'encoder_lb' has no load.
WARNING - synthesis: input pad net 'encoder_lb' has no legal load.
WARNING - synthesis: logical net 'encoder_li' has no load.
WARNING - synthesis: input pad net 'encoder_li' has no legal load.
WARNING - synthesis: logical net 'xbee_pause' has no load.
WARNING - synthesis: input pad net 'xbee_pause' has no legal load.
WARNING - synthesis: DRC complete with 30 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file Uniboard_verilog_impl1.ngd.

################### Begin Area Report (UniboardTop)######################
Number of register bits => 491 of 7209 (6 % )
CCU2D => 176
FD1P3AX => 145
FD1P3IX => 109
FD1P3JX => 49
FD1S3AX => 67
FD1S3IX => 107
FD1S3JX => 6
GSR => 1
IB => 8
IFS1P3DX => 6
L6MUX21 => 8
LUT4 => 770
OB => 39
OBZ => 6
OFS1P3DX => 2
PFUMX => 54
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : debug_c_c, loads : 265
  Net : clk_255kHz, loads : 206
  Net : select[7], loads : 18
  Net : bclk, loads : 14
Clock Enable Nets
Number of Clock Enables: 50
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1091, loads : 50
  Net : register_addr[0], loads : 43
  Net : rw, loads : 40
  Net : n1099, loads : 36
  Net : sendcount[0], loads : 33
  Net : n6901, loads : 32
  Net : n2086, loads : 32
  Net : sendcount[1], loads : 28
  Net : n1100, loads : 27
  Net : bufcount[1], loads : 20
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 83.000000          |             |             |
-waveform { 0.000000 41.500000 } -name  |             |             |
clk_12MHz [ get_ports { clk_12MHz } ]   |   12.048 MHz|  143.678 MHz|    18  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 214.398  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.629  secs
--------------------------------------------------------------
