// Seed: 2651906965
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = (id_2);
endmodule
module module_1 #(
    parameter id_4 = 32'd59,
    parameter id_8 = 32'd36
) (
    output logic   id_0,
    input  supply0 id_1
);
  bit [-1 : 1 'b0] id_3;
  _id_4 :
  assert property (@(negedge -1'h0) (1))
  else;
  parameter id_5 = 1;
  for (id_6 = -1; 1'b0; id_3 = id_3) begin : LABEL_0
    assign id_6 = 1 - 1'd0;
  end
  always id_3 = id_1;
  logic [7:0] id_7;
  always id_0 <= id_3;
  wire [1 : -1] _id_8;
  assign id_0 = id_7[id_8] == -1;
  module_0 modCall_1 (
      id_5,
      id_6
  );
  assign id_4 = $signed(id_4);
  ;
  localparam id_9 = id_5;
  wire [-1  &  1 : id_4] id_10;
endmodule
