--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 117 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.237ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_46 (SLICE_X28Y214.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_46 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.186ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y179.YQ     Tcko                  0.262   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    SLICE_X28Y214.BY     net (fanout=1)        1.645   u1_plasma_top/u2_ddr/u2_ddr/data_write2<30>
    SLICE_X28Y214.CLK    Tdick                 0.279   u1_plasma_top/u2_ddr/u2_ddr/data_write2<47>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_46
    -------------------------------------------------  ---------------------------
    Total                                      2.186ns (0.541ns logic, 1.645ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_40 (SLICE_X24Y206.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_40 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.097ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y181.YQ     Tcko                  0.262   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    SLICE_X24Y206.BY     net (fanout=1)        1.556   u1_plasma_top/u2_ddr/u2_ddr/data_write2<24>
    SLICE_X24Y206.CLK    Tdick                 0.279   u1_plasma_top/u2_ddr/u2_ddr/data_write2<41>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_40
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (0.541ns logic, 1.556ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_39 (SLICE_X26Y206.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_39 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y169.XQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_23
    SLICE_X26Y206.BX     net (fanout=1)        1.555   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
    SLICE_X26Y206.CLK    Tdick                 0.278   u1_plasma_top/u2_ddr/u2_ddr/data_write2<39>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_39
    -------------------------------------------------  ---------------------------
    Total                                      2.077ns (0.522ns logic, 1.555ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (SLICE_X31Y215.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.144ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.902 - 0.910)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y218.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X28Y218.F4     net (fanout=5)        0.307   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X28Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X31Y215.CE     net (fanout=8)        0.383   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X31Y215.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.454ns logic, 0.690ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.196ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.902 - 0.911)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y221.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X28Y218.F3     net (fanout=7)        0.359   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X28Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X31Y215.CE     net (fanout=8)        0.383   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X31Y215.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.454ns logic, 0.742ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.327ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.902 - 0.910)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y219.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X28Y218.F1     net (fanout=6)        0.490   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X28Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X31Y215.CE     net (fanout=8)        0.383   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X31Y215.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (0.454ns logic, 0.873ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_14 (SLICE_X31Y215.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_14 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.144ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.902 - 0.910)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y218.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X28Y218.F4     net (fanout=5)        0.307   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X28Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X31Y215.CE     net (fanout=8)        0.383   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X31Y215.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.454ns logic, 0.690ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_14 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.196ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.902 - 0.911)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y221.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X28Y218.F3     net (fanout=7)        0.359   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X28Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X31Y215.CE     net (fanout=8)        0.383   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X31Y215.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.454ns logic, 0.742ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_14 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.327ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.902 - 0.910)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y219.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X28Y218.F1     net (fanout=6)        0.490   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X28Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X31Y215.CE     net (fanout=8)        0.383   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X31Y215.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (0.454ns logic, 0.873ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_9 (SLICE_X28Y209.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_9 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.256ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.099 - 0.111)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y218.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X28Y218.F4     net (fanout=5)        0.307   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X28Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X28Y209.CE     net (fanout=8)        0.515   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X28Y209.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.434ns logic, 0.822ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_9 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.308ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.099 - 0.112)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y221.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X28Y218.F3     net (fanout=7)        0.359   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X28Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X28Y209.CE     net (fanout=8)        0.515   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X28Y209.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    -------------------------------------------------  ---------------------------
    Total                                      1.308ns (0.434ns logic, 0.874ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_9 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.439ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.099 - 0.111)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y219.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X28Y218.F1     net (fanout=6)        0.490   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X28Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X28Y209.CE     net (fanout=8)        0.515   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X28Y209.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    -------------------------------------------------  ---------------------------
    Total                                      1.439ns (0.434ns logic, 1.005ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_8/SR
  Location pin: SLICE_X45Y175.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_8/SR
  Location pin: SLICE_X45Y175.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<9>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_9/SR
  Location pin: SLICE_X43Y179.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 64188819 paths analyzed, 4916 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.848ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 (SLICE_X44Y179.G1), 1282 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.507ns (Levels of Logic = 7)
  Clock Path Skew:      -4.493ns (0.054 - 4.547)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y175.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X39Y173.G1     net (fanout=1)        1.083   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X39Y173.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X39Y172.G1     net (fanout=15)       0.352   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X39Y172.Y      Tilo                  0.165   N1096
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X41Y177.G2     net (fanout=11)       0.630   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X41Y177.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000114
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X43Y175.G2     net (fanout=69)       1.476   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X43Y175.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0_1
    SLICE_X41Y169.G4     net (fanout=11)       0.688   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0
    SLICE_X41Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<14>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<14>1
    SLICE_X44Y177.G1     net (fanout=4)        0.901   u1_plasma_top/u1_plasma/u1_cpu/reg_target<14>
    SLICE_X44Y177.XMUX   Tif5x                 0.477   u1_plasma_top/data_write<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>_f5
    SLICE_X44Y179.G1     net (fanout=4)        0.562   u1_plasma_top/data_write<30>
    SLICE_X44Y179.CLK    Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    -------------------------------------------------  ---------------------------
    Total                                      7.507ns (1.815ns logic, 5.692ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.089ns (Levels of Logic = 7)
  Clock Path Skew:      -4.493ns (0.054 - 4.547)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y175.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X39Y173.G1     net (fanout=1)        1.083   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X39Y173.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X39Y172.G1     net (fanout=15)       0.352   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X39Y172.Y      Tilo                  0.165   N1096
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X41Y177.G2     net (fanout=11)       0.630   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X41Y177.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000114
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X40Y168.F4     net (fanout=69)       1.132   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X40Y168.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[14].reg_bit2b.SLICEM_F
    SLICE_X41Y169.G2     net (fanout=1)        0.613   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<14>
    SLICE_X41Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<14>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<14>1
    SLICE_X44Y177.G1     net (fanout=4)        0.901   u1_plasma_top/u1_plasma/u1_cpu/reg_target<14>
    SLICE_X44Y177.XMUX   Tif5x                 0.477   u1_plasma_top/data_write<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>_f5
    SLICE_X44Y179.G1     net (fanout=4)        0.562   u1_plasma_top/data_write<30>
    SLICE_X44Y179.CLK    Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    -------------------------------------------------  ---------------------------
    Total                                      7.089ns (1.816ns logic, 5.273ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.074ns (Levels of Logic = 7)
  Clock Path Skew:      -4.501ns (0.054 - 4.555)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y170.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4
    SLICE_X39Y171.G2     net (fanout=15)       0.508   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<4>
    SLICE_X39Y171.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func<0>144
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X39Y172.G3     net (fanout=3)        0.494   N681
    SLICE_X39Y172.Y      Tilo                  0.165   N1096
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X41Y177.G2     net (fanout=11)       0.630   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X41Y177.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000114
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X43Y175.G2     net (fanout=69)       1.476   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X43Y175.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0_1
    SLICE_X41Y169.G4     net (fanout=11)       0.688   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0
    SLICE_X41Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<14>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<14>1
    SLICE_X44Y177.G1     net (fanout=4)        0.901   u1_plasma_top/u1_plasma/u1_cpu/reg_target<14>
    SLICE_X44Y177.XMUX   Tif5x                 0.477   u1_plasma_top/data_write<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>_f5
    SLICE_X44Y179.G1     net (fanout=4)        0.562   u1_plasma_top/data_write<30>
    SLICE_X44Y179.CLK    Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    -------------------------------------------------  ---------------------------
    Total                                      7.074ns (1.815ns logic, 5.259ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_17 (SLICE_X42Y156.F4), 611 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_17 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.445ns (Levels of Logic = 7)
  Clock Path Skew:      -4.486ns (0.061 - 4.547)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y175.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X39Y173.G1     net (fanout=1)        1.083   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X39Y173.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X39Y172.G1     net (fanout=15)       0.352   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X39Y172.Y      Tilo                  0.165   N1096
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X41Y177.G2     net (fanout=11)       0.630   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X41Y177.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000114
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X38Y166.F4     net (fanout=69)       1.572   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X38Y166.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2a.SLICEM_F
    SLICE_X43Y179.G4     net (fanout=1)        0.508   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
    SLICE_X43Y179.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1
    SLICE_X42Y156.G1     net (fanout=8)        1.649   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
    SLICE_X42Y156.Y      Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/data_write2<17>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<17>1
    SLICE_X42Y156.F4     net (fanout=4)        0.144   u1_plasma_top/data_write<17>
    SLICE_X42Y156.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<17>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_17_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_17
    -------------------------------------------------  ---------------------------
    Total                                      7.445ns (1.507ns logic, 5.938ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_17 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.020ns (Levels of Logic = 7)
  Clock Path Skew:      -4.486ns (0.061 - 4.547)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y175.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X39Y173.G1     net (fanout=1)        1.083   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X39Y173.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X39Y172.G1     net (fanout=15)       0.352   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X39Y172.Y      Tilo                  0.165   N1096
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X41Y171.G3     net (fanout=11)       0.383   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X41Y171.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or000052
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
    SLICE_X36Y179.F2     net (fanout=69)       1.307   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X36Y179.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2b.SLICEM_F
    SLICE_X43Y179.G2     net (fanout=1)        0.595   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<1>
    SLICE_X43Y179.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1
    SLICE_X42Y156.G1     net (fanout=8)        1.649   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
    SLICE_X42Y156.Y      Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/data_write2<17>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<17>1
    SLICE_X42Y156.F4     net (fanout=4)        0.144   u1_plasma_top/data_write<17>
    SLICE_X42Y156.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<17>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_17_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_17
    -------------------------------------------------  ---------------------------
    Total                                      7.020ns (1.507ns logic, 5.513ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_17 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.012ns (Levels of Logic = 7)
  Clock Path Skew:      -4.494ns (0.061 - 4.555)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y170.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4
    SLICE_X39Y171.G2     net (fanout=15)       0.508   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<4>
    SLICE_X39Y171.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func<0>144
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X39Y172.G3     net (fanout=3)        0.494   N681
    SLICE_X39Y172.Y      Tilo                  0.165   N1096
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X41Y177.G2     net (fanout=11)       0.630   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X41Y177.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000114
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X38Y166.F4     net (fanout=69)       1.572   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X38Y166.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2a.SLICEM_F
    SLICE_X43Y179.G4     net (fanout=1)        0.508   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
    SLICE_X43Y179.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1
    SLICE_X42Y156.G1     net (fanout=8)        1.649   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
    SLICE_X42Y156.Y      Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/data_write2<17>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<17>1
    SLICE_X42Y156.F4     net (fanout=4)        0.144   u1_plasma_top/data_write<17>
    SLICE_X42Y156.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<17>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_17_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_17
    -------------------------------------------------  ---------------------------
    Total                                      7.012ns (1.507ns logic, 5.505ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_31 (SLICE_X44Y179.F1), 1282 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_31 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.184ns (Levels of Logic = 7)
  Clock Path Skew:      -4.493ns (0.054 - 4.547)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y175.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X39Y173.G1     net (fanout=1)        1.083   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X39Y173.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X39Y172.G1     net (fanout=15)       0.352   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X39Y172.Y      Tilo                  0.165   N1096
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X41Y177.G2     net (fanout=11)       0.630   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X41Y177.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000114
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X43Y175.G2     net (fanout=69)       1.476   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X43Y175.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0_1
    SLICE_X42Y169.G4     net (fanout=11)       0.529   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0
    SLICE_X42Y169.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/reg_target<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<15>1
    SLICE_X45Y173.G3     net (fanout=4)        0.549   u1_plasma_top/u1_plasma/u1_cpu/reg_target<15>
    SLICE_X45Y173.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<31>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>_f5
    SLICE_X44Y179.F1     net (fanout=4)        0.736   u1_plasma_top/data_write<31>
    SLICE_X44Y179.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    -------------------------------------------------  ---------------------------
    Total                                      7.184ns (1.829ns logic, 5.355ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_31 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.751ns (Levels of Logic = 7)
  Clock Path Skew:      -4.501ns (0.054 - 4.555)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y170.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4
    SLICE_X39Y171.G2     net (fanout=15)       0.508   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<4>
    SLICE_X39Y171.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func<0>144
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X39Y172.G3     net (fanout=3)        0.494   N681
    SLICE_X39Y172.Y      Tilo                  0.165   N1096
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X41Y177.G2     net (fanout=11)       0.630   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X41Y177.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000114
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X43Y175.G2     net (fanout=69)       1.476   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X43Y175.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0_1
    SLICE_X42Y169.G4     net (fanout=11)       0.529   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0
    SLICE_X42Y169.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/reg_target<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<15>1
    SLICE_X45Y173.G3     net (fanout=4)        0.549   u1_plasma_top/u1_plasma/u1_cpu/reg_target<15>
    SLICE_X45Y173.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<31>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>_f5
    SLICE_X44Y179.F1     net (fanout=4)        0.736   u1_plasma_top/data_write<31>
    SLICE_X44Y179.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    -------------------------------------------------  ---------------------------
    Total                                      6.751ns (1.829ns logic, 4.922ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_31 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.745ns (Levels of Logic = 6)
  Clock Path Skew:      -4.493ns (0.054 - 4.547)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y175.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X39Y173.G1     net (fanout=1)        1.083   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X39Y173.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X41Y177.G1     net (fanout=15)       0.708   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X41Y177.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000114
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X43Y175.G2     net (fanout=69)       1.476   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X43Y175.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0_1
    SLICE_X42Y169.G4     net (fanout=11)       0.529   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0
    SLICE_X42Y169.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/reg_target<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<15>1
    SLICE_X45Y173.G3     net (fanout=4)        0.549   u1_plasma_top/u1_plasma/u1_cpu/reg_target<15>
    SLICE_X45Y173.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<31>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>_f5
    SLICE_X44Y179.F1     net (fanout=4)        0.736   u1_plasma_top/data_write<31>
    SLICE_X44Y179.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    -------------------------------------------------  ---------------------------
    Total                                      6.745ns (1.664ns logic, 5.081ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_25 (SLICE_X42Y181.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_9 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.105 - 0.102)
  Source Clock:         u1_plasma_top/clk_2x falling at 38.204ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 38.204ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_9 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y179.XQ     Tcko                  0.225   u1_plasma_top/u2_ddr/u2_ddr/data_write2<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_9
    SLICE_X42Y181.F4     net (fanout=1)        0.269   u1_plasma_top/u2_ddr/u2_ddr/data_write2<9>
    SLICE_X42Y181.CLK    Tckf        (-Th)     0.075   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.150ns logic, 0.269ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4 (SLICE_X64Y172.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13 (FF)
  Destination:          u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13 to u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y172.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<13>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13
    SLICE_X64Y172.G4     net (fanout=1)        0.272   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<13>
    SLICE_X64Y172.CLK    Tckg        (-Th)     0.121   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<5>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4_mux00001
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.147ns logic, 0.272ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_write_reg_2 (SLICE_X53Y178.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3 (FF)
  Destination:          u1_plasma_top/u1_plasma/u3_uart/data_write_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3 to u1_plasma_top/u1_plasma/u3_uart/data_write_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y178.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<3>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3
    SLICE_X53Y178.G4     net (fanout=1)        0.262   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<3>
    SLICE_X53Y178.CLK    Tckg        (-Th)     0.106   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<3>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_mux0000<2>1
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.162ns logic, 0.262ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Location pin: RAMB16_X3Y19.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|      9.836ns|            0|            0|            0|     64188936|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|      5.237ns|     12.424ns|            0|            0|          117|     64188819|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     24.848ns|          N/A|            0|            0|     64188819|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.415|         |    5.664|    2.490|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 64188936 paths, 0 nets, and 15436 connections

Design statistics:
   Minimum period:  24.848ns{1}   (Maximum frequency:  40.245MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 31 20:06:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 625 MB



