{
  "module_name": "uvd_7_0_offset.h",
  "hash_id": "f5ae6e84a54aef702c997f32c40ee940d51f0ca3a8964084d55b7ba696d66a7d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_7_0_offset.h",
  "human_readable_source": " \n#ifndef _uvd_7_0_OFFSET_HEADER\n#define _uvd_7_0_OFFSET_HEADER\n\n\n\n\n\n#define mmUVD_POWER_STATUS                                                                             0x00c4\n#define mmUVD_POWER_STATUS_BASE_IDX                                                                    1\n#define mmUVD_DPG_RBC_RB_CNTL                                                                          0x00cb\n#define mmUVD_DPG_RBC_RB_CNTL_BASE_IDX                                                                 1\n#define mmUVD_DPG_RBC_RB_BASE_LOW                                                                      0x00cc\n#define mmUVD_DPG_RBC_RB_BASE_LOW_BASE_IDX                                                             1\n#define mmUVD_DPG_RBC_RB_BASE_HIGH                                                                     0x00cd\n#define mmUVD_DPG_RBC_RB_BASE_HIGH_BASE_IDX                                                            1\n#define mmUVD_DPG_RBC_RB_WPTR_CNTL                                                                     0x00ce\n#define mmUVD_DPG_RBC_RB_WPTR_CNTL_BASE_IDX                                                            1\n#define mmUVD_DPG_RBC_RB_RPTR                                                                          0x00cf\n#define mmUVD_DPG_RBC_RB_RPTR_BASE_IDX                                                                 1\n#define mmUVD_DPG_RBC_RB_WPTR                                                                          0x00d0\n#define mmUVD_DPG_RBC_RB_WPTR_BASE_IDX                                                                 1\n#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW                                                         0x00e5\n#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW_BASE_IDX                                                1\n#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH                                                        0x00e6\n#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH_BASE_IDX                                               1\n#define mmUVD_DPG_VCPU_CACHE_OFFSET0                                                                   0x00e7\n#define mmUVD_DPG_VCPU_CACHE_OFFSET0_BASE_IDX                                                          1\n\n\n\n\n#define mmUVD_JPEG_ADDR_CONFIG                                                                         0x021f\n#define mmUVD_JPEG_ADDR_CONFIG_BASE_IDX                                                                1\n#define mmUVD_GPCOM_VCPU_CMD                                                                           0x03c3\n#define mmUVD_GPCOM_VCPU_CMD_BASE_IDX                                                                  1\n#define mmUVD_GPCOM_VCPU_DATA0                                                                         0x03c4\n#define mmUVD_GPCOM_VCPU_DATA0_BASE_IDX                                                                1\n#define mmUVD_GPCOM_VCPU_DATA1                                                                         0x03c5\n#define mmUVD_GPCOM_VCPU_DATA1_BASE_IDX                                                                1\n#define mmUVD_UDEC_ADDR_CONFIG                                                                         0x03d3\n#define mmUVD_UDEC_ADDR_CONFIG_BASE_IDX                                                                1\n#define mmUVD_UDEC_DB_ADDR_CONFIG                                                                      0x03d4\n#define mmUVD_UDEC_DB_ADDR_CONFIG_BASE_IDX                                                             1\n#define mmUVD_UDEC_DBW_ADDR_CONFIG                                                                     0x03d5\n#define mmUVD_UDEC_DBW_ADDR_CONFIG_BASE_IDX                                                            1\n#define mmUVD_SUVD_CGC_GATE                                                                            0x03e4\n#define mmUVD_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define mmUVD_SUVD_CGC_CTRL                                                                            0x03e6\n#define mmUVD_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW                                                            0x03ec\n#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH                                                           0x03ed\n#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW                                                            0x03f0\n#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH                                                           0x03f1\n#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define mmUVD_POWER_STATUS_U                                                                           0x03fd\n#define mmUVD_POWER_STATUS_U_BASE_IDX                                                                  1\n#define mmUVD_NO_OP                                                                                    0x03ff\n#define mmUVD_NO_OP_BASE_IDX                                                                           1\n#define mmUVD_GP_SCRATCH8                                                                              0x040a\n#define mmUVD_GP_SCRATCH8_BASE_IDX                                                                     1\n#define mmUVD_RB_BASE_LO2                                                                              0x0421\n#define mmUVD_RB_BASE_LO2_BASE_IDX                                                                     1\n#define mmUVD_RB_BASE_HI2                                                                              0x0422\n#define mmUVD_RB_BASE_HI2_BASE_IDX                                                                     1\n#define mmUVD_RB_SIZE2                                                                                 0x0423\n#define mmUVD_RB_SIZE2_BASE_IDX                                                                        1\n#define mmUVD_RB_RPTR2                                                                                 0x0424\n#define mmUVD_RB_RPTR2_BASE_IDX                                                                        1\n#define mmUVD_RB_WPTR2                                                                                 0x0425\n#define mmUVD_RB_WPTR2_BASE_IDX                                                                        1\n#define mmUVD_RB_BASE_LO                                                                               0x0426\n#define mmUVD_RB_BASE_LO_BASE_IDX                                                                      1\n#define mmUVD_RB_BASE_HI                                                                               0x0427\n#define mmUVD_RB_BASE_HI_BASE_IDX                                                                      1\n#define mmUVD_RB_SIZE                                                                                  0x0428\n#define mmUVD_RB_SIZE_BASE_IDX                                                                         1\n#define mmUVD_RB_RPTR                                                                                  0x0429\n#define mmUVD_RB_RPTR_BASE_IDX                                                                         1\n#define mmUVD_RB_WPTR                                                                                  0x042a\n#define mmUVD_RB_WPTR_BASE_IDX                                                                         1\n#define mmUVD_JRBC_RB_RPTR                                                                             0x0457\n#define mmUVD_JRBC_RB_RPTR_BASE_IDX                                                                    1\n#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH                                                            0x045e\n#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW                                                             0x045f\n#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW_BASE_IDX                                                    1\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH                                                                0x0466\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH_BASE_IDX                                                       1\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_LOW                                                                 0x0467\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_LOW_BASE_IDX                                                        1\n#define mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH                                                                0x0468\n#define mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH_BASE_IDX                                                       1\n#define mmUVD_LMI_RBC_RB_64BIT_BAR_LOW                                                                 0x0469\n#define mmUVD_LMI_RBC_RB_64BIT_BAR_LOW_BASE_IDX                                                        1\n\n\n\n\n#define mmUVD_SEMA_CNTL                                                                                0x0500\n#define mmUVD_SEMA_CNTL_BASE_IDX                                                                       1\n#define mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW                                                                0x0503\n#define mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW_BASE_IDX                                                       1\n#define mmUVD_JRBC_RB_WPTR                                                                             0x0509\n#define mmUVD_JRBC_RB_WPTR_BASE_IDX                                                                    1\n#define mmUVD_RB_RPTR3                                                                                 0x051b\n#define mmUVD_RB_RPTR3_BASE_IDX                                                                        1\n#define mmUVD_RB_WPTR3                                                                                 0x051c\n#define mmUVD_RB_WPTR3_BASE_IDX                                                                        1\n#define mmUVD_RB_BASE_LO3                                                                              0x051d\n#define mmUVD_RB_BASE_LO3_BASE_IDX                                                                     1\n#define mmUVD_RB_BASE_HI3                                                                              0x051e\n#define mmUVD_RB_BASE_HI3_BASE_IDX                                                                     1\n#define mmUVD_RB_SIZE3                                                                                 0x051f\n#define mmUVD_RB_SIZE3_BASE_IDX                                                                        1\n#define mmJPEG_CGC_GATE                                                                                0x0526\n#define mmJPEG_CGC_GATE_BASE_IDX                                                                       1\n#define mmUVD_CTX_INDEX                                                                                0x0528\n#define mmUVD_CTX_INDEX_BASE_IDX                                                                       1\n#define mmUVD_CTX_DATA                                                                                 0x0529\n#define mmUVD_CTX_DATA_BASE_IDX                                                                        1\n#define mmUVD_CGC_GATE                                                                                 0x052a\n#define mmUVD_CGC_GATE_BASE_IDX                                                                        1\n#define mmUVD_CGC_CTRL                                                                                 0x052c\n#define mmUVD_CGC_CTRL_BASE_IDX                                                                        1\n#define mmUVD_GP_SCRATCH4                                                                              0x0538\n#define mmUVD_GP_SCRATCH4_BASE_IDX                                                                     1\n#define mmUVD_LMI_CTRL2                                                                                0x053d\n#define mmUVD_LMI_CTRL2_BASE_IDX                                                                       1\n#define mmUVD_MASTINT_EN                                                                               0x0540\n#define mmUVD_MASTINT_EN_BASE_IDX                                                                      1\n#define mmUVD_FW_STATUS                                                                                0x0557\n#define mmUVD_FW_STATUS_BASE_IDX                                                                       1\n#define mmJPEG_CGC_CTRL                                                                                0x0565\n#define mmJPEG_CGC_CTRL_BASE_IDX                                                                       1\n#define mmUVD_LMI_CTRL                                                                                 0x0566\n#define mmUVD_LMI_CTRL_BASE_IDX                                                                        1\n#define mmUVD_LMI_VM_CTRL                                                                              0x0568\n#define mmUVD_LMI_VM_CTRL_BASE_IDX                                                                     1\n#define mmUVD_LMI_SWAP_CNTL                                                                            0x056d\n#define mmUVD_LMI_SWAP_CNTL_BASE_IDX                                                                   1\n#define mmUVD_MP_SWAP_CNTL                                                                             0x056f\n#define mmUVD_MP_SWAP_CNTL_BASE_IDX                                                                    1\n#define mmUVD_MPC_SET_MUXA0                                                                            0x0579\n#define mmUVD_MPC_SET_MUXA0_BASE_IDX                                                                   1\n#define mmUVD_MPC_SET_MUXA1                                                                            0x057a\n#define mmUVD_MPC_SET_MUXA1_BASE_IDX                                                                   1\n#define mmUVD_MPC_SET_MUXB0                                                                            0x057b\n#define mmUVD_MPC_SET_MUXB0_BASE_IDX                                                                   1\n#define mmUVD_MPC_SET_MUXB1                                                                            0x057c\n#define mmUVD_MPC_SET_MUXB1_BASE_IDX                                                                   1\n#define mmUVD_MPC_SET_MUX                                                                              0x057d\n#define mmUVD_MPC_SET_MUX_BASE_IDX                                                                     1\n#define mmUVD_MPC_SET_ALU                                                                              0x057e\n#define mmUVD_MPC_SET_ALU_BASE_IDX                                                                     1\n#define mmUVD_VCPU_CACHE_OFFSET0                                                                       0x0582\n#define mmUVD_VCPU_CACHE_OFFSET0_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE0                                                                         0x0583\n#define mmUVD_VCPU_CACHE_SIZE0_BASE_IDX                                                                1\n#define mmUVD_VCPU_CACHE_OFFSET1                                                                       0x0584\n#define mmUVD_VCPU_CACHE_OFFSET1_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE1                                                                         0x0585\n#define mmUVD_VCPU_CACHE_SIZE1_BASE_IDX                                                                1\n#define mmUVD_VCPU_CACHE_OFFSET2                                                                       0x0586\n#define mmUVD_VCPU_CACHE_OFFSET2_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE2                                                                         0x0587\n#define mmUVD_VCPU_CACHE_SIZE2_BASE_IDX                                                                1\n#define mmUVD_VCPU_CNTL                                                                                0x0598\n#define mmUVD_VCPU_CNTL_BASE_IDX                                                                       1\n#define mmUVD_SOFT_RESET                                                                               0x05a0\n#define mmUVD_SOFT_RESET_BASE_IDX                                                                      1\n#define mmUVD_LMI_RBC_IB_VMID                                                                          0x05a1\n#define mmUVD_LMI_RBC_IB_VMID_BASE_IDX                                                                 1\n#define mmUVD_RBC_IB_SIZE                                                                              0x05a2\n#define mmUVD_RBC_IB_SIZE_BASE_IDX                                                                     1\n#define mmUVD_RBC_RB_RPTR                                                                              0x05a4\n#define mmUVD_RBC_RB_RPTR_BASE_IDX                                                                     1\n#define mmUVD_RBC_RB_WPTR                                                                              0x05a5\n#define mmUVD_RBC_RB_WPTR_BASE_IDX                                                                     1\n#define mmUVD_RBC_RB_WPTR_CNTL                                                                         0x05a6\n#define mmUVD_RBC_RB_WPTR_CNTL_BASE_IDX                                                                1\n#define mmUVD_RBC_RB_CNTL                                                                              0x05a9\n#define mmUVD_RBC_RB_CNTL_BASE_IDX                                                                     1\n#define mmUVD_RBC_RB_RPTR_ADDR                                                                         0x05aa\n#define mmUVD_RBC_RB_RPTR_ADDR_BASE_IDX                                                                1\n#define mmUVD_STATUS                                                                                   0x05af\n#define mmUVD_STATUS_BASE_IDX                                                                          1\n#define mmUVD_SEMA_TIMEOUT_STATUS                                                                      0x05b0\n#define mmUVD_SEMA_TIMEOUT_STATUS_BASE_IDX                                                             1\n#define mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL                                                        0x05b1\n#define mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL_BASE_IDX                                               1\n#define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL                                                             0x05b2\n#define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL_BASE_IDX                                                    1\n#define mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL                                                      0x05b3\n#define mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL_BASE_IDX                                             1\n#define mmUVD_CONTEXT_ID                                                                               0x05bd\n#define mmUVD_CONTEXT_ID_BASE_IDX                                                                      1\n#define mmUVD_CONTEXT_ID2                                                                              0x05bf\n#define mmUVD_CONTEXT_ID2_BASE_IDX                                                                     1\n\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}