Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Simple syhthesis script to use TSMC/45nm libraries
#
# 
#
file mkdir reports
file mkdir netlist
remove_design -all
1
define_design_lib RAST -path "RAST"
1
#####################
# Config Variables
#####################
# The clock input signal name.
set CLK  "clk"
clk
# The reset input signal name.
set RST  "rst"
rst
set DRIVER_CELL "INVD0BWP"
INVD0BWP
set DR_CELL_OUT "ZN"
ZN
#####################
# Path Variables
#####################
set SYN  /afs/ir/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/
/afs/ir/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/
set TSMC_45 /afs/ir/class/ee271/project/lib/TSMC_45nm/
/afs/ir/class/ee271/project/lib/TSMC_45nm/
#####################
# Set Design Library
#####################
#TSMC 45nm Library
set link_library { * tcbn45gsbwpml.db dw_foundation.sldb}
 * tcbn45gsbwpml.db dw_foundation.sldb
set target_library "tcbn45gsbwpml.db"
tcbn45gsbwpml.db
#set link_library { * tcbn45gsbwphvtml.db dw_foundation.sldb}
#set target_library "tcbn45gsbwphvtml.db"
set synthetic_library [list  dw_foundation.sldb]
dw_foundation.sldb
set dw_lib     $SYN
/afs/ir/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/
set sym_lib    $TSMC_45
/afs/ir/class/ee271/project/lib/TSMC_45nm/
set target_lib $TSMC_45
/afs/ir/class/ee271/project/lib/TSMC_45nm/
#set tech_file 
#set mw_reference_library 
#set mw_lib_name 
#set max_tlu_file
#set min_tlu_file
#set prs_map_file
set search_path [list ./ ../rtl/  $dw_lib $target_lib $sym_lib]
./ ../rtl/ /afs/ir/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/ /afs/ir/class/ee271/project/lib/TSMC_45nm/ /afs/ir/class/ee271/project/lib/TSMC_45nm/
#set mv_power_net VDD
#set mw_ground_net VSS
#set mw_logic1_net VDD
#set mw_logic0_net VSS
#set mw_power_port VDD
#set mw_ground_port VSS
#create_mw_lib -technology $tech_file #              -mw_reference_library $mw_reference_library #                                    $mw_lib_name
#open_mw_lib $mw_lib_name 
#report_mw_lib
#set_check_library_options -logic_vs_physical
#check_library
#set_tlu_plus_files -max_tluplus  $max_tlu_file #                   -min_tluplus  $min_tlu_file #                   -tech2itf_map $prs_map_file
#check_tlu_plus_files
###################
# Read Design
###################
analyze -library RAST -format sverilog [glob ${RUNDIR}/genesis_synth/*.v]
Running PRESTO HDLC
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff2_unq4.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff2_unq6.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff_unq5.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff_unq9.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff_unq8.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff3_unq1.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/hash_jtree_unq1.v
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/hash_jtree_unq1.v:154: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff2_unq2.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff2_unq1.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff_unq1.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/sampletest_unq1.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff2_unq3.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff_unq6.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff3_unq2.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff2_unq5.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff3_unq3.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/test_iterator_unq1.v
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/test_iterator_unq1.v:258: the undeclared symbol 'next_at_end_R14H' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/test_iterator_unq1.v:322: The construct 'property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/test_iterator_unq1.v:327: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/test_iterator_unq1.v:328: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/test_iterator_unq1.v:329: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/test_iterator_unq1.v:330: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:291: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:293: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:295: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:297: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:374: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:405: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:436: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:467: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:579: The construct 'property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:584: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:585: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/rast.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff_unq3.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff_unq4.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/tree_hash_unq1.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff_unq7.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff_unq2.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff3_unq5.v
Compiling source file /home/ketan94/tars/assigns/assignment3/genesis_synth/dff3_unq4.v
Presto compilation completed successfully.
Loading db file '/afs/ir/class/ee271/project/lib/TSMC_45nm/tcbn45gsbwpml.db'
Loading db file '/afs/ir/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/dw_foundation.sldb'
1
elaborate ${DESIGN_TARGET} -architecture verilog -library RAST
Loading db file '/afs/ir.stanford.edu/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/gtech.db'
Loading db file '/afs/ir.stanford.edu/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/standard.sldb'
  Loading link library 'tcbn45gsbwpml'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'rast'.
Information: Building the design 'bbox_unq1'. (HDL-193)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:219: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:220: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:223: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:224: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:367: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:371: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:379: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:382: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:385: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:388: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:398: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:402: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:410: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:413: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:416: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:419: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:429: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:433: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:441: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:444: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:447: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:450: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:460: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:464: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:472: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:475: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:478: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:481: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:376: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:407: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:438: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:469: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:309: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:316: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:323: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:330: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block at line 267 in file
	'/home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           309            |    user/user     |
|           316            |    user/user     |
|           323            |    user/user     |
|           330            |    user/user     |
===============================================
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:376: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block at line 363 in file
	'/home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           376            |    user/user     |
===============================================
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:407: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block at line 394 in file
	'/home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           407            |    user/user     |
===============================================
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:438: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block at line 425 in file
	'/home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           438            |    user/user     |
===============================================
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v:469: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block at line 456 in file
	'/home/ketan94/tars/assigns/assignment3/genesis_synth/bbox_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           469            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'test_iterator_unq1'. (HDL-193)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/test_iterator_unq1.v:264: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/test_iterator_unq1.v:266: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/test_iterator_unq1.v:266: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/test_iterator_unq1.v:271: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/test_iterator_unq1.v:272: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/test_iterator_unq1.v:272: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)

Statistics for case statements in always block at line 285 in file
	'/home/ketan94/tars/assigns/assignment3/genesis_synth/test_iterator_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           286            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'hash_jtree_unq1'. (HDL-193)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/hash_jtree_unq1.v:191: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/hash_jtree_unq1.v:197: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/hash_jtree_unq1.v:204: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/hash_jtree_unq1.v:210: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/ketan94/tars/assigns/assignment3/genesis_synth/hash_jtree_unq1.v:155: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block at line 153 in file
	'/home/ketan94/tars/assigns/assignment3/genesis_synth/hash_jtree_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           155            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'sampletest_unq1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff3_unq1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2_unq1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff3_unq2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff3_unq3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2_unq3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff3_unq4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2_unq4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq5'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq6'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tree_hash_unq1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff3_unq5'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2_unq5'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2_unq6'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq9'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2_unq2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq7'. (HDL-193)
Presto compilation completed successfully.
1
#################################
# Define Design Environment 
#################################
# go here
#################################
# Design Rule Constraints
#################################
# go here
##################################
# Design Optimization Constraints
##################################
# create clock
create_clock $CLK -period $CLK_PERIOD
1
# set output delay and load
set_fanout_load 4 [get_ports "*" -filter {@port_direction == out} ]
1
set_output_delay [ expr $CLK_PERIOD*3/4 ] -clock $CLK  [get_ports "*" -filter {@port_direction == out} ]
1
#set_output_delay [ expr $CLK_PERIOD*1/2 ] -clock $CLK halt_RnnnnL
set_wire_load_selection WireAreaLowkCon
1
set_wire_load_mode top
1
set_max_fanout 4.0 [get_ports "*" -filter {@port_direction != out} ]
1
# set input delay on all input ports except 'clk' and 'rst'
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port $CLK]] [get_port $RST]]
{poly_R10S[2][2][23] poly_R10S[2][2][22] poly_R10S[2][2][21] poly_R10S[2][2][20] poly_R10S[2][2][19] poly_R10S[2][2][18] poly_R10S[2][2][17] poly_R10S[2][2][16] poly_R10S[2][2][15] poly_R10S[2][2][14] poly_R10S[2][2][13] poly_R10S[2][2][12] poly_R10S[2][2][11] poly_R10S[2][2][10] poly_R10S[2][2][9] poly_R10S[2][2][8] poly_R10S[2][2][7] poly_R10S[2][2][6] poly_R10S[2][2][5] poly_R10S[2][2][4] poly_R10S[2][2][3] poly_R10S[2][2][2] poly_R10S[2][2][1] poly_R10S[2][2][0] poly_R10S[2][1][23] poly_R10S[2][1][22] poly_R10S[2][1][21] poly_R10S[2][1][20] poly_R10S[2][1][19] poly_R10S[2][1][18] poly_R10S[2][1][17] poly_R10S[2][1][16] poly_R10S[2][1][15] poly_R10S[2][1][14] poly_R10S[2][1][13] poly_R10S[2][1][12] poly_R10S[2][1][11] poly_R10S[2][1][10] poly_R10S[2][1][9] poly_R10S[2][1][8] poly_R10S[2][1][7] poly_R10S[2][1][6] poly_R10S[2][1][5] poly_R10S[2][1][4] poly_R10S[2][1][3] poly_R10S[2][1][2] poly_R10S[2][1][1] poly_R10S[2][1][0] poly_R10S[2][0][23] poly_R10S[2][0][22] poly_R10S[2][0][21] poly_R10S[2][0][20] poly_R10S[2][0][19] poly_R10S[2][0][18] poly_R10S[2][0][17] poly_R10S[2][0][16] poly_R10S[2][0][15] poly_R10S[2][0][14] poly_R10S[2][0][13] poly_R10S[2][0][12] poly_R10S[2][0][11] poly_R10S[2][0][10] poly_R10S[2][0][9] poly_R10S[2][0][8] poly_R10S[2][0][7] poly_R10S[2][0][6] poly_R10S[2][0][5] poly_R10S[2][0][4] poly_R10S[2][0][3] poly_R10S[2][0][2] poly_R10S[2][0][1] poly_R10S[2][0][0] poly_R10S[1][2][23] poly_R10S[1][2][22] poly_R10S[1][2][21] poly_R10S[1][2][20] poly_R10S[1][2][19] poly_R10S[1][2][18] poly_R10S[1][2][17] poly_R10S[1][2][16] poly_R10S[1][2][15] poly_R10S[1][2][14] poly_R10S[1][2][13] poly_R10S[1][2][12] poly_R10S[1][2][11] poly_R10S[1][2][10] poly_R10S[1][2][9] poly_R10S[1][2][8] poly_R10S[1][2][7] poly_R10S[1][2][6] poly_R10S[1][2][5] poly_R10S[1][2][4] poly_R10S[1][2][3] poly_R10S[1][2][2] poly_R10S[1][2][1] poly_R10S[1][2][0] poly_R10S[1][1][23] poly_R10S[1][1][22] poly_R10S[1][1][21] poly_R10S[1][1][20] ...}
set_input_delay -clock $CLK [ expr $CLK_PERIOD*3/4 ] $all_inputs_wo_rst_clk
1
set_driving_cell -lib_cell $DRIVER_CELL -pin $DR_CELL_OUT [ get_ports "*" -filter {@port_direction == in} ]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
# set no input delay on control ports
set_input_delay -clock $CLK 0 screen_RnnnnS
1
set_input_delay -clock $CLK 0 subSample_RnnnnU
1
# set target die area
set_max_area $TARGET_AREA
1
# set DC don't touch reset network
remove_driving_cell $RST
1
set_drive 0 $RST
1
set_dont_touch_network $RST
1
##########################################
# Synthesize Design (Optimize for Timing)
##########################################
#set power analysis
#set_power_prediction
set_optimize_registers true -design ${DESIGN_TARGET}
1
compile_ultra -retime
Information: Performing power optimization. (PWR-850)
Analyzing: "/afs/ir/class/ee271/project/lib/TSMC_45nm/tcbn45gsbwpml.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 69 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 4 instances of design 'dff2_unq1'. (OPT-1056)
Information: Uniquified 3 instances of design 'dff3_unq3'. (OPT-1056)
Information: Uniquified 14 instances of design 'dff2_unq3'. (OPT-1056)
Information: Uniquified 2 instances of design 'dff3_unq4'. (OPT-1056)
Information: Uniquified 2 instances of design 'dff_unq4'. (OPT-1056)
Information: Uniquified 6 instances of design 'dff2_unq4'. (OPT-1056)
Information: Uniquified 2 instances of design 'dff_unq6'. (OPT-1056)
Information: Uniquified 2 instances of design 'tree_hash_unq1'. (OPT-1056)
Information: Uniquified 6 instances of design 'dff2_unq5'. (OPT-1056)
Information: Uniquified 16 instances of design 'dff_unq1'. (OPT-1056)
Information: Uniquified 2 instances of design 'dff2_unq2'. (OPT-1056)
Information: Uniquified 54 instances of design 'dff_unq3'. (OPT-1056)
Information: Uniquified 20 instances of design 'dff_unq7'. (OPT-1056)
  Simplifying Design 'rast'
Information: Removing unused design 'dff_unq3_3'. (OPT-1055)
Information: Removing unused design 'dff_unq3_0'. (OPT-1055)
Information: Removing unused design 'dff_unq7_3'. (OPT-1055)
Information: Removing unused design 'dff_unq7_0'. (OPT-1055)

Loaded alib file './alib-52/tcbn45gsbwpml.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy test_iterator before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d303 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/xjit_hash before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d302 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d305 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/yjit_hash before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_r2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_r1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r3/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/dff2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/dff2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d305/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d305/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f3/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f3/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/dff2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r3/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping 45 of 142 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rast'
Information: Added key list 'DesignWare' to design 'rast'. (DDB-72)
 Implement Synthetic for 'rast'.
  Processing 'bbox_unq1'
 Implement Synthetic for 'bbox_unq1'.
Information: Added key list 'DesignWare' to design 'bbox_unq1'. (DDB-72)
  Processing 'sampletest_unq1'
 Implement Synthetic for 'sampletest_unq1'.
  Processing 'dff_unq1_0'
 Implement Synthetic for 'dff_unq1_0'.
  Processing 'DW_pl_reg_width24_in_reg0_stages3_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq1_0'. (DDB-72)
  Processing 'dff_unq7_9'
 Implement Synthetic for 'dff_unq7_9'.
  Processing 'DW_pl_reg_width24_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq7_9'. (DDB-72)
  Processing 'dff_unq3_35'
 Implement Synthetic for 'dff_unq3_35'.
  Processing 'DW_pl_reg_width24_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq3_35'. (DDB-72)
  Processing 'dff_unq3_22'
 Implement Synthetic for 'dff_unq3_22'.
  Processing 'DW_pl_reg_width24_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq3_22'. (DDB-72)
  Processing 'dff_unq1_2'
 Implement Synthetic for 'dff_unq1_2'.
  Processing 'DW_pl_reg_width24_in_reg0_stages3_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq1_2'. (DDB-72)
  Processing 'dff_unq5'
 Implement Synthetic for 'dff_unq5'.
  Processing 'DW_pl_reg_width3_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq5'. (DDB-72)
  Processing 'dff_unq2'
 Implement Synthetic for 'dff_unq2'.
  Processing 'DW_pl_reg_width2_in_reg0_stages3_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq2'. (DDB-72)
  Processing 'dff_unq8'
 Implement Synthetic for 'dff_unq8'.
  Processing 'DW_pl_reg_width2_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq8'. (DDB-72)
  Processing 'dff_unq4_0'
 Implement Synthetic for 'dff_unq4_0'.
  Processing 'DW_pl_reg_width2_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq4_0'. (DDB-72)
  Processing 'dff_unq4_1'
 Implement Synthetic for 'dff_unq4_1'.
  Processing 'DW_pl_reg_width2_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq4_1'. (DDB-72)
  Processing 'dff_unq6_0'
 Implement Synthetic for 'dff_unq6_0'.
  Processing 'DW_pl_reg_width1_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq6_0'. (DDB-72)
  Processing 'dff_unq9'
 Implement Synthetic for 'dff_unq9'.
  Processing 'DW_pl_reg_width1_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq9'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELBWP' in the library 'tcbn45gsbwpml' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHBWP' in the library 'tcbn45gsbwpml' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Ungrouping hierarchy test_iterator/d306. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d304. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_f4. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r4. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d303/dff_1. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r2/dff_2. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r4. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f4. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r2/dff_2. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f2/dff_2. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r3/dff2_0/dff_1. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r3. (OPT-772)
Warning: Design 'sampletest_unq1' inherited license information from design 'dff_unq9'. (DDB-74)
Information: Added key list 'DesignWare' to design 'sampletest_unq1'. (DDB-72)
Information: Ungrouping hierarchy bbox/d_bbx_r3/dff2_1/dff_0. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r3/dff2_1/dff_1. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_0/dff_0. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_0/dff_1. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_0/dff_2. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_1/dff_0. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_1/dff_1. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_1/dff_2. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_2/dff_0. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_2/dff_1. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_2/dff_2. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r2/dff_0. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r2/dff_1. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r1/dff_0. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r1/dff_1. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r1/dff_2. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r2/dff_0. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r2/dff_1. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r2/dff_2. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/dff2_0/dff_0. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/dff2_0/dff_1. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/dff2_0/dff_2. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/dff2_1/dff_0. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/dff2_1/dff_1. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/dff2_2/dff_0. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/dff2_2/dff_1. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r3/dff_0. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r3/dff_1. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r2/dff_0. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r2/dff_1. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_f1/dff_0. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_f1/dff_1. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_f1/dff_2. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_f2/dff_0. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_f2/dff_1. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_f2/dff_2. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d305/dff2_0/dff_0. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d305/dff2_0/dff_1. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d305/dff2_1/dff_0. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d305/dff2_1/dff_1. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d301/dff2_0/dff_0. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d301/dff2_0/dff_1. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d301/dff2_0/dff_2. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d301/dff2_1/dff_0. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d301/dff2_1/dff_1. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d301/dff2_1/dff_2. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d301/dff2_2/dff_0. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d301/dff2_2/dff_1. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d301/dff2_2/dff_2. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/dff2_0/dff_0. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/dff2_0/dff_1. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/dff2_0/dff_2. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/dff2_1/dff_0. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/dff2_1/dff_1. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/dff2_2/dff_0. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/dff2_2/dff_1. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_f3/dff_0. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_f3/dff_1. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d302/dff_0. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d302/dff_1. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d302/dff_2. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_f2/dff_0. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_f2/dff_1. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_f2/dff_2. (OPT-772)
Information: Ungrouping hierarchy test_iterator/d303/dff_0. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f3/dff2_0/dff_0. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f3/dff2_0/dff_1. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f3/dff2_1/dff_0. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f3/dff2_1/dff_1. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_0/dff_0. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_0/dff_1. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_0/dff_2. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_1/dff_0. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_1/dff_1. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_1/dff_2. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_2/dff_0. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_2/dff_1. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_2/dff_2. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f2/dff_0. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_f2/dff_1. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r3/dff2_0/dff_0. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_f3. (OPT-772)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][5]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][7]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][8]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][9]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][10]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][11]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][12]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][13]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][14]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][15]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][16]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][17]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][18]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][19]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][20]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][21]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][22]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_2/dff_2/dff/data_pipe_a_reg[1][23]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][5]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][7]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][8]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][9]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][10]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][11]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][12]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][13]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][14]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][15]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][16]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][17]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][18]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][19]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][20]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][21]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][22]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/dff2_1/dff_2/dff/data_pipe_a_reg[1][23]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][5]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][7]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][8]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][9]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][10]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][11]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][12]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][13]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][14]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][15]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][16]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][17]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][18]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][19]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][20]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][21]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][22]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][23]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d304/dff/data_pipe_a_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_f3/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_f1/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_f3/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_f1/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_f3/dff_1/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_1/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_f1/dff_1/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_f3/dff_1/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_1/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_f1/dff_1/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: In design 'rast', the register 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][2]' is removed because it is merged to 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][16]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_f3/dff_1/dff/data_pipe_a_reg[1][2]' is removed because it is merged to 'hash_jtree/d_hash_f3/dff_0/dff/data_pipe_a_reg[1][16]'. (OPT-1215)
Information: In design 'rast', the register 'sampletest/d_samp_r1/dff_1/dff/data_pipe_a_reg[1][2]' is removed because it is merged to 'sampletest/d_samp_r1/dff_0/dff/data_pipe_a_reg[1][16]'. (OPT-1215)
Information: In design 'rast', the register 'sampletest/d_samp_f1/dff_1/dff/data_pipe_a_reg[1][2]' is removed because it is merged to 'sampletest/d_samp_f1/dff_0/dff/data_pipe_a_reg[1][16]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][4]' is removed because it is merged to 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][18]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_f3/dff_1/dff/data_pipe_a_reg[1][4]' is removed because it is merged to 'hash_jtree/d_hash_f3/dff_0/dff/data_pipe_a_reg[1][18]'. (OPT-1215)
Information: In design 'rast', the register 'sampletest/d_samp_r1/dff_1/dff/data_pipe_a_reg[1][4]' is removed because it is merged to 'sampletest/d_samp_r1/dff_0/dff/data_pipe_a_reg[1][18]'. (OPT-1215)
Information: In design 'rast', the register 'sampletest/d_samp_f1/dff_1/dff/data_pipe_a_reg[1][4]' is removed because it is merged to 'sampletest/d_samp_f1/dff_0/dff/data_pipe_a_reg[1][18]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][3]' is removed because it is merged to 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][17]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_f3/dff_1/dff/data_pipe_a_reg[1][3]' is removed because it is merged to 'hash_jtree/d_hash_f3/dff_0/dff/data_pipe_a_reg[1][17]'. (OPT-1215)
Information: In design 'rast', the register 'sampletest/d_samp_r1/dff_1/dff/data_pipe_a_reg[1][3]' is removed because it is merged to 'sampletest/d_samp_r1/dff_0/dff/data_pipe_a_reg[1][17]'. (OPT-1215)
Information: In design 'rast', the register 'sampletest/d_samp_f1/dff_1/dff/data_pipe_a_reg[1][3]' is removed because it is merged to 'sampletest/d_samp_f1/dff_0/dff/data_pipe_a_reg[1][17]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][2]' is removed because it is merged to 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][16]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_f3/dff_0/dff/data_pipe_a_reg[1][2]' is removed because it is merged to 'hash_jtree/d_hash_f3/dff_1/dff/data_pipe_a_reg[1][16]'. (OPT-1215)
Information: In design 'rast', the register 'sampletest/d_samp_r1/dff_0/dff/data_pipe_a_reg[1][2]' is removed because it is merged to 'sampletest/d_samp_r1/dff_1/dff/data_pipe_a_reg[1][16]'. (OPT-1215)
Information: In design 'rast', the register 'sampletest/d_samp_f1/dff_0/dff/data_pipe_a_reg[1][2]' is removed because it is merged to 'sampletest/d_samp_f1/dff_1/dff/data_pipe_a_reg[1][16]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][4]' is removed because it is merged to 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][18]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_f3/dff_0/dff/data_pipe_a_reg[1][4]' is removed because it is merged to 'hash_jtree/d_hash_f3/dff_1/dff/data_pipe_a_reg[1][18]'. (OPT-1215)
Information: In design 'rast', the register 'sampletest/d_samp_r1/dff_0/dff/data_pipe_a_reg[1][4]' is removed because it is merged to 'sampletest/d_samp_r1/dff_1/dff/data_pipe_a_reg[1][18]'. (OPT-1215)
Information: In design 'rast', the register 'sampletest/d_samp_f1/dff_0/dff/data_pipe_a_reg[1][4]' is removed because it is merged to 'sampletest/d_samp_f1/dff_1/dff/data_pipe_a_reg[1][18]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][3]' is removed because it is merged to 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][17]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_f3/dff_0/dff/data_pipe_a_reg[1][3]' is removed because it is merged to 'hash_jtree/d_hash_f3/dff_1/dff/data_pipe_a_reg[1][17]'. (OPT-1215)
Information: In design 'rast', the register 'sampletest/d_samp_r1/dff_0/dff/data_pipe_a_reg[1][3]' is removed because it is merged to 'sampletest/d_samp_r1/dff_1/dff/data_pipe_a_reg[1][17]'. (OPT-1215)
Information: In design 'rast', the register 'sampletest/d_samp_f1/dff_0/dff/data_pipe_a_reg[1][3]' is removed because it is merged to 'sampletest/d_samp_f1/dff_1/dff/data_pipe_a_reg[1][17]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Checking pipeline property of design rast. (RTDC-137)
Information: Pipeline detection aborted. Reason: cell test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][23] is on a feedback loop. (RTDC-138)
Information: Aborted pipeline detection on design rast. (RTDC-140)
Information: Ungrouping hierarchy sampletest 'sampletest_unq1' #insts = 273. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: Checkpoint guidance is generated in the .svf file. (INFO-122)
  Retiming rast (top)
  Preferred flip-flop is DFD2BWP with setup = 0.01


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.62
  Critical path length = 0.62
  Clock correction = 0.05 (clock-to-Q delay = 0.04, setup = 0.01, uncertainty = 0.00)
  Mapping Optimization (Phase 3)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:01   38709.7      0.21       1.1    2232.6                           33617108.0000
    0:03:27   39901.5      0.03       0.2    2232.4                           36016308.0000
    0:03:27   39901.5      0.03       0.2    2232.4                           36016308.0000
    0:03:28   39907.1      0.03       0.2    2233.4                           36024652.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:06:05   39775.0      0.08       0.8    2234.9                           35853932.0000
    0:06:12   39711.3      0.04       0.3    2234.4                           35950128.0000
