<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nvreg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nvreg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* $XConsortium: nvreg.h /main/2 1996/10/28 05:13:41 kaleb $ */</span>
<span class="cm">/*</span>
<span class="cm"> * Copyright 1996-1997  David J. McKay</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * DAVID J. MCKAY BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,</span>
<span class="cm"> * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF</span>
<span class="cm"> * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</span>
<span class="cm"> * SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cm">/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/nv/nvreg.h,v 1.6 2002/01/25 21:56:06 tsi Exp $ */</span>

<span class="cp">#ifndef __NVREG_H_</span>
<span class="cp">#define __NVREG_H_</span>

<span class="cp">#define NV_PMC_OFFSET               0x00000000</span>
<span class="cp">#define NV_PMC_SIZE                 0x00001000</span>

<span class="cp">#define NV_PBUS_OFFSET              0x00001000</span>
<span class="cp">#define NV_PBUS_SIZE                0x00001000</span>

<span class="cp">#define NV_PFIFO_OFFSET             0x00002000</span>
<span class="cp">#define NV_PFIFO_SIZE               0x00002000</span>

<span class="cp">#define NV_HDIAG_OFFSET             0x00005000</span>
<span class="cp">#define NV_HDIAG_SIZE               0x00001000</span>

<span class="cp">#define NV_PRAM_OFFSET              0x00006000</span>
<span class="cp">#define NV_PRAM_SIZE                0x00001000</span>

<span class="cp">#define NV_PVIDEO_OFFSET            0x00008000</span>
<span class="cp">#define NV_PVIDEO_SIZE              0x00001000</span>

<span class="cp">#define NV_PTIMER_OFFSET            0x00009000</span>
<span class="cp">#define NV_PTIMER_SIZE              0x00001000</span>

<span class="cp">#define NV_PPM_OFFSET               0x0000A000</span>
<span class="cp">#define NV_PPM_SIZE                 0x00001000</span>

<span class="cp">#define NV_PTV_OFFSET               0x0000D000</span>
<span class="cp">#define NV_PTV_SIZE                 0x00001000</span>

<span class="cp">#define NV_PRMVGA_OFFSET            0x000A0000</span>
<span class="cp">#define NV_PRMVGA_SIZE              0x00020000</span>

<span class="cp">#define NV_PRMVIO0_OFFSET           0x000C0000</span>
<span class="cp">#define NV_PRMVIO_SIZE              0x00002000</span>
<span class="cp">#define NV_PRMVIO1_OFFSET           0x000C2000</span>

<span class="cp">#define NV_PFB_OFFSET               0x00100000</span>
<span class="cp">#define NV_PFB_SIZE                 0x00001000</span>

<span class="cp">#define NV_PEXTDEV_OFFSET           0x00101000</span>
<span class="cp">#define NV_PEXTDEV_SIZE             0x00001000</span>

<span class="cp">#define NV_PME_OFFSET               0x00200000</span>
<span class="cp">#define NV_PME_SIZE                 0x00001000</span>

<span class="cp">#define NV_PROM_OFFSET              0x00300000</span>
<span class="cp">#define NV_PROM_SIZE                0x00010000</span>

<span class="cp">#define NV_PGRAPH_OFFSET            0x00400000</span>
<span class="cp">#define NV_PGRAPH_SIZE              0x00010000</span>

<span class="cp">#define NV_PCRTC0_OFFSET            0x00600000</span>
<span class="cp">#define NV_PCRTC0_SIZE              0x00002000 </span><span class="cm">/* empirical */</span><span class="cp"></span>

<span class="cp">#define NV_PRMCIO0_OFFSET           0x00601000</span>
<span class="cp">#define NV_PRMCIO_SIZE              0x00002000</span>
<span class="cp">#define NV_PRMCIO1_OFFSET           0x00603000</span>

<span class="cp">#define NV50_DISPLAY_OFFSET           0x00610000</span>
<span class="cp">#define NV50_DISPLAY_SIZE             0x0000FFFF</span>

<span class="cp">#define NV_PRAMDAC0_OFFSET          0x00680000</span>
<span class="cp">#define NV_PRAMDAC0_SIZE            0x00002000</span>

<span class="cp">#define NV_PRMDIO0_OFFSET           0x00681000</span>
<span class="cp">#define NV_PRMDIO_SIZE              0x00002000</span>
<span class="cp">#define NV_PRMDIO1_OFFSET           0x00683000</span>

<span class="cp">#define NV_PRAMIN_OFFSET            0x00700000</span>
<span class="cp">#define NV_PRAMIN_SIZE              0x00100000</span>

<span class="cp">#define NV_FIFO_OFFSET              0x00800000</span>
<span class="cp">#define NV_FIFO_SIZE                0x00800000</span>

<span class="cp">#define NV_PMC_BOOT_0			0x00000000</span>
<span class="cp">#define NV_PMC_ENABLE			0x00000200</span>

<span class="cp">#define NV_VIO_VSE2			0x000003c3</span>
<span class="cp">#define NV_VIO_SRX			0x000003c4</span>

<span class="cp">#define NV_CIO_CRX__COLOR		0x000003d4</span>
<span class="cp">#define NV_CIO_CR__COLOR		0x000003d5</span>

<span class="cp">#define NV_PBUS_DEBUG_1			0x00001084</span>
<span class="cp">#define NV_PBUS_DEBUG_4			0x00001098</span>
<span class="cp">#define NV_PBUS_DEBUG_DUALHEAD_CTL	0x000010f0</span>
<span class="cp">#define NV_PBUS_POWERCTRL_1		0x00001584</span>
<span class="cp">#define NV_PBUS_POWERCTRL_2		0x00001588</span>
<span class="cp">#define NV_PBUS_POWERCTRL_4		0x00001590</span>
<span class="cp">#define NV_PBUS_PCI_NV_19		0x0000184C</span>
<span class="cp">#define NV_PBUS_PCI_NV_20		0x00001850</span>
<span class="cp">#	define NV_PBUS_PCI_NV_20_ROM_SHADOW_DISABLED	(0 &lt;&lt; 0)</span>
<span class="cp">#	define NV_PBUS_PCI_NV_20_ROM_SHADOW_ENABLED	(1 &lt;&lt; 0)</span>

<span class="cp">#define NV_PFIFO_RAMHT			0x00002210</span>

<span class="cp">#define NV_PTV_TV_INDEX			0x0000d220</span>
<span class="cp">#define NV_PTV_TV_DATA			0x0000d224</span>
<span class="cp">#define NV_PTV_HFILTER			0x0000d310</span>
<span class="cp">#define NV_PTV_HFILTER2			0x0000d390</span>
<span class="cp">#define NV_PTV_VFILTER			0x0000d510</span>

<span class="cp">#define NV_PRMVIO_MISC__WRITE		0x000c03c2</span>
<span class="cp">#define NV_PRMVIO_SRX			0x000c03c4</span>
<span class="cp">#define NV_PRMVIO_SR			0x000c03c5</span>
<span class="cp">#	define NV_VIO_SR_RESET_INDEX		0x00</span>
<span class="cp">#	define NV_VIO_SR_CLOCK_INDEX		0x01</span>
<span class="cp">#	define NV_VIO_SR_PLANE_MASK_INDEX	0x02</span>
<span class="cp">#	define NV_VIO_SR_CHAR_MAP_INDEX		0x03</span>
<span class="cp">#	define NV_VIO_SR_MEM_MODE_INDEX		0x04</span>
<span class="cp">#define NV_PRMVIO_MISC__READ		0x000c03cc</span>
<span class="cp">#define NV_PRMVIO_GRX			0x000c03ce</span>
<span class="cp">#define NV_PRMVIO_GX			0x000c03cf</span>
<span class="cp">#	define NV_VIO_GX_SR_INDEX		0x00</span>
<span class="cp">#	define NV_VIO_GX_SREN_INDEX		0x01</span>
<span class="cp">#	define NV_VIO_GX_CCOMP_INDEX		0x02</span>
<span class="cp">#	define NV_VIO_GX_ROP_INDEX		0x03</span>
<span class="cp">#	define NV_VIO_GX_READ_MAP_INDEX		0x04</span>
<span class="cp">#	define NV_VIO_GX_MODE_INDEX		0x05</span>
<span class="cp">#	define NV_VIO_GX_MISC_INDEX		0x06</span>
<span class="cp">#	define NV_VIO_GX_DONT_CARE_INDEX	0x07</span>
<span class="cp">#	define NV_VIO_GX_BIT_MASK_INDEX		0x08</span>

<span class="cp">#define NV_PCRTC_INTR_0					0x00600100</span>
<span class="cp">#	define NV_PCRTC_INTR_0_VBLANK				(1 &lt;&lt; 0)</span>
<span class="cp">#define NV_PCRTC_INTR_EN_0				0x00600140</span>
<span class="cp">#define NV_PCRTC_START					0x00600800</span>
<span class="cp">#define NV_PCRTC_CONFIG					0x00600804</span>
<span class="cp">#	define NV_PCRTC_CONFIG_START_ADDRESS_NON_VGA		(1 &lt;&lt; 0)</span>
<span class="cp">#	define NV04_PCRTC_CONFIG_START_ADDRESS_HSYNC		(4 &lt;&lt; 0)</span>
<span class="cp">#	define NV10_PCRTC_CONFIG_START_ADDRESS_HSYNC		(2 &lt;&lt; 0)</span>
<span class="cp">#define NV_PCRTC_CURSOR_CONFIG				0x00600810</span>
<span class="cp">#	define NV_PCRTC_CURSOR_CONFIG_ENABLE_ENABLE		(1 &lt;&lt; 0)</span>
<span class="cp">#	define NV_PCRTC_CURSOR_CONFIG_DOUBLE_SCAN_ENABLE	(1 &lt;&lt; 4)</span>
<span class="cp">#	define NV_PCRTC_CURSOR_CONFIG_ADDRESS_SPACE_PNVM	(1 &lt;&lt; 8)</span>
<span class="cp">#	define NV_PCRTC_CURSOR_CONFIG_CUR_BPP_32		(1 &lt;&lt; 12)</span>
<span class="cp">#	define NV_PCRTC_CURSOR_CONFIG_CUR_PIXELS_64		(1 &lt;&lt; 16)</span>
<span class="cp">#	define NV_PCRTC_CURSOR_CONFIG_CUR_LINES_32		(2 &lt;&lt; 24)</span>
<span class="cp">#	define NV_PCRTC_CURSOR_CONFIG_CUR_LINES_64		(4 &lt;&lt; 24)</span>
<span class="cp">#	define NV_PCRTC_CURSOR_CONFIG_CUR_BLEND_ALPHA		(1 &lt;&lt; 28)</span>

<span class="cm">/* note: PCRTC_GPIO is not available on nv10, and in fact aliases 0x600810 */</span>
<span class="cp">#define NV_PCRTC_GPIO					0x00600818</span>
<span class="cp">#define NV_PCRTC_GPIO_EXT				0x0060081c</span>
<span class="cp">#define NV_PCRTC_830					0x00600830</span>
<span class="cp">#define NV_PCRTC_834					0x00600834</span>
<span class="cp">#define NV_PCRTC_850					0x00600850</span>
<span class="cp">#define NV_PCRTC_ENGINE_CTRL				0x00600860</span>
<span class="cp">#	define NV_CRTC_FSEL_I2C					(1 &lt;&lt; 4)</span>
<span class="cp">#	define NV_CRTC_FSEL_OVERLAY				(1 &lt;&lt; 12)</span>

<span class="cp">#define NV_PRMCIO_ARX			0x006013c0</span>
<span class="cp">#define NV_PRMCIO_AR__WRITE		0x006013c0</span>
<span class="cp">#define NV_PRMCIO_AR__READ		0x006013c1</span>
<span class="cp">#	define NV_CIO_AR_MODE_INDEX		0x10</span>
<span class="cp">#	define NV_CIO_AR_OSCAN_INDEX		0x11</span>
<span class="cp">#	define NV_CIO_AR_PLANE_INDEX		0x12</span>
<span class="cp">#	define NV_CIO_AR_HPP_INDEX		0x13</span>
<span class="cp">#	define NV_CIO_AR_CSEL_INDEX		0x14</span>
<span class="cp">#define NV_PRMCIO_INP0			0x006013c2</span>
<span class="cp">#define NV_PRMCIO_CRX__COLOR		0x006013d4</span>
<span class="cp">#define NV_PRMCIO_CR__COLOR		0x006013d5</span>
	<span class="cm">/* Standard VGA CRTC registers */</span>
<span class="cp">#	define NV_CIO_CR_HDT_INDEX		0x00	</span><span class="cm">/* horizontal display total */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_HDE_INDEX		0x01	</span><span class="cm">/* horizontal display end */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_HBS_INDEX		0x02	</span><span class="cm">/* horizontal blanking start */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_HBE_INDEX		0x03	</span><span class="cm">/* horizontal blanking end */</span><span class="cp"></span>
<span class="cp">#		define NV_CIO_CR_HBE_4_0		4:0</span>
<span class="cp">#	define NV_CIO_CR_HRS_INDEX		0x04	</span><span class="cm">/* horizontal retrace start */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_HRE_INDEX		0x05	</span><span class="cm">/* horizontal retrace end */</span><span class="cp"></span>
<span class="cp">#		define NV_CIO_CR_HRE_4_0		4:0</span>
<span class="cp">#		define NV_CIO_CR_HRE_HBE_5		7:7</span>
<span class="cp">#	define NV_CIO_CR_VDT_INDEX		0x06	</span><span class="cm">/* vertical display total */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_OVL_INDEX		0x07	</span><span class="cm">/* overflow bits */</span><span class="cp"></span>
<span class="cp">#		define NV_CIO_CR_OVL_VDT_8		0:0</span>
<span class="cp">#		define NV_CIO_CR_OVL_VDE_8		1:1</span>
<span class="cp">#		define NV_CIO_CR_OVL_VRS_8		2:2</span>
<span class="cp">#		define NV_CIO_CR_OVL_VBS_8		3:3</span>
<span class="cp">#		define NV_CIO_CR_OVL_VDT_9		5:5</span>
<span class="cp">#		define NV_CIO_CR_OVL_VDE_9		6:6</span>
<span class="cp">#		define NV_CIO_CR_OVL_VRS_9		7:7</span>
<span class="cp">#	define NV_CIO_CR_RSAL_INDEX		0x08	</span><span class="cm">/* normally &quot;preset row scan&quot; */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_CELL_HT_INDEX		0x09	</span><span class="cm">/* cell height?! normally &quot;max scan line&quot; */</span><span class="cp"></span>
<span class="cp">#		define NV_CIO_CR_CELL_HT_VBS_9		5:5</span>
<span class="cp">#		define NV_CIO_CR_CELL_HT_SCANDBL	7:7</span>
<span class="cp">#	define NV_CIO_CR_CURS_ST_INDEX		0x0a	</span><span class="cm">/* cursor start */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_CURS_END_INDEX		0x0b	</span><span class="cm">/* cursor end */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_SA_HI_INDEX		0x0c	</span><span class="cm">/* screen start address high */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_SA_LO_INDEX		0x0d	</span><span class="cm">/* screen start address low */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_TCOFF_HI_INDEX		0x0e	</span><span class="cm">/* cursor offset high */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_TCOFF_LO_INDEX		0x0f	</span><span class="cm">/* cursor offset low */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_VRS_INDEX		0x10	</span><span class="cm">/* vertical retrace start */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_VRE_INDEX		0x11	</span><span class="cm">/* vertical retrace end */</span><span class="cp"></span>
<span class="cp">#		define NV_CIO_CR_VRE_3_0		3:0</span>
<span class="cp">#	define NV_CIO_CR_VDE_INDEX		0x12	</span><span class="cm">/* vertical display end */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_OFFSET_INDEX		0x13	</span><span class="cm">/* sets screen pitch */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_ULINE_INDEX		0x14	</span><span class="cm">/* underline location */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_VBS_INDEX		0x15	</span><span class="cm">/* vertical blank start */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_VBE_INDEX		0x16	</span><span class="cm">/* vertical blank end */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_MODE_INDEX		0x17	</span><span class="cm">/* crtc mode control */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CR_LCOMP_INDEX		0x18	</span><span class="cm">/* line compare */</span><span class="cp"></span>
	<span class="cm">/* Extended VGA CRTC registers */</span>
<span class="cp">#	define NV_CIO_CRE_RPC0_INDEX		0x19	</span><span class="cm">/* repaint control 0 */</span><span class="cp"></span>
<span class="cp">#		define NV_CIO_CRE_RPC0_OFFSET_10_8	7:5</span>
<span class="cp">#	define NV_CIO_CRE_RPC1_INDEX		0x1a	</span><span class="cm">/* repaint control 1 */</span><span class="cp"></span>
<span class="cp">#		define NV_CIO_CRE_RPC1_LARGE		2:2</span>
<span class="cp">#	define NV_CIO_CRE_FF_INDEX		0x1b	</span><span class="cm">/* fifo control */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_ENH_INDEX		0x1c	</span><span class="cm">/* enhanced? */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_SR_LOCK_INDEX		0x1f	</span><span class="cm">/* crtc lock */</span><span class="cp"></span>
<span class="cp">#		define NV_CIO_SR_UNLOCK_RW_VALUE	0x57</span>
<span class="cp">#		define NV_CIO_SR_LOCK_VALUE		0x99</span>
<span class="cp">#	define NV_CIO_CRE_FFLWM__INDEX		0x20	</span><span class="cm">/* fifo low water mark */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_21			0x21	</span><span class="cm">/* vga shadow crtc lock */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_LSR_INDEX		0x25	</span><span class="cm">/* ? */</span><span class="cp"></span>
<span class="cp">#		define NV_CIO_CRE_LSR_VDT_10		0:0</span>
<span class="cp">#		define NV_CIO_CRE_LSR_VDE_10		1:1</span>
<span class="cp">#		define NV_CIO_CRE_LSR_VRS_10		2:2</span>
<span class="cp">#		define NV_CIO_CRE_LSR_VBS_10		3:3</span>
<span class="cp">#		define NV_CIO_CRE_LSR_HBE_6		4:4</span>
<span class="cp">#	define NV_CIO_CR_ARX_INDEX		0x26	</span><span class="cm">/* attribute index -- ro copy of 0x60.3c0 */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_CHIP_ID_INDEX		0x27	</span><span class="cm">/* chip revision */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_PIXEL_INDEX		0x28</span>
<span class="cp">#		define NV_CIO_CRE_PIXEL_FORMAT		1:0</span>
<span class="cp">#	define NV_CIO_CRE_HEB__INDEX		0x2d	</span><span class="cm">/* horizontal extra bits? */</span><span class="cp"></span>
<span class="cp">#		define NV_CIO_CRE_HEB_HDT_8		0:0</span>
<span class="cp">#		define NV_CIO_CRE_HEB_HDE_8		1:1</span>
<span class="cp">#		define NV_CIO_CRE_HEB_HBS_8		2:2</span>
<span class="cp">#		define NV_CIO_CRE_HEB_HRS_8		3:3</span>
<span class="cp">#		define NV_CIO_CRE_HEB_ILC_8		4:4</span>
<span class="cp">#	define NV_CIO_CRE_2E			0x2e	</span><span class="cm">/* some scratch or dummy reg to force writes to sink in */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_HCUR_ADDR2_INDEX	0x2f	</span><span class="cm">/* cursor */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_HCUR_ADDR0_INDEX	0x30		</span><span class="cm">/* pixmap */</span><span class="cp"></span>
<span class="cp">#		define NV_CIO_CRE_HCUR_ADDR0_ADR	6:0</span>
<span class="cp">#		define NV_CIO_CRE_HCUR_ASI		7:7</span>
<span class="cp">#	define NV_CIO_CRE_HCUR_ADDR1_INDEX	0x31			</span><span class="cm">/* address */</span><span class="cp"></span>
<span class="cp">#		define NV_CIO_CRE_HCUR_ADDR1_ENABLE	0:0</span>
<span class="cp">#		define NV_CIO_CRE_HCUR_ADDR1_CUR_DBL	1:1</span>
<span class="cp">#		define NV_CIO_CRE_HCUR_ADDR1_ADR	7:2</span>
<span class="cp">#	define NV_CIO_CRE_LCD__INDEX		0x33</span>
<span class="cp">#		define NV_CIO_CRE_LCD_LCD_SELECT	0:0</span>
<span class="cp">#		define NV_CIO_CRE_LCD_ROUTE_MASK	0x3b</span>
<span class="cp">#	define NV_CIO_CRE_DDC0_STATUS__INDEX	0x36</span>
<span class="cp">#	define NV_CIO_CRE_DDC0_WR__INDEX	0x37</span>
<span class="cp">#	define NV_CIO_CRE_ILACE__INDEX		0x39	</span><span class="cm">/* interlace */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_SCRATCH3__INDEX	0x3b</span>
<span class="cp">#	define NV_CIO_CRE_SCRATCH4__INDEX	0x3c</span>
<span class="cp">#	define NV_CIO_CRE_DDC_STATUS__INDEX	0x3e</span>
<span class="cp">#	define NV_CIO_CRE_DDC_WR__INDEX		0x3f</span>
<span class="cp">#	define NV_CIO_CRE_EBR_INDEX		0x41	</span><span class="cm">/* extra bits ? (vertical) */</span><span class="cp"></span>
<span class="cp">#		define NV_CIO_CRE_EBR_VDT_11		0:0</span>
<span class="cp">#		define NV_CIO_CRE_EBR_VDE_11		2:2</span>
<span class="cp">#		define NV_CIO_CRE_EBR_VRS_11		4:4</span>
<span class="cp">#		define NV_CIO_CRE_EBR_VBS_11		6:6</span>
<span class="cp">#	define NV_CIO_CRE_42			0x42</span>
<span class="cp">#		define NV_CIO_CRE_42_OFFSET_11		6:6</span>
<span class="cp">#	define NV_CIO_CRE_43			0x43</span>
<span class="cp">#	define NV_CIO_CRE_44			0x44	</span><span class="cm">/* head control */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_CSB			0x45	</span><span class="cm">/* colour saturation boost */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_RCR			0x46</span>
<span class="cp">#		define NV_CIO_CRE_RCR_ENDIAN_BIG	7:7</span>
<span class="cp">#	define NV_CIO_CRE_47			0x47	</span><span class="cm">/* extended fifo lwm, used on nv30+ */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_49			0x49</span>
<span class="cp">#	define NV_CIO_CRE_4B			0x4b	</span><span class="cm">/* given patterns in 0x[2-3][a-c] regs, probably scratch 6 */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_TVOUT_LATENCY		0x52</span>
<span class="cp">#	define NV_CIO_CRE_53			0x53	</span><span class="cm">/* `fp_htiming&#39; according to Haiku */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_54			0x54	</span><span class="cm">/* `fp_vtiming&#39; according to Haiku */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_57			0x57	</span><span class="cm">/* index reg for cr58 */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_58			0x58	</span><span class="cm">/* data reg for cr57 */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_59			0x59	</span><span class="cm">/* related to on/off-chip-ness of digital outputs */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_5B			0x5B	</span><span class="cm">/* newer colour saturation reg */</span><span class="cp"></span>
<span class="cp">#	define NV_CIO_CRE_85			0x85</span>
<span class="cp">#	define NV_CIO_CRE_86			0x86</span>
<span class="cp">#define NV_PRMCIO_INP0__COLOR		0x006013da</span>

<span class="cp">#define NV_PRAMDAC_CU_START_POS				0x00680300</span>
<span class="cp">#	define NV_PRAMDAC_CU_START_POS_X			15:0</span>
<span class="cp">#	define NV_PRAMDAC_CU_START_POS_Y			31:16</span>
<span class="cp">#define NV_RAMDAC_NV10_CURSYNC				0x00680404</span>

<span class="cp">#define NV_PRAMDAC_NVPLL_COEFF				0x00680500</span>
<span class="cp">#define NV_PRAMDAC_MPLL_COEFF				0x00680504</span>
<span class="cp">#define NV_PRAMDAC_VPLL_COEFF				0x00680508</span>
<span class="cp">#	define NV30_RAMDAC_ENABLE_VCO2				(8 &lt;&lt; 4)</span>

<span class="cp">#define NV_PRAMDAC_PLL_COEFF_SELECT			0x0068050c</span>
<span class="cp">#	define NV_PRAMDAC_PLL_COEFF_SELECT_USE_VPLL2_TRUE	(4 &lt;&lt; 0)</span>
<span class="cp">#	define NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_MPLL	(1 &lt;&lt; 8)</span>
<span class="cp">#	define NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_VPLL	(2 &lt;&lt; 8)</span>
<span class="cp">#	define NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_NVPLL	(4 &lt;&lt; 8)</span>
<span class="cp">#	define NV_PRAMDAC_PLL_COEFF_SELECT_PLL_SOURCE_VPLL2	(8 &lt;&lt; 8)</span>
<span class="cp">#	define NV_PRAMDAC_PLL_COEFF_SELECT_TV_VSCLK1		(1 &lt;&lt; 16)</span>
<span class="cp">#	define NV_PRAMDAC_PLL_COEFF_SELECT_TV_PCLK1		(2 &lt;&lt; 16)</span>
<span class="cp">#	define NV_PRAMDAC_PLL_COEFF_SELECT_TV_VSCLK2		(4 &lt;&lt; 16)</span>
<span class="cp">#	define NV_PRAMDAC_PLL_COEFF_SELECT_TV_PCLK2		(8 &lt;&lt; 16)</span>
<span class="cp">#	define NV_PRAMDAC_PLL_COEFF_SELECT_TV_CLK_SOURCE_VIP	(1 &lt;&lt; 20)</span>
<span class="cp">#	define NV_PRAMDAC_PLL_COEFF_SELECT_VCLK_RATIO_DB2	(1 &lt;&lt; 28)</span>
<span class="cp">#	define NV_PRAMDAC_PLL_COEFF_SELECT_VCLK2_RATIO_DB2	(2 &lt;&lt; 28)</span>

<span class="cp">#define NV_PRAMDAC_PLL_SETUP_CONTROL			0x00680510</span>
<span class="cp">#define NV_RAMDAC_VPLL2					0x00680520</span>
<span class="cp">#define NV_PRAMDAC_SEL_CLK				0x00680524</span>
<span class="cp">#define NV_RAMDAC_DITHER_NV11				0x00680528</span>
<span class="cp">#define NV_PRAMDAC_DACCLK				0x0068052c</span>
<span class="cp">#	define NV_PRAMDAC_DACCLK_SEL_DACCLK			(1 &lt;&lt; 0)</span>

<span class="cp">#define NV_RAMDAC_NVPLL_B				0x00680570</span>
<span class="cp">#define NV_RAMDAC_MPLL_B				0x00680574</span>
<span class="cp">#define NV_RAMDAC_VPLL_B				0x00680578</span>
<span class="cp">#define NV_RAMDAC_VPLL2_B				0x0068057c</span>
<span class="cp">#	define NV31_RAMDAC_ENABLE_VCO2				(8 &lt;&lt; 28)</span>
<span class="cp">#define NV_PRAMDAC_580					0x00680580</span>
<span class="cp">#	define NV_RAMDAC_580_VPLL1_ACTIVE			(1 &lt;&lt; 8)</span>
<span class="cp">#	define NV_RAMDAC_580_VPLL2_ACTIVE			(1 &lt;&lt; 28)</span>

<span class="cp">#define NV_PRAMDAC_GENERAL_CONTROL			0x00680600</span>
<span class="cp">#	define NV_PRAMDAC_GENERAL_CONTROL_PIXMIX_ON		(3 &lt;&lt; 4)</span>
<span class="cp">#	define NV_PRAMDAC_GENERAL_CONTROL_VGA_STATE_SEL		(1 &lt;&lt; 8)</span>
<span class="cp">#	define NV_PRAMDAC_GENERAL_CONTROL_ALT_MODE_SEL		(1 &lt;&lt; 12)</span>
<span class="cp">#	define NV_PRAMDAC_GENERAL_CONTROL_TERMINATION_75OHM	(2 &lt;&lt; 16)</span>
<span class="cp">#	define NV_PRAMDAC_GENERAL_CONTROL_BPC_8BITS		(1 &lt;&lt; 20)</span>
<span class="cp">#	define NV_PRAMDAC_GENERAL_CONTROL_PIPE_LONG		(2 &lt;&lt; 28)</span>
<span class="cp">#define NV_PRAMDAC_TEST_CONTROL				0x00680608</span>
<span class="cp">#	define NV_PRAMDAC_TEST_CONTROL_TP_INS_EN_ASSERTED	(1 &lt;&lt; 12)</span>
<span class="cp">#	define NV_PRAMDAC_TEST_CONTROL_PWRDWN_DAC_OFF		(1 &lt;&lt; 16)</span>
<span class="cp">#	define NV_PRAMDAC_TEST_CONTROL_SENSEB_ALLHI		(1 &lt;&lt; 28)</span>
<span class="cp">#define NV_PRAMDAC_TESTPOINT_DATA			0x00680610</span>
<span class="cp">#	define NV_PRAMDAC_TESTPOINT_DATA_NOTBLANK		(8 &lt;&lt; 28)</span>
<span class="cp">#define NV_PRAMDAC_630					0x00680630</span>
<span class="cp">#define NV_PRAMDAC_634					0x00680634</span>

<span class="cp">#define NV_PRAMDAC_TV_SETUP				0x00680700</span>
<span class="cp">#define NV_PRAMDAC_TV_VTOTAL				0x00680720</span>
<span class="cp">#define NV_PRAMDAC_TV_VSKEW				0x00680724</span>
<span class="cp">#define NV_PRAMDAC_TV_VSYNC_DELAY			0x00680728</span>
<span class="cp">#define NV_PRAMDAC_TV_HTOTAL				0x0068072c</span>
<span class="cp">#define NV_PRAMDAC_TV_HSKEW				0x00680730</span>
<span class="cp">#define NV_PRAMDAC_TV_HSYNC_DELAY			0x00680734</span>
<span class="cp">#define NV_PRAMDAC_TV_HSYNC_DELAY2			0x00680738</span>

<span class="cp">#define NV_PRAMDAC_TV_SETUP                             0x00680700</span>

<span class="cp">#define NV_PRAMDAC_FP_VDISPLAY_END			0x00680800</span>
<span class="cp">#define NV_PRAMDAC_FP_VTOTAL				0x00680804</span>
<span class="cp">#define NV_PRAMDAC_FP_VCRTC				0x00680808</span>
<span class="cp">#define NV_PRAMDAC_FP_VSYNC_START			0x0068080c</span>
<span class="cp">#define NV_PRAMDAC_FP_VSYNC_END				0x00680810</span>
<span class="cp">#define NV_PRAMDAC_FP_VVALID_START			0x00680814</span>
<span class="cp">#define NV_PRAMDAC_FP_VVALID_END			0x00680818</span>
<span class="cp">#define NV_PRAMDAC_FP_HDISPLAY_END			0x00680820</span>
<span class="cp">#define NV_PRAMDAC_FP_HTOTAL				0x00680824</span>
<span class="cp">#define NV_PRAMDAC_FP_HCRTC				0x00680828</span>
<span class="cp">#define NV_PRAMDAC_FP_HSYNC_START			0x0068082c</span>
<span class="cp">#define NV_PRAMDAC_FP_HSYNC_END				0x00680830</span>
<span class="cp">#define NV_PRAMDAC_FP_HVALID_START			0x00680834</span>
<span class="cp">#define NV_PRAMDAC_FP_HVALID_END			0x00680838</span>

<span class="cp">#define NV_RAMDAC_FP_DITHER				0x0068083c</span>
<span class="cp">#define NV_PRAMDAC_FP_TG_CONTROL			0x00680848</span>
<span class="cp">#	define NV_PRAMDAC_FP_TG_CONTROL_VSYNC_POS		(1 &lt;&lt; 0)</span>
<span class="cp">#	define NV_PRAMDAC_FP_TG_CONTROL_VSYNC_DISABLE		(2 &lt;&lt; 0)</span>
<span class="cp">#	define NV_PRAMDAC_FP_TG_CONTROL_HSYNC_POS		(1 &lt;&lt; 4)</span>
<span class="cp">#	define NV_PRAMDAC_FP_TG_CONTROL_HSYNC_DISABLE		(2 &lt;&lt; 4)</span>
<span class="cp">#	define NV_PRAMDAC_FP_TG_CONTROL_MODE_SCALE		(0 &lt;&lt; 8)</span>
<span class="cp">#	define NV_PRAMDAC_FP_TG_CONTROL_MODE_CENTER		(1 &lt;&lt; 8)</span>
<span class="cp">#	define NV_PRAMDAC_FP_TG_CONTROL_MODE_NATIVE		(2 &lt;&lt; 8)</span>
<span class="cp">#	define NV_PRAMDAC_FP_TG_CONTROL_READ_PROG		(1 &lt;&lt; 20)</span>
<span class="cp">#	define NV_PRAMDAC_FP_TG_CONTROL_WIDTH_12		(1 &lt;&lt; 24)</span>
<span class="cp">#	define NV_PRAMDAC_FP_TG_CONTROL_DISPEN_POS		(1 &lt;&lt; 28)</span>
<span class="cp">#	define NV_PRAMDAC_FP_TG_CONTROL_DISPEN_DISABLE		(2 &lt;&lt; 28)</span>
<span class="cp">#define NV_PRAMDAC_FP_MARGIN_COLOR			0x0068084c</span>
<span class="cp">#define NV_PRAMDAC_850					0x00680850</span>
<span class="cp">#define NV_PRAMDAC_85C					0x0068085c</span>
<span class="cp">#define NV_PRAMDAC_FP_DEBUG_0				0x00680880</span>
<span class="cp">#	define NV_PRAMDAC_FP_DEBUG_0_XSCALE_ENABLE		(1 &lt;&lt; 0)</span>
<span class="cp">#	define NV_PRAMDAC_FP_DEBUG_0_YSCALE_ENABLE		(1 &lt;&lt; 4)</span>
<span class="cm">/* This doesn&#39;t seem to be essential for tmds, but still often set */</span>
<span class="cp">#	define NV_RAMDAC_FP_DEBUG_0_TMDS_ENABLED		(8 &lt;&lt; 4)</span>
<span class="cp">#	define NV_PRAMDAC_FP_DEBUG_0_XINTERP_BILINEAR		(1 &lt;&lt; 8)</span>
<span class="cp">#	define NV_PRAMDAC_FP_DEBUG_0_YINTERP_BILINEAR		(1 &lt;&lt; 12)</span>
<span class="cp">#	define NV_PRAMDAC_FP_DEBUG_0_XWEIGHT_ROUND		(1 &lt;&lt; 20)</span>
<span class="cp">#	define NV_PRAMDAC_FP_DEBUG_0_YWEIGHT_ROUND		(1 &lt;&lt; 24)</span>
<span class="cp">#       define NV_PRAMDAC_FP_DEBUG_0_PWRDOWN_FPCLK              (1 &lt;&lt; 28)</span>
<span class="cp">#define NV_PRAMDAC_FP_DEBUG_1				0x00680884</span>
<span class="cp">#	define NV_PRAMDAC_FP_DEBUG_1_XSCALE_VALUE		11:0</span>
<span class="cp">#	define NV_PRAMDAC_FP_DEBUG_1_XSCALE_TESTMODE_ENABLE	(1 &lt;&lt; 12)</span>
<span class="cp">#	define NV_PRAMDAC_FP_DEBUG_1_YSCALE_VALUE		27:16</span>
<span class="cp">#	define NV_PRAMDAC_FP_DEBUG_1_YSCALE_TESTMODE_ENABLE	(1 &lt;&lt; 28)</span>
<span class="cp">#define NV_PRAMDAC_FP_DEBUG_2				0x00680888</span>
<span class="cp">#define NV_PRAMDAC_FP_DEBUG_3				0x0068088C</span>

<span class="cm">/* see NV_PRAMDAC_INDIR_TMDS in rules.xml */</span>
<span class="cp">#define NV_PRAMDAC_FP_TMDS_CONTROL			0x006808b0</span>
<span class="cp">#	define NV_PRAMDAC_FP_TMDS_CONTROL_WRITE_DISABLE		(1 &lt;&lt; 16)</span>
<span class="cp">#define NV_PRAMDAC_FP_TMDS_DATA				0x006808b4</span>

<span class="cp">#define NV_PRAMDAC_8C0                                  0x006808c0</span>

<span class="cm">/* Some kind of switch */</span>
<span class="cp">#define NV_PRAMDAC_900					0x00680900</span>
<span class="cp">#define NV_PRAMDAC_A20					0x00680A20</span>
<span class="cp">#define NV_PRAMDAC_A24					0x00680A24</span>
<span class="cp">#define NV_PRAMDAC_A34					0x00680A34</span>

<span class="cp">#define NV_PRAMDAC_CTV					0x00680c00</span>

<span class="cm">/* names fabricated from NV_USER_DAC info */</span>
<span class="cp">#define NV_PRMDIO_PIXEL_MASK		0x006813c6</span>
<span class="cp">#	define NV_PRMDIO_PIXEL_MASK_MASK	0xff</span>
<span class="cp">#define NV_PRMDIO_READ_MODE_ADDRESS	0x006813c7</span>
<span class="cp">#define NV_PRMDIO_WRITE_MODE_ADDRESS	0x006813c8</span>
<span class="cp">#define NV_PRMDIO_PALETTE_DATA		0x006813c9</span>

<span class="cp">#define NV_PGRAPH_DEBUG_0		0x00400080</span>
<span class="cp">#define NV_PGRAPH_DEBUG_1		0x00400084</span>
<span class="cp">#define NV_PGRAPH_DEBUG_2_NV04		0x00400088</span>
<span class="cp">#define NV_PGRAPH_DEBUG_2		0x00400620</span>
<span class="cp">#define NV_PGRAPH_DEBUG_3		0x0040008c</span>
<span class="cp">#define NV_PGRAPH_DEBUG_4		0x00400090</span>
<span class="cp">#define NV_PGRAPH_INTR			0x00400100</span>
<span class="cp">#define NV_PGRAPH_INTR_EN		0x00400140</span>
<span class="cp">#define NV_PGRAPH_CTX_CONTROL		0x00400144</span>
<span class="cp">#define NV_PGRAPH_CTX_CONTROL_NV04	0x00400170</span>
<span class="cp">#define NV_PGRAPH_ABS_UCLIP_XMIN	0x0040053C</span>
<span class="cp">#define NV_PGRAPH_ABS_UCLIP_YMIN	0x00400540</span>
<span class="cp">#define NV_PGRAPH_ABS_UCLIP_XMAX	0x00400544</span>
<span class="cp">#define NV_PGRAPH_ABS_UCLIP_YMAX	0x00400548</span>
<span class="cp">#define NV_PGRAPH_BETA_AND		0x00400608</span>
<span class="cp">#define NV_PGRAPH_LIMIT_VIOL_PIX	0x00400610</span>
<span class="cp">#define NV_PGRAPH_BOFFSET0		0x00400640</span>
<span class="cp">#define NV_PGRAPH_BOFFSET1		0x00400644</span>
<span class="cp">#define NV_PGRAPH_BOFFSET2		0x00400648</span>
<span class="cp">#define NV_PGRAPH_BLIMIT0		0x00400684</span>
<span class="cp">#define NV_PGRAPH_BLIMIT1		0x00400688</span>
<span class="cp">#define NV_PGRAPH_BLIMIT2		0x0040068c</span>
<span class="cp">#define NV_PGRAPH_STATUS		0x00400700</span>
<span class="cp">#define NV_PGRAPH_SURFACE		0x00400710</span>
<span class="cp">#define NV_PGRAPH_STATE			0x00400714</span>
<span class="cp">#define NV_PGRAPH_FIFO			0x00400720</span>
<span class="cp">#define NV_PGRAPH_PATTERN_SHAPE		0x00400810</span>
<span class="cp">#define NV_PGRAPH_TILE			0x00400b00</span>

<span class="cp">#define NV_PVIDEO_INTR_EN		0x00008140</span>
<span class="cp">#define NV_PVIDEO_BUFFER		0x00008700</span>
<span class="cp">#define NV_PVIDEO_STOP			0x00008704</span>
<span class="cp">#define NV_PVIDEO_UVPLANE_BASE(buff)	(0x00008800+(buff)*4)</span>
<span class="cp">#define NV_PVIDEO_UVPLANE_LIMIT(buff)	(0x00008808+(buff)*4)</span>
<span class="cp">#define NV_PVIDEO_UVPLANE_OFFSET_BUFF(buff)	(0x00008820+(buff)*4)</span>
<span class="cp">#define NV_PVIDEO_BASE(buff)		(0x00008900+(buff)*4)</span>
<span class="cp">#define NV_PVIDEO_LIMIT(buff)		(0x00008908+(buff)*4)</span>
<span class="cp">#define NV_PVIDEO_LUMINANCE(buff)	(0x00008910+(buff)*4)</span>
<span class="cp">#define NV_PVIDEO_CHROMINANCE(buff)	(0x00008918+(buff)*4)</span>
<span class="cp">#define NV_PVIDEO_OFFSET_BUFF(buff)	(0x00008920+(buff)*4)</span>
<span class="cp">#define NV_PVIDEO_SIZE_IN(buff)		(0x00008928+(buff)*4)</span>
<span class="cp">#define NV_PVIDEO_POINT_IN(buff)	(0x00008930+(buff)*4)</span>
<span class="cp">#define NV_PVIDEO_DS_DX(buff)		(0x00008938+(buff)*4)</span>
<span class="cp">#define NV_PVIDEO_DT_DY(buff)		(0x00008940+(buff)*4)</span>
<span class="cp">#define NV_PVIDEO_POINT_OUT(buff)	(0x00008948+(buff)*4)</span>
<span class="cp">#define NV_PVIDEO_SIZE_OUT(buff)	(0x00008950+(buff)*4)</span>
<span class="cp">#define NV_PVIDEO_FORMAT(buff)		(0x00008958+(buff)*4)</span>
<span class="cp">#	define NV_PVIDEO_FORMAT_PLANAR			(1 &lt;&lt; 0)</span>
<span class="cp">#	define NV_PVIDEO_FORMAT_COLOR_LE_CR8YB8CB8YA8	(1 &lt;&lt; 16)</span>
<span class="cp">#	define NV_PVIDEO_FORMAT_DISPLAY_COLOR_KEY	(1 &lt;&lt; 20)</span>
<span class="cp">#	define NV_PVIDEO_FORMAT_MATRIX_ITURBT709	(1 &lt;&lt; 24)</span>
<span class="cp">#define NV_PVIDEO_COLOR_KEY		0x00008B00</span>

<span class="cm">/* NV04 overlay defines from VIDIX &amp; Haiku */</span>
<span class="cp">#define NV_PVIDEO_INTR_EN_0		0x00680140</span>
<span class="cp">#define NV_PVIDEO_STEP_SIZE		0x00680200</span>
<span class="cp">#define NV_PVIDEO_CONTROL_Y		0x00680204</span>
<span class="cp">#define NV_PVIDEO_CONTROL_X		0x00680208</span>
<span class="cp">#define NV_PVIDEO_BUFF0_START_ADDRESS	0x0068020c</span>
<span class="cp">#define NV_PVIDEO_BUFF0_PITCH_LENGTH	0x00680214</span>
<span class="cp">#define NV_PVIDEO_BUFF0_OFFSET		0x0068021c</span>
<span class="cp">#define NV_PVIDEO_BUFF1_START_ADDRESS	0x00680210</span>
<span class="cp">#define NV_PVIDEO_BUFF1_PITCH_LENGTH	0x00680218</span>
<span class="cp">#define NV_PVIDEO_BUFF1_OFFSET		0x00680220</span>
<span class="cp">#define NV_PVIDEO_OE_STATE		0x00680224</span>
<span class="cp">#define NV_PVIDEO_SU_STATE		0x00680228</span>
<span class="cp">#define NV_PVIDEO_RM_STATE		0x0068022c</span>
<span class="cp">#define NV_PVIDEO_WINDOW_START		0x00680230</span>
<span class="cp">#define NV_PVIDEO_WINDOW_SIZE		0x00680234</span>
<span class="cp">#define NV_PVIDEO_FIFO_THRES_SIZE	0x00680238</span>
<span class="cp">#define NV_PVIDEO_FIFO_BURST_LENGTH	0x0068023c</span>
<span class="cp">#define NV_PVIDEO_KEY			0x00680240</span>
<span class="cp">#define NV_PVIDEO_OVERLAY		0x00680244</span>
<span class="cp">#define NV_PVIDEO_RED_CSC_OFFSET	0x00680280</span>
<span class="cp">#define NV_PVIDEO_GREEN_CSC_OFFSET	0x00680284</span>
<span class="cp">#define NV_PVIDEO_BLUE_CSC_OFFSET	0x00680288</span>
<span class="cp">#define NV_PVIDEO_CSC_ADJUST		0x0068028c</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
