#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 16 15:59:13 2018
# Process ID: 528
# Current directory: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.runs/synth_1
# Command line: vivado.exe -log lab8_1_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8_1_2.tcl
# Log file: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.runs/synth_1/lab8_1_2.vds
# Journal file: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab8_1_2.tcl -notrace
Command: synth_design -top lab8_1_2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.359 ; gain = 97.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab8_1_2' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.runs/synth_1/.Xil/Vivado-528-YC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.runs/synth_1/.Xil/Vivado-528-YC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lab8_1_1' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab8_1_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab8_1_1' (3#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab8_1_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1_partA' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1_partA' (4#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (5#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab8_1_2' (6#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v:23]
WARNING: [Synth 8-3917] design lab8_1_2 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design lab8_1_2 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design lab8_1_2 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design lab8_1_2 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design lab8_1_2 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design lab8_1_2 has port an[2] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 466.172 ; gain = 152.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 466.172 ; gain = 152.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 466.172 ; gain = 152.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line34/nolabel_line25'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line34/nolabel_line25'
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line33'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line33'
Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/constrs_1/imports/lab8/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/constrs_1/imports/lab8/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/constrs_1/imports/lab8/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_1_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_1_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 805.559 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.559 ; gain = 491.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.559 ; gain = 491.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for nolabel_line33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line34/nolabel_line25. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.559 ; gain = 491.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.559 ; gain = 491.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab8_1_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design lab8_1_2 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design lab8_1_2 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design lab8_1_2 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design lab8_1_2 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design lab8_1_2 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design lab8_1_2 has port an[2] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 805.559 ; gain = 491.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line34/nolabel_line25/clk_in1' to pin 'nolabel_line33/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line34/nolabel_line25/clk_out1' to pin 'nolabel_line34/nolabel_line25/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'nolabel_line34/nolabel_line25/clk_in1' to 'nolabel_line33/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line33/clk_out1' to pin 'nolabel_line33/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 805.559 ; gain = 491.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 823.172 ; gain = 509.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 823.172 ; gain = 509.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 823.172 ; gain = 509.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 823.172 ; gain = 509.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 823.172 ; gain = 509.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 823.172 ; gain = 509.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 823.172 ; gain = 509.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 823.172 ; gain = 509.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |clk_wiz_0    |     1|
|2     |clk_wiz_0__1 |     1|
|3     |CARRY4       |     4|
|4     |LUT1         |     2|
|5     |LUT2         |     1|
|6     |LUT4         |     2|
|7     |LUT5         |    10|
|8     |LUT6         |     2|
|9     |FDRE         |    14|
|10    |IBUF         |     4|
|11    |OBUF         |    15|
+------+-------------+------+

Report Instance Areas: 
+------+-------------------+---------+------+
|      |Instance           |Module   |Cells |
+------+-------------------+---------+------+
|1     |top                |         |    56|
|2     |  nolabel_line34   |lab8_1_1 |    36|
|3     |    nolabel_line26 |Counter  |    35|
+------+-------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 823.172 ; gain = 509.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 823.172 ; gain = 170.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 823.172 ; gain = 509.609
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 823.172 ; gain = 521.082
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_2/lab8_1_2.runs/synth_1/lab8_1_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab8_1_2_utilization_synth.rpt -pb lab8_1_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 823.172 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 16 15:59:50 2018...
