<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="751pt" height="638pt"
 viewBox="0.00 0.00 751.00 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-634 747,-634 747,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 723,-8 723,-8 729,-8 735,-14 735,-20 735,-20 735,-610 735,-610 735,-616 729,-622 723,-622 723,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="371.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="371.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\kernel&#61;&#10;\kernel_addr_check&#61;true&#10;\kernel_extras&#61;&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_offset&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:536870911&#10;\memories&#61;system.mem_ctrls&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;&#45;1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 715,-16 715,-16 721,-16 727,-22 727,-28 727,-28 727,-564 727,-564 727,-570 721,-576 715,-576 715,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="371.5" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="371.5" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M515,-354C515,-354 639,-354 639,-354 645,-354 651,-360 651,-366 651,-366 651,-433 651,-433 651,-439 645,-445 639,-445 639,-445 515,-445 515,-445 509,-445 503,-439 503,-433 503,-433 503,-366 503,-366 503,-360 509,-354 515,-354"/>
<text text-anchor="middle" x="577" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="577" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust12"><a xlink:title="IDD0&#61;0.07&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.037&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.043&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.044&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.044&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.191&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.157&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.25&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.02&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.5&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;8&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\default_p_state&#61;UNDEFINED&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;8&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\null&#61;false&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\range&#61;0:536870911&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;32&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tBURST&#61;3752&#10;\tCCD_L&#61;0&#10;\tCCD_L_WR&#61;0&#10;\tCK&#61;938&#10;\tCL&#61;13090&#10;\tCS&#61;2500&#10;\tRAS&#61;33000&#10;\tRCD&#61;13090&#10;\tREFI&#61;7800000&#10;\tRFC&#61;260000&#10;\tRP&#61;13090&#10;\tRRD&#61;5000&#10;\tRRD_L&#61;0&#10;\tRTP&#61;7500&#10;\tRTW&#61;2500&#10;\tWR&#61;15000&#10;\tWTR&#61;7500&#10;\tXAW&#61;25000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;270000&#10;\tXSDLL&#61;0&#10;\write_buffer_size&#61;64&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-163C36,-163 149,-163 149,-163 155,-163 161,-169 161,-175 161,-175 161,-242 161,-242 161,-248 155,-254 149,-254 149,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="92.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="92.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_2133_8x8</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust15"><a xlink:title="branchPred&#61;system.cpu.branchPred&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\decodeCycleInput&#61;true&#10;\decodeInputBufferSize&#61;3&#10;\decodeInputWidth&#61;2&#10;\decodeToExecuteForwardDelay&#61;1&#10;\default_p_state&#61;UNDEFINED&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu.dtb&#10;\enableIdling&#61;true&#10;\eventq_index&#61;0&#10;\executeAllowEarlyMemoryIssue&#61;true&#10;\executeBranchDelay&#61;1&#10;\executeCommitLimit&#61;2&#10;\executeCycleInput&#61;true&#10;\executeFuncUnits&#61;system.cpu.executeFuncUnits&#10;\executeInputBufferSize&#61;7&#10;\executeInputWidth&#61;2&#10;\executeIssueLimit&#61;2&#10;\executeLSQMaxStoreBufferStoresPerCycle&#61;2&#10;\executeLSQRequestsQueueSize&#61;1&#10;\executeLSQStoreBufferSize&#61;5&#10;\executeLSQTransfersQueueSize&#61;2&#10;\executeMaxAccessesInMemory&#61;2&#10;\executeMemoryCommitLimit&#61;1&#10;\executeMemoryIssueLimit&#61;1&#10;\executeMemoryWidth&#61;0&#10;\executeSetTraceTimeOnCommit&#61;true&#10;\executeSetTraceTimeOnIssue&#61;false&#10;\fetch1FetchLimit&#61;1&#10;\fetch1LineSnapWidth&#61;0&#10;\fetch1LineWidth&#61;0&#10;\fetch1ToFetch2BackwardDelay&#61;1&#10;\fetch1ToFetch2ForwardDelay&#61;1&#10;\fetch2CycleInput&#61;true&#10;\fetch2InputBufferSize&#61;2&#10;\fetch2ToDecodeForwardDelay&#61;1&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\itb&#61;system.cpu.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\threadPolicy&#61;RoundRobin&#10;\tracer&#61;system.cpu.tracer&#10;\wait_for_remote_gdb&#61;false&#10;\workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M181,-24C181,-24 685,-24 685,-24 691,-24 697,-30 697,-36 697,-36 697,-334 697,-334 697,-340 691,-346 685,-346 685,-346 181,-346 181,-346 175,-346 169,-340 169,-334 169,-334 169,-36 169,-36 169,-30 175,-24 181,-24"/>
<text text-anchor="middle" x="433" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="433" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust17" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust17"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M556,-155C556,-155 677,-155 677,-155 683,-155 689,-161 689,-167 689,-167 689,-288 689,-288 689,-294 683,-300 677,-300 677,-300 556,-300 556,-300 550,-300 544,-294 544,-288 544,-288 544,-167 544,-167 544,-161 550,-155 556,-155"/>
<text text-anchor="middle" x="616.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="616.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust18" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust18"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M564,-163C564,-163 669,-163 669,-163 675,-163 681,-169 681,-175 681,-175 681,-242 681,-242 681,-248 675,-254 669,-254 669,-254 564,-254 564,-254 558,-254 552,-248 552,-242 552,-242 552,-175 552,-175 552,-169 558,-163 564,-163"/>
<text text-anchor="middle" x="616.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="616.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust105" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust105"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M220,-32C220,-32 388,-32 388,-32 394,-32 400,-38 400,-44 400,-44 400,-111 400,-111 400,-117 394,-123 388,-123 388,-123 220,-123 220,-123 214,-123 208,-117 208,-111 208,-111 208,-44 208,-44 208,-38 214,-32 220,-32"/>
<text text-anchor="middle" x="304" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="304" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust109" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust109"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;65536&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M479,-32C479,-32 647,-32 647,-32 653,-32 659,-38 659,-44 659,-44 659,-111 659,-111 659,-117 653,-123 647,-123 647,-123 479,-123 479,-123 473,-123 467,-117 467,-111 467,-111 467,-44 467,-44 467,-38 473,-32 479,-32"/>
<text text-anchor="middle" x="563" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="563" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust117" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust117"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M403,-155C403,-155 524,-155 524,-155 530,-155 536,-161 536,-167 536,-167 536,-288 536,-288 536,-294 530,-300 524,-300 524,-300 403,-300 403,-300 397,-300 391,-294 391,-288 391,-288 391,-167 391,-167 391,-161 397,-155 403,-155"/>
<text text-anchor="middle" x="463.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="463.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust118" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust118"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M411,-163C411,-163 516,-163 516,-163 522,-163 528,-169 528,-175 528,-175 528,-242 528,-242 528,-248 522,-254 516,-254 516,-254 411,-254 411,-254 405,-254 399,-248 399,-242 399,-242 399,-175 399,-175 399,-169 405,-163 411,-163"/>
<text text-anchor="middle" x="463.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="463.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M580.5,-493.5C580.5,-493.5 651.5,-493.5 651.5,-493.5 657.5,-493.5 663.5,-499.5 663.5,-505.5 663.5,-505.5 663.5,-517.5 663.5,-517.5 663.5,-523.5 657.5,-529.5 651.5,-529.5 651.5,-529.5 580.5,-529.5 580.5,-529.5 574.5,-529.5 568.5,-523.5 568.5,-517.5 568.5,-517.5 568.5,-505.5 568.5,-505.5 568.5,-499.5 574.5,-493.5 580.5,-493.5"/>
<text text-anchor="middle" x="616" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M601,-362.5C601,-362.5 631,-362.5 631,-362.5 637,-362.5 643,-368.5 643,-374.5 643,-374.5 643,-386.5 643,-386.5 643,-392.5 637,-398.5 631,-398.5 631,-398.5 601,-398.5 601,-398.5 595,-398.5 589,-392.5 589,-386.5 589,-386.5 589,-374.5 589,-374.5 589,-368.5 595,-362.5 601,-362.5"/>
<text text-anchor="middle" x="616" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M616,-493.37C616,-471.781 616,-434.412 616,-408.852"/>
<polygon fill="black" stroke="black" points="619.5,-408.701 616,-398.701 612.5,-408.701 619.5,-408.701"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M523,-362.5C523,-362.5 559,-362.5 559,-362.5 565,-362.5 571,-368.5 571,-374.5 571,-374.5 571,-386.5 571,-386.5 571,-392.5 565,-398.5 559,-398.5 559,-398.5 523,-398.5 523,-398.5 517,-398.5 511,-392.5 511,-386.5 511,-386.5 511,-374.5 511,-374.5 511,-368.5 517,-362.5 523,-362.5"/>
<text text-anchor="middle" x="541" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node4" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M111,-171.5C111,-171.5 141,-171.5 141,-171.5 147,-171.5 153,-177.5 153,-183.5 153,-183.5 153,-195.5 153,-195.5 153,-201.5 147,-207.5 141,-207.5 141,-207.5 111,-207.5 111,-207.5 105,-207.5 99,-201.5 99,-195.5 99,-195.5 99,-183.5 99,-183.5 99,-177.5 105,-171.5 111,-171.5"/>
<text text-anchor="middle" x="126" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M510.873,-378.792C426.293,-376.535 191.098,-368.295 165,-346 127.89,-314.298 123.321,-253.064 124.125,-217.631"/>
<polygon fill="black" stroke="black" points="127.626,-217.653 124.516,-207.525 120.632,-217.382 127.626,-217.653"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node7" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M601,-171.5C601,-171.5 631,-171.5 631,-171.5 637,-171.5 643,-177.5 643,-183.5 643,-183.5 643,-195.5 643,-195.5 643,-201.5 637,-207.5 631,-207.5 631,-207.5 601,-207.5 601,-207.5 595,-207.5 589,-201.5 589,-195.5 589,-195.5 589,-183.5 589,-183.5 589,-177.5 595,-171.5 601,-171.5"/>
<text text-anchor="middle" x="616" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dtb_walker_port -->
<g id="edge6" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M616,-352.16C616,-312.613 616,-240.589 616,-207.703"/>
<polygon fill="black" stroke="black" points="612.5,-352.394 616,-362.394 619.5,-352.394 612.5,-352.394"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node8" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M320,-40.5C320,-40.5 380,-40.5 380,-40.5 386,-40.5 392,-46.5 392,-52.5 392,-52.5 392,-64.5 392,-64.5 392,-70.5 386,-76.5 380,-76.5 380,-76.5 320,-76.5 320,-76.5 314,-76.5 308,-70.5 308,-64.5 308,-64.5 308,-52.5 308,-52.5 308,-46.5 314,-40.5 320,-40.5"/>
<text text-anchor="middle" x="350" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge3" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M652.464,-370.449C664.985,-365.407 677.679,-357.692 685,-346 696.262,-328.013 698.895,-171.041 685,-155 652.366,-117.325 510.193,-139.036 463,-123 430.4,-111.923 396.405,-91.4043 374.326,-76.6868"/>
<polygon fill="black" stroke="black" points="651.267,-367.16 643.015,-373.806 653.61,-373.757 651.267,-367.16"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node10" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M579,-40.5C579,-40.5 639,-40.5 639,-40.5 645,-40.5 651,-46.5 651,-52.5 651,-52.5 651,-64.5 651,-64.5 651,-70.5 645,-76.5 639,-76.5 639,-76.5 579,-76.5 579,-76.5 573,-76.5 567,-70.5 567,-64.5 567,-64.5 567,-52.5 567,-52.5 567,-46.5 573,-40.5 579,-40.5"/>
<text text-anchor="middle" x="609" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge4" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M653.217,-374.99C671.427,-370.697 691.793,-362.325 703,-346 751.045,-276.016 735.175,-233.555 703,-155 689.333,-121.631 657.756,-93.6604 634.967,-76.7836"/>
<polygon fill="black" stroke="black" points="652.5,-371.564 643.393,-376.98 653.889,-378.425 652.5,-371.564"/>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node12" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M478,-171.5C478,-171.5 508,-171.5 508,-171.5 514,-171.5 520,-177.5 520,-183.5 520,-183.5 520,-195.5 520,-195.5 520,-201.5 514,-207.5 508,-207.5 508,-207.5 478,-207.5 478,-207.5 472,-207.5 466,-201.5 466,-195.5 466,-195.5 466,-183.5 466,-183.5 466,-177.5 472,-171.5 478,-171.5"/>
<text text-anchor="middle" x="493" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_itb_walker_port -->
<g id="edge5" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_itb_walker_port</title>
<path fill="none" stroke="black" d="M586.094,-357.124C584.076,-355.99 582.036,-354.935 580,-354 566.679,-347.88 558.847,-355.862 548,-346 507.321,-309.013 496.723,-240.038 493.967,-207.862"/>
<polygon fill="black" stroke="black" points="584.368,-360.172 594.707,-362.484 588.067,-354.229 584.368,-360.172"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node5" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M189.5,-171.5C189.5,-171.5 256.5,-171.5 256.5,-171.5 262.5,-171.5 268.5,-177.5 268.5,-183.5 268.5,-183.5 268.5,-195.5 268.5,-195.5 268.5,-201.5 262.5,-207.5 256.5,-207.5 256.5,-207.5 189.5,-207.5 189.5,-207.5 183.5,-207.5 177.5,-201.5 177.5,-195.5 177.5,-195.5 177.5,-183.5 177.5,-183.5 177.5,-177.5 183.5,-171.5 189.5,-171.5"/>
<text text-anchor="middle" x="223" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node9" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M227.5,-40.5C227.5,-40.5 278.5,-40.5 278.5,-40.5 284.5,-40.5 290.5,-46.5 290.5,-52.5 290.5,-52.5 290.5,-64.5 290.5,-64.5 290.5,-70.5 284.5,-76.5 278.5,-76.5 278.5,-76.5 227.5,-76.5 227.5,-76.5 221.5,-76.5 215.5,-70.5 215.5,-64.5 215.5,-64.5 215.5,-52.5 215.5,-52.5 215.5,-46.5 221.5,-40.5 227.5,-40.5"/>
<text text-anchor="middle" x="253" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge7" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M226.984,-171.37C232.027,-149.685 240.772,-112.078 246.719,-86.5104"/>
<polygon fill="black" stroke="black" points="250.144,-87.234 249,-76.7011 243.326,-85.6483 250.144,-87.234"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node6" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M299,-171.5C299,-171.5 371,-171.5 371,-171.5 377,-171.5 383,-177.5 383,-183.5 383,-183.5 383,-195.5 383,-195.5 383,-201.5 377,-207.5 371,-207.5 371,-207.5 299,-207.5 299,-207.5 293,-207.5 287,-201.5 287,-195.5 287,-195.5 287,-183.5 287,-183.5 287,-177.5 293,-171.5 299,-171.5"/>
<text text-anchor="middle" x="335" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node11" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M486.5,-40.5C486.5,-40.5 537.5,-40.5 537.5,-40.5 543.5,-40.5 549.5,-46.5 549.5,-52.5 549.5,-52.5 549.5,-64.5 549.5,-64.5 549.5,-70.5 543.5,-76.5 537.5,-76.5 537.5,-76.5 486.5,-76.5 486.5,-76.5 480.5,-76.5 474.5,-70.5 474.5,-64.5 474.5,-64.5 474.5,-52.5 474.5,-52.5 474.5,-46.5 480.5,-40.5 486.5,-40.5"/>
<text text-anchor="middle" x="512" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M358.504,-171.37C389.713,-148.624 444.955,-108.363 479.962,-82.8501"/>
<polygon fill="black" stroke="black" points="482.379,-85.4195 488.399,-76.7011 478.256,-79.7624 482.379,-85.4195"/>
</g>
</g>
</svg>
