#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa41660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa417f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xa4b7e0 .functor NOT 1, L_0xa757a0, C4<0>, C4<0>, C4<0>;
L_0xa75500 .functor XOR 1, L_0xa753a0, L_0xa75460, C4<0>, C4<0>;
L_0xa75690 .functor XOR 1, L_0xa75500, L_0xa755c0, C4<0>, C4<0>;
v0xa71dd0_0 .net *"_ivl_10", 0 0, L_0xa755c0;  1 drivers
v0xa71ed0_0 .net *"_ivl_12", 0 0, L_0xa75690;  1 drivers
v0xa71fb0_0 .net *"_ivl_2", 0 0, L_0xa73d30;  1 drivers
v0xa72070_0 .net *"_ivl_4", 0 0, L_0xa753a0;  1 drivers
v0xa72150_0 .net *"_ivl_6", 0 0, L_0xa75460;  1 drivers
v0xa72280_0 .net *"_ivl_8", 0 0, L_0xa75500;  1 drivers
v0xa72360_0 .net "a", 0 0, v0xa6f0f0_0;  1 drivers
v0xa72400_0 .net "b", 0 0, v0xa6f190_0;  1 drivers
v0xa724a0_0 .net "c", 0 0, v0xa6f230_0;  1 drivers
v0xa72540_0 .var "clk", 0 0;
v0xa725e0_0 .net "d", 0 0, v0xa6f370_0;  1 drivers
v0xa72680_0 .net "q_dut", 0 0, L_0xa75130;  1 drivers
v0xa72720_0 .net "q_ref", 0 0, L_0xa72dc0;  1 drivers
v0xa727c0_0 .var/2u "stats1", 159 0;
v0xa72860_0 .var/2u "strobe", 0 0;
v0xa72900_0 .net "tb_match", 0 0, L_0xa757a0;  1 drivers
v0xa729c0_0 .net "tb_mismatch", 0 0, L_0xa4b7e0;  1 drivers
v0xa72a80_0 .net "wavedrom_enable", 0 0, v0xa6f460_0;  1 drivers
v0xa72b20_0 .net "wavedrom_title", 511 0, v0xa6f500_0;  1 drivers
L_0xa73d30 .concat [ 1 0 0 0], L_0xa72dc0;
L_0xa753a0 .concat [ 1 0 0 0], L_0xa72dc0;
L_0xa75460 .concat [ 1 0 0 0], L_0xa75130;
L_0xa755c0 .concat [ 1 0 0 0], L_0xa72dc0;
L_0xa757a0 .cmp/eeq 1, L_0xa73d30, L_0xa75690;
S_0xa41980 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xa417f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xa2dea0 .functor NOT 1, v0xa6f0f0_0, C4<0>, C4<0>, C4<0>;
L_0xa420e0 .functor XOR 1, L_0xa2dea0, v0xa6f190_0, C4<0>, C4<0>;
L_0xa4b850 .functor XOR 1, L_0xa420e0, v0xa6f230_0, C4<0>, C4<0>;
L_0xa72dc0 .functor XOR 1, L_0xa4b850, v0xa6f370_0, C4<0>, C4<0>;
v0xa4ba50_0 .net *"_ivl_0", 0 0, L_0xa2dea0;  1 drivers
v0xa4baf0_0 .net *"_ivl_2", 0 0, L_0xa420e0;  1 drivers
v0xa2dff0_0 .net *"_ivl_4", 0 0, L_0xa4b850;  1 drivers
v0xa2e090_0 .net "a", 0 0, v0xa6f0f0_0;  alias, 1 drivers
v0xa6e4b0_0 .net "b", 0 0, v0xa6f190_0;  alias, 1 drivers
v0xa6e5c0_0 .net "c", 0 0, v0xa6f230_0;  alias, 1 drivers
v0xa6e680_0 .net "d", 0 0, v0xa6f370_0;  alias, 1 drivers
v0xa6e740_0 .net "q", 0 0, L_0xa72dc0;  alias, 1 drivers
S_0xa6e8a0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xa417f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xa6f0f0_0 .var "a", 0 0;
v0xa6f190_0 .var "b", 0 0;
v0xa6f230_0 .var "c", 0 0;
v0xa6f2d0_0 .net "clk", 0 0, v0xa72540_0;  1 drivers
v0xa6f370_0 .var "d", 0 0;
v0xa6f460_0 .var "wavedrom_enable", 0 0;
v0xa6f500_0 .var "wavedrom_title", 511 0;
E_0xa3c5c0/0 .event negedge, v0xa6f2d0_0;
E_0xa3c5c0/1 .event posedge, v0xa6f2d0_0;
E_0xa3c5c0 .event/or E_0xa3c5c0/0, E_0xa3c5c0/1;
E_0xa3c810 .event posedge, v0xa6f2d0_0;
E_0xa269f0 .event negedge, v0xa6f2d0_0;
S_0xa6ebf0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xa6e8a0;
 .timescale -12 -12;
v0xa6edf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa6eef0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xa6e8a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa6f660 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xa417f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xa72ef0 .functor NOT 1, v0xa6f0f0_0, C4<0>, C4<0>, C4<0>;
L_0xa72f60 .functor NOT 1, v0xa6f190_0, C4<0>, C4<0>, C4<0>;
L_0xa72ff0 .functor AND 1, L_0xa72ef0, L_0xa72f60, C4<1>, C4<1>;
L_0xa730b0 .functor NOT 1, v0xa6f230_0, C4<0>, C4<0>, C4<0>;
L_0xa73150 .functor AND 1, L_0xa72ff0, L_0xa730b0, C4<1>, C4<1>;
L_0xa73260 .functor AND 1, L_0xa73150, v0xa6f370_0, C4<1>, C4<1>;
L_0xa73360 .functor NOT 1, v0xa6f0f0_0, C4<0>, C4<0>, C4<0>;
L_0xa733d0 .functor NOT 1, v0xa6f190_0, C4<0>, C4<0>, C4<0>;
L_0xa73490 .functor AND 1, L_0xa73360, L_0xa733d0, C4<1>, C4<1>;
L_0xa735a0 .functor AND 1, L_0xa73490, v0xa6f230_0, C4<1>, C4<1>;
L_0xa736c0 .functor NOT 1, v0xa6f370_0, C4<0>, C4<0>, C4<0>;
L_0xa73730 .functor AND 1, L_0xa735a0, L_0xa736c0, C4<1>, C4<1>;
L_0xa73860 .functor OR 1, L_0xa73260, L_0xa73730, C4<0>, C4<0>;
L_0xa73970 .functor NOT 1, v0xa6f0f0_0, C4<0>, C4<0>, C4<0>;
L_0xa737f0 .functor AND 1, L_0xa73970, v0xa6f190_0, C4<1>, C4<1>;
L_0xa73ab0 .functor NOT 1, v0xa6f230_0, C4<0>, C4<0>, C4<0>;
L_0xa73bb0 .functor AND 1, L_0xa737f0, L_0xa73ab0, C4<1>, C4<1>;
L_0xa73cc0 .functor NOT 1, v0xa6f370_0, C4<0>, C4<0>, C4<0>;
L_0xa73dd0 .functor AND 1, L_0xa73bb0, L_0xa73cc0, C4<1>, C4<1>;
L_0xa73ee0 .functor OR 1, L_0xa73860, L_0xa73dd0, C4<0>, C4<0>;
L_0xa740a0 .functor NOT 1, v0xa6f190_0, C4<0>, C4<0>, C4<0>;
L_0xa74220 .functor AND 1, v0xa6f0f0_0, L_0xa740a0, C4<1>, C4<1>;
L_0xa744b0 .functor NOT 1, v0xa6f230_0, C4<0>, C4<0>, C4<0>;
L_0xa74630 .functor AND 1, L_0xa74220, L_0xa744b0, C4<1>, C4<1>;
L_0xa74810 .functor NOT 1, v0xa6f370_0, C4<0>, C4<0>, C4<0>;
L_0xa74990 .functor AND 1, L_0xa74630, L_0xa74810, C4<1>, C4<1>;
L_0xa74b80 .functor OR 1, L_0xa73ee0, L_0xa74990, C4<0>, C4<0>;
L_0xa74c90 .functor AND 1, v0xa6f0f0_0, v0xa6f190_0, C4<1>, C4<1>;
L_0xa74df0 .functor AND 1, L_0xa74c90, v0xa6f230_0, C4<1>, C4<1>;
L_0xa74eb0 .functor NOT 1, v0xa6f370_0, C4<0>, C4<0>, C4<0>;
L_0xa75020 .functor AND 1, L_0xa74df0, L_0xa74eb0, C4<1>, C4<1>;
L_0xa75130 .functor OR 1, L_0xa74b80, L_0xa75020, C4<0>, C4<0>;
v0xa6f950_0 .net *"_ivl_0", 0 0, L_0xa72ef0;  1 drivers
v0xa6fa30_0 .net *"_ivl_10", 0 0, L_0xa73260;  1 drivers
v0xa6fb10_0 .net *"_ivl_12", 0 0, L_0xa73360;  1 drivers
v0xa6fc00_0 .net *"_ivl_14", 0 0, L_0xa733d0;  1 drivers
v0xa6fce0_0 .net *"_ivl_16", 0 0, L_0xa73490;  1 drivers
v0xa6fe10_0 .net *"_ivl_18", 0 0, L_0xa735a0;  1 drivers
v0xa6fef0_0 .net *"_ivl_2", 0 0, L_0xa72f60;  1 drivers
v0xa6ffd0_0 .net *"_ivl_20", 0 0, L_0xa736c0;  1 drivers
v0xa700b0_0 .net *"_ivl_22", 0 0, L_0xa73730;  1 drivers
v0xa70190_0 .net *"_ivl_24", 0 0, L_0xa73860;  1 drivers
v0xa70270_0 .net *"_ivl_26", 0 0, L_0xa73970;  1 drivers
v0xa70350_0 .net *"_ivl_28", 0 0, L_0xa737f0;  1 drivers
v0xa70430_0 .net *"_ivl_30", 0 0, L_0xa73ab0;  1 drivers
v0xa70510_0 .net *"_ivl_32", 0 0, L_0xa73bb0;  1 drivers
v0xa705f0_0 .net *"_ivl_34", 0 0, L_0xa73cc0;  1 drivers
v0xa706d0_0 .net *"_ivl_36", 0 0, L_0xa73dd0;  1 drivers
v0xa707b0_0 .net *"_ivl_38", 0 0, L_0xa73ee0;  1 drivers
v0xa70890_0 .net *"_ivl_4", 0 0, L_0xa72ff0;  1 drivers
v0xa70970_0 .net *"_ivl_40", 0 0, L_0xa740a0;  1 drivers
v0xa70a50_0 .net *"_ivl_42", 0 0, L_0xa74220;  1 drivers
v0xa70b30_0 .net *"_ivl_44", 0 0, L_0xa744b0;  1 drivers
v0xa70c10_0 .net *"_ivl_46", 0 0, L_0xa74630;  1 drivers
v0xa70cf0_0 .net *"_ivl_48", 0 0, L_0xa74810;  1 drivers
v0xa70dd0_0 .net *"_ivl_50", 0 0, L_0xa74990;  1 drivers
v0xa70eb0_0 .net *"_ivl_52", 0 0, L_0xa74b80;  1 drivers
v0xa70f90_0 .net *"_ivl_54", 0 0, L_0xa74c90;  1 drivers
v0xa71070_0 .net *"_ivl_56", 0 0, L_0xa74df0;  1 drivers
v0xa71150_0 .net *"_ivl_58", 0 0, L_0xa74eb0;  1 drivers
v0xa71230_0 .net *"_ivl_6", 0 0, L_0xa730b0;  1 drivers
v0xa71310_0 .net *"_ivl_60", 0 0, L_0xa75020;  1 drivers
v0xa713f0_0 .net *"_ivl_8", 0 0, L_0xa73150;  1 drivers
v0xa714d0_0 .net "a", 0 0, v0xa6f0f0_0;  alias, 1 drivers
v0xa71570_0 .net "b", 0 0, v0xa6f190_0;  alias, 1 drivers
v0xa71870_0 .net "c", 0 0, v0xa6f230_0;  alias, 1 drivers
v0xa71960_0 .net "d", 0 0, v0xa6f370_0;  alias, 1 drivers
v0xa71a50_0 .net "q", 0 0, L_0xa75130;  alias, 1 drivers
S_0xa71bb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xa417f0;
 .timescale -12 -12;
E_0xa3c360 .event anyedge, v0xa72860_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa72860_0;
    %nor/r;
    %assign/vec4 v0xa72860_0, 0;
    %wait E_0xa3c360;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa6e8a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa6f370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa6f230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa6f190_0, 0;
    %assign/vec4 v0xa6f0f0_0, 0;
    %wait E_0xa269f0;
    %wait E_0xa3c810;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa6f370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa6f230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa6f190_0, 0;
    %assign/vec4 v0xa6f0f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa3c5c0;
    %load/vec4 v0xa6f0f0_0;
    %load/vec4 v0xa6f190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xa6f230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xa6f370_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa6f370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa6f230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa6f190_0, 0;
    %assign/vec4 v0xa6f0f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xa6eef0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa3c5c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xa6f370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa6f230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa6f190_0, 0;
    %assign/vec4 v0xa6f0f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xa417f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa72540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa72860_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xa417f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xa72540_0;
    %inv;
    %store/vec4 v0xa72540_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xa417f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa6f2d0_0, v0xa729c0_0, v0xa72360_0, v0xa72400_0, v0xa724a0_0, v0xa725e0_0, v0xa72720_0, v0xa72680_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xa417f0;
T_7 ;
    %load/vec4 v0xa727c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xa727c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa727c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xa727c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa727c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa727c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa727c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xa417f0;
T_8 ;
    %wait E_0xa3c5c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa727c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa727c0_0, 4, 32;
    %load/vec4 v0xa72900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xa727c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa727c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa727c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa727c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xa72720_0;
    %load/vec4 v0xa72720_0;
    %load/vec4 v0xa72680_0;
    %xor;
    %load/vec4 v0xa72720_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xa727c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa727c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xa727c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa727c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/circuit2/iter0/response2/top_module.sv";
