Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\DIY-USB-Led-Controller\DIY-USB Led Controller.PcbDoc
Date     : 18 May 2022
Time     : 11:16:54 pm

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.5mm) (Max=2mm) (Preferred=1mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-1(100.049mm,63.294mm) on Top Layer And Pad U3-2(100.615mm,62.728mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-10(105.14mm,58.203mm) on Top Layer And Pad U3-11(105.706mm,57.637mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-10(105.14mm,58.203mm) on Top Layer And Pad U3-9(104.574mm,58.769mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-11(105.706mm,57.637mm) on Top Layer And Pad U3-12(106.271mm,57.072mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-13(106.837mm,56.506mm) on Top Layer And Pad U3-14(107.403mm,55.94mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-14(107.403mm,55.94mm) on Top Layer And Pad U3-15(107.968mm,55.375mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-15(107.968mm,55.375mm) on Top Layer And Pad U3-16(108.534mm,54.809mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-17(111.118mm,54.809mm) on Top Layer And Pad U3-18(111.684mm,55.375mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-18(111.684mm,55.375mm) on Top Layer And Pad U3-19(112.249mm,55.94mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-19(112.249mm,55.94mm) on Top Layer And Pad U3-20(112.815mm,56.506mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-20(112.815mm,56.506mm) on Top Layer And Pad U3-21(113.381mm,57.072mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-21(113.381mm,57.072mm) on Top Layer And Pad U3-22(113.946mm,57.637mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-22(113.946mm,57.637mm) on Top Layer And Pad U3-23(114.512mm,58.203mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-23(114.512mm,58.203mm) on Top Layer And Pad U3-24(115.078mm,58.769mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-24(115.078mm,58.769mm) on Top Layer And Pad U3-25(115.643mm,59.334mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-25(115.643mm,59.334mm) on Top Layer And Pad U3-26(116.209mm,59.9mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-26(116.209mm,59.9mm) on Top Layer And Pad U3-27(116.775mm,60.466mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-27(116.775mm,60.466mm) on Top Layer And Pad U3-28(117.34mm,61.031mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-28(117.34mm,61.031mm) on Top Layer And Pad U3-29(117.906mm,61.597mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-29(117.906mm,61.597mm) on Top Layer And Pad U3-30(118.472mm,62.163mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-3(101.18mm,62.163mm) on Top Layer And Pad U3-4(101.746mm,61.597mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-30(118.472mm,62.163mm) on Top Layer And Pad U3-31(119.037mm,62.728mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-31(119.037mm,62.728mm) on Top Layer And Pad U3-32(119.603mm,63.294mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-34(119.037mm,66.444mm) on Top Layer And Pad U3-35(118.472mm,67.009mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-35(118.472mm,67.009mm) on Top Layer And Pad U3-36(117.906mm,67.575mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-36(117.906mm,67.575mm) on Top Layer And Pad U3-37(117.34mm,68.141mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-37(117.34mm,68.141mm) on Top Layer And Pad U3-38(116.775mm,68.706mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-39(116.209mm,69.272mm) on Top Layer And Pad U3-40(115.643mm,69.838mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-40(115.643mm,69.838mm) on Top Layer And Pad U3-41(115.078mm,70.403mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-41(115.078mm,70.403mm) on Top Layer And Pad U3-42(114.512mm,70.969mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-42(114.512mm,70.969mm) on Top Layer And Pad U3-43(113.946mm,71.535mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-43(113.946mm,71.535mm) on Top Layer And Pad U3-44(113.381mm,72.1mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-44(113.381mm,72.1mm) on Top Layer And Pad U3-45(112.815mm,72.666mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-45(112.815mm,72.666mm) on Top Layer And Pad U3-46(112.249mm,73.232mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-46(112.249mm,73.232mm) on Top Layer And Pad U3-47(111.684mm,73.797mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-47(111.684mm,73.797mm) on Top Layer And Pad U3-48(111.118mm,74.363mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-49(108.534mm,74.363mm) on Top Layer And Pad U3-50(107.968mm,73.797mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-5(102.312mm,61.031mm) on Top Layer And Pad U3-6(102.877mm,60.466mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-50(107.968mm,73.797mm) on Top Layer And Pad U3-51(107.403mm,73.232mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-51(107.403mm,73.232mm) on Top Layer And Pad U3-52(106.837mm,72.666mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-52(106.837mm,72.666mm) on Top Layer And Pad U3-53(106.271mm,72.1mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-53(106.271mm,72.1mm) on Top Layer And Pad U3-54(105.706mm,71.535mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-54(105.706mm,71.535mm) on Top Layer And Pad U3-55(105.14mm,70.969mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-55(105.14mm,70.969mm) on Top Layer And Pad U3-56(104.574mm,70.403mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-56(104.574mm,70.403mm) on Top Layer And Pad U3-57(104.009mm,69.838mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-57(104.009mm,69.838mm) on Top Layer And Pad U3-58(103.443mm,69.272mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-58(103.443mm,69.272mm) on Top Layer And Pad U3-59(102.877mm,68.706mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-59(102.877mm,68.706mm) on Top Layer And Pad U3-60(102.312mm,68.141mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-6(102.877mm,60.466mm) on Top Layer And Pad U3-7(103.443mm,59.9mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-60(102.312mm,68.141mm) on Top Layer And Pad U3-61(101.746mm,67.575mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-61(101.746mm,67.575mm) on Top Layer And Pad U3-62(101.18mm,67.009mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-62(101.18mm,67.009mm) on Top Layer And Pad U3-63(100.615mm,66.444mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-63(100.615mm,66.444mm) on Top Layer And Pad U3-64(100.049mm,65.878mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U3-8(104.009mm,59.334mm) on Top Layer And Pad U3-9(104.574mm,58.769mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
Rule Violations :54

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (106.298mm,104.884mm) on Top Overlay And Pad U8.8-1(105.398mm,104.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (106.681mm,34.841mm) on Top Overlay And Pad U7.3-1(107.581mm,34.841mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (115.823mm,104.884mm) on Top Overlay And Pad U9.8-1(114.923mm,104.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (116.46mm,34.841mm) on Top Overlay And Pad U6.3-1(117.36mm,34.841mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (127.001mm,34.841mm) on Top Overlay And Pad U9.4-1(127.901mm,34.841mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (135.508mm,104.884mm) on Top Overlay And Pad U7.7-1(134.608mm,104.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (136.526mm,34.841mm) on Top Overlay And Pad U8.4-1(137.426mm,34.841mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (145.033mm,104.884mm) on Top Overlay And Pad U8.7-1(144.133mm,104.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (146.051mm,34.841mm) on Top Overlay And Pad U7.4-1(146.951mm,34.841mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (154.558mm,104.884mm) on Top Overlay And Pad U9.7-1(153.658mm,104.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (166.371mm,34.841mm) on Top Overlay And Pad U9.5-1(167.271mm,34.841mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (174.116mm,104.884mm) on Top Overlay And Pad U7.6-1(173.216mm,104.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (175.896mm,34.841mm) on Top Overlay And Pad U8.5-1(176.796mm,34.841mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Arc (179.643mm,18mm) on Top Overlay And Pad D7.5-1(181.991mm,18mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (179.894mm,121.725mm) on Top Overlay And Pad D7.6-4(182.118mm,121.725mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (183.641mm,104.884mm) on Top Overlay And Pad U8.6-1(182.741mm,104.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (27.941mm,34.841mm) on Top Overlay And Pad U7.1-1(28.841mm,34.841mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (37.72mm,34.841mm) on Top Overlay And Pad U6.1-1(38.62mm,34.841mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (41.761mm,84.122mm) on Top Overlay And Pad U2-1(40.411mm,83.072mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (48.386mm,104.861mm) on Top Overlay And Pad U6.9-1(47.486mm,104.861mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (57.786mm,34.841mm) on Top Overlay And Pad U8.2-1(58.686mm,34.841mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (67.311mm,34.841mm) on Top Overlay And Pad U7.2-1(68.211mm,34.841mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (67.69mm,104.861mm) on Top Overlay And Pad U8.9-1(66.79mm,104.861mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (77.09mm,34.841mm) on Top Overlay And Pad U6.2-1(77.99mm,34.841mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (77.215mm,104.861mm) on Top Overlay And Pad U9.9-1(76.315mm,104.861mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (87.631mm,34.841mm) on Top Overlay And Pad U9.3-1(88.531mm,34.841mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (96.773mm,104.884mm) on Top Overlay And Pad U7.8-1(95.873mm,104.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (97.156mm,34.841mm) on Top Overlay And Pad U8.3-1(98.056mm,34.841mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C11-1(39.37mm,47.244mm) on Top Layer And Track (38.481mm,46.319mm)(38.481mm,48.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(39.37mm,47.244mm) on Top Layer And Track (38.481mm,46.319mm)(42.291mm,46.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(39.37mm,47.244mm) on Top Layer And Track (38.481mm,48.169mm)(42.291mm,48.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(41.402mm,47.244mm) on Top Layer And Track (38.481mm,46.319mm)(42.291mm,46.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(41.402mm,47.244mm) on Top Layer And Track (38.481mm,48.169mm)(42.291mm,48.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C11-2(41.402mm,47.244mm) on Top Layer And Track (42.291mm,46.319mm)(42.291mm,48.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1-2(179.603mm,64.112mm) on Top Layer And Track (178.678mm,63.223mm)(178.678mm,67.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C1-2(179.603mm,64.112mm) on Top Layer And Track (178.678mm,63.223mm)(180.528mm,63.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1-2(179.603mm,64.112mm) on Top Layer And Track (180.528mm,63.223mm)(180.528mm,67.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C12-1(105.41mm,94.361mm) on Top Layer And Track (104.521mm,93.436mm)(104.521mm,95.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-1(105.41mm,94.361mm) on Top Layer And Track (104.521mm,93.436mm)(108.331mm,93.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-1(105.41mm,94.361mm) on Top Layer And Track (104.521mm,95.286mm)(108.331mm,95.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-2(107.442mm,94.361mm) on Top Layer And Track (104.521mm,93.436mm)(108.331mm,93.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-2(107.442mm,94.361mm) on Top Layer And Track (104.521mm,95.286mm)(108.331mm,95.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C12-2(107.442mm,94.361mm) on Top Layer And Track (108.331mm,93.436mm)(108.331mm,95.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C13-1(123.488mm,70.568mm) on Top Layer And Track (122.205mm,70.543mm)(123.513mm,71.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-1(123.488mm,70.568mm) on Top Layer And Track (122.205mm,70.543mm)(124.899mm,67.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-1(123.488mm,70.568mm) on Top Layer And Track (123.513mm,71.851mm)(126.207mm,69.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-1(115.78mm,50.502mm) on Top Layer And Track (113.061mm,49.091mm)(115.755mm,51.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-1(115.78mm,50.502mm) on Top Layer And Track (114.369mm,47.783mm)(117.063mm,50.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C14-1(115.78mm,50.502mm) on Top Layer And Track (115.755mm,51.785mm)(117.063mm,50.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C14-2(114.344mm,49.066mm) on Top Layer And Track (113.061mm,49.091mm)(114.369mm,47.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-2(114.344mm,49.066mm) on Top Layer And Track (113.061mm,49.091mm)(115.755mm,51.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-2(114.344mm,49.066mm) on Top Layer And Track (114.369mm,47.783mm)(117.063mm,50.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-2(99.27mm,74.974mm) on Top Layer And Track (96.551mm,76.385mm)(99.245mm,73.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-2(99.27mm,74.974mm) on Top Layer And Track (97.859mm,77.693mm)(100.553mm,74.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C15-2(99.27mm,74.974mm) on Top Layer And Track (99.245mm,73.691mm)(100.553mm,74.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C16-1(121.71mm,68.79mm) on Top Layer And Track (120.427mm,68.765mm)(121.735mm,70.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-1(121.71mm,68.79mm) on Top Layer And Track (120.427mm,68.765mm)(123.121mm,66.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-1(121.71mm,68.79mm) on Top Layer And Track (121.735mm,70.073mm)(124.429mm,67.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(115.526mm,53.296mm) on Top Layer And Track (112.807mm,51.885mm)(115.501mm,54.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(115.526mm,53.296mm) on Top Layer And Track (114.115mm,50.577mm)(116.809mm,53.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C18-1(115.526mm,53.296mm) on Top Layer And Track (115.501mm,54.579mm)(116.809mm,53.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C23-1(25.4mm,63.754mm) on Top Layer And Track (24.511mm,62.829mm)(24.511mm,64.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-1(25.4mm,63.754mm) on Top Layer And Track (24.511mm,62.829mm)(28.321mm,62.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-1(25.4mm,63.754mm) on Top Layer And Track (24.511mm,64.679mm)(28.321mm,64.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-1(22.606mm,63.754mm) on Top Layer And Track (19.685mm,62.829mm)(23.495mm,62.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-1(22.606mm,63.754mm) on Top Layer And Track (19.685mm,64.679mm)(23.495mm,64.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C24-1(22.606mm,63.754mm) on Top Layer And Track (23.495mm,62.829mm)(23.495mm,64.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C24-2(20.574mm,63.754mm) on Top Layer And Track (19.685mm,62.829mm)(19.685mm,64.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-2(20.574mm,63.754mm) on Top Layer And Track (19.685mm,62.829mm)(23.495mm,62.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-2(20.574mm,63.754mm) on Top Layer And Track (19.685mm,64.679mm)(23.495mm,64.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-2(30.988mm,60.452mm) on Top Layer And Track (30.063mm,59.563mm)(30.063mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C25-2(30.988mm,60.452mm) on Top Layer And Track (30.063mm,59.563mm)(31.913mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-2(30.988mm,60.452mm) on Top Layer And Track (31.913mm,59.563mm)(31.913mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26-1(33.274mm,62.484mm) on Top Layer And Track (32.349mm,59.563mm)(32.349mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26-1(33.274mm,62.484mm) on Top Layer And Track (32.349mm,63.373mm)(34.199mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26-1(33.274mm,62.484mm) on Top Layer And Track (34.199mm,59.563mm)(34.199mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26-2(33.274mm,60.452mm) on Top Layer And Track (32.349mm,59.563mm)(32.349mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26-2(33.274mm,60.452mm) on Top Layer And Track (32.349mm,59.563mm)(34.199mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26-2(33.274mm,60.452mm) on Top Layer And Track (34.199mm,59.563mm)(34.199mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.1-1(36.195mm,34.925mm) on Top Layer And Track (35.27mm,34.036mm)(35.27mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.1-1(36.195mm,34.925mm) on Top Layer And Track (35.27mm,34.036mm)(37.12mm,34.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.1-1(36.195mm,34.925mm) on Top Layer And Track (37.12mm,34.036mm)(37.12mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.1-2(36.195mm,36.957mm) on Top Layer And Track (35.27mm,34.036mm)(35.27mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.1-2(36.195mm,36.957mm) on Top Layer And Track (35.27mm,37.846mm)(37.12mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.1-2(36.195mm,36.957mm) on Top Layer And Track (37.12mm,34.036mm)(37.12mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.3-2(114.935mm,36.957mm) on Top Layer And Track (114.01mm,34.036mm)(114.01mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.3-2(114.935mm,36.957mm) on Top Layer And Track (114.01mm,37.846mm)(115.86mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.3-2(114.935mm,36.957mm) on Top Layer And Track (115.86mm,34.036mm)(115.86mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.10-1(13.589mm,104.8mm) on Top Layer And Track (12.664mm,101.879mm)(12.664mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.10-1(13.589mm,104.8mm) on Top Layer And Track (12.664mm,105.689mm)(14.514mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.10-1(13.589mm,104.8mm) on Top Layer And Track (14.514mm,101.879mm)(14.514mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C28.10-2(13.589mm,102.768mm) on Top Layer And Text "C28.10" (12.788mm,102.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.10-2(13.589mm,102.768mm) on Top Layer And Track (12.664mm,101.879mm)(12.664mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.10-2(13.589mm,102.768mm) on Top Layer And Track (12.664mm,101.879mm)(14.514mm,101.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.10-2(13.589mm,102.768mm) on Top Layer And Track (14.514mm,101.879mm)(14.514mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.5-1(191.262mm,34.925mm) on Top Layer And Track (190.337mm,34.036mm)(190.337mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.5-1(191.262mm,34.925mm) on Top Layer And Track (190.337mm,34.036mm)(192.187mm,34.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.5-1(191.262mm,34.925mm) on Top Layer And Track (192.187mm,34.036mm)(192.187mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.5-2(191.262mm,36.957mm) on Top Layer And Track (190.337mm,34.036mm)(190.337mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.5-2(191.262mm,36.957mm) on Top Layer And Track (190.337mm,37.846mm)(192.187mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.5-2(191.262mm,36.957mm) on Top Layer And Track (192.187mm,34.036mm)(192.187mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.7-1(129.667mm,104.8mm) on Top Layer And Track (128.742mm,101.879mm)(128.742mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.7-1(129.667mm,104.8mm) on Top Layer And Track (128.742mm,105.689mm)(130.592mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.7-1(129.667mm,104.8mm) on Top Layer And Track (130.592mm,101.879mm)(130.592mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.8-1(90.932mm,104.8mm) on Top Layer And Track (90.007mm,101.879mm)(90.007mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.8-1(90.932mm,104.8mm) on Top Layer And Track (90.007mm,105.689mm)(91.857mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.8-1(90.932mm,104.8mm) on Top Layer And Track (91.857mm,101.879mm)(91.857mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.8-2(90.932mm,102.768mm) on Top Layer And Track (90.007mm,101.879mm)(90.007mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.8-2(90.932mm,102.768mm) on Top Layer And Track (90.007mm,101.879mm)(91.857mm,101.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.8-2(90.932mm,102.768mm) on Top Layer And Track (91.857mm,101.879mm)(91.857mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.1-1(24.13mm,34.925mm) on Top Layer And Track (23.205mm,34.036mm)(23.205mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.1-1(24.13mm,34.925mm) on Top Layer And Track (23.205mm,34.036mm)(25.055mm,34.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.1-1(24.13mm,34.925mm) on Top Layer And Track (25.055mm,34.036mm)(25.055mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.1-2(24.13mm,36.957mm) on Top Layer And Track (23.205mm,34.036mm)(23.205mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.1-2(24.13mm,36.957mm) on Top Layer And Track (23.205mm,37.846mm)(25.055mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.1-2(24.13mm,36.957mm) on Top Layer And Track (25.055mm,34.036mm)(25.055mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.2-1(63.5mm,34.925mm) on Top Layer And Track (62.575mm,34.036mm)(62.575mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.2-1(63.5mm,34.925mm) on Top Layer And Track (62.575mm,34.036mm)(64.425mm,34.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.2-1(63.5mm,34.925mm) on Top Layer And Track (64.425mm,34.036mm)(64.425mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.3-1(102.87mm,34.925mm) on Top Layer And Track (101.945mm,34.036mm)(101.945mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.3-1(102.87mm,34.925mm) on Top Layer And Track (101.945mm,34.036mm)(103.795mm,34.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.3-1(102.87mm,34.925mm) on Top Layer And Track (103.795mm,34.036mm)(103.795mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.3-2(102.87mm,36.957mm) on Top Layer And Track (101.945mm,34.036mm)(101.945mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.3-2(102.87mm,36.957mm) on Top Layer And Track (101.945mm,37.846mm)(103.795mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.3-2(102.87mm,36.957mm) on Top Layer And Track (103.795mm,34.036mm)(103.795mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.4-2(142.24mm,36.957mm) on Top Layer And Track (141.315mm,34.036mm)(141.315mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.4-2(142.24mm,36.957mm) on Top Layer And Track (141.315mm,37.846mm)(143.165mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.4-2(142.24mm,36.957mm) on Top Layer And Track (143.165mm,34.036mm)(143.165mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.5-1(181.61mm,34.925mm) on Top Layer And Track (180.685mm,34.036mm)(180.685mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.5-1(181.61mm,34.925mm) on Top Layer And Track (180.685mm,34.036mm)(182.535mm,34.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.5-1(181.61mm,34.925mm) on Top Layer And Track (182.535mm,34.036mm)(182.535mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.6-1(177.927mm,104.8mm) on Top Layer And Track (177.002mm,101.879mm)(177.002mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.6-1(177.927mm,104.8mm) on Top Layer And Track (177.002mm,105.689mm)(178.852mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.6-1(177.927mm,104.8mm) on Top Layer And Track (178.852mm,101.879mm)(178.852mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.6-2(177.927mm,102.768mm) on Top Layer And Track (177.002mm,101.879mm)(177.002mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.6-2(177.927mm,102.768mm) on Top Layer And Track (177.002mm,101.879mm)(178.852mm,101.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.6-2(177.927mm,102.768mm) on Top Layer And Track (178.852mm,101.879mm)(178.852mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C30.10-1(20.955mm,104.8mm) on Top Layer And Track (20.03mm,101.879mm)(20.03mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C30.10-1(20.955mm,104.8mm) on Top Layer And Track (20.03mm,105.689mm)(21.88mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C30.10-1(20.955mm,104.8mm) on Top Layer And Track (21.88mm,101.879mm)(21.88mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30.10-2(20.955mm,102.768mm) on Top Layer And Text "C30.10" (20.154mm,102.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C30.10-2(20.955mm,102.768mm) on Top Layer And Track (20.03mm,101.879mm)(20.03mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C30.10-2(20.955mm,102.768mm) on Top Layer And Track (20.03mm,101.879mm)(21.88mm,101.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C30.10-2(20.955mm,102.768mm) on Top Layer And Track (21.88mm,101.879mm)(21.88mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.2-1(56.261mm,34.925mm) on Top Layer And Track (55.336mm,34.036mm)(55.336mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C31.2-1(56.261mm,34.925mm) on Top Layer And Track (55.336mm,34.036mm)(57.186mm,34.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.2-1(56.261mm,34.925mm) on Top Layer And Track (57.186mm,34.036mm)(57.186mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.3-1(95.631mm,34.925mm) on Top Layer And Track (94.706mm,34.036mm)(94.706mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C31.3-1(95.631mm,34.925mm) on Top Layer And Track (94.706mm,34.036mm)(96.556mm,34.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.3-1(95.631mm,34.925mm) on Top Layer And Track (96.556mm,34.036mm)(96.556mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.3-2(95.631mm,36.957mm) on Top Layer And Track (94.706mm,34.036mm)(94.706mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C31.3-2(95.631mm,36.957mm) on Top Layer And Track (94.706mm,37.846mm)(96.556mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.3-2(95.631mm,36.957mm) on Top Layer And Track (96.556mm,34.036mm)(96.556mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.4-2(135.001mm,36.957mm) on Top Layer And Track (134.076mm,34.036mm)(134.076mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C31.4-2(135.001mm,36.957mm) on Top Layer And Track (134.076mm,37.846mm)(135.926mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.4-2(135.001mm,36.957mm) on Top Layer And Track (135.926mm,34.036mm)(135.926mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.5-1(174.371mm,34.925mm) on Top Layer And Track (173.446mm,34.036mm)(173.446mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C31.5-1(174.371mm,34.925mm) on Top Layer And Track (173.446mm,34.036mm)(175.296mm,34.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.5-1(174.371mm,34.925mm) on Top Layer And Track (175.296mm,34.036mm)(175.296mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.5-2(174.371mm,36.957mm) on Top Layer And Track (173.446mm,34.036mm)(173.446mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C31.5-2(174.371mm,36.957mm) on Top Layer And Track (173.446mm,37.846mm)(175.296mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.5-2(174.371mm,36.957mm) on Top Layer And Track (175.296mm,34.036mm)(175.296mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.6-2(185.166mm,102.768mm) on Top Layer And Track (184.241mm,101.879mm)(184.241mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C31.6-2(185.166mm,102.768mm) on Top Layer And Track (184.241mm,101.879mm)(186.091mm,101.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.6-2(185.166mm,102.768mm) on Top Layer And Track (186.091mm,101.879mm)(186.091mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.7-1(146.558mm,104.8mm) on Top Layer And Track (145.633mm,101.879mm)(145.633mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C31.7-1(146.558mm,104.8mm) on Top Layer And Track (145.633mm,105.689mm)(147.483mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.7-1(146.558mm,104.8mm) on Top Layer And Track (147.483mm,101.879mm)(147.483mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.8-1(107.823mm,104.8mm) on Top Layer And Track (106.898mm,101.879mm)(106.898mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C31.8-1(107.823mm,104.8mm) on Top Layer And Track (106.898mm,105.689mm)(108.748mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.8-1(107.823mm,104.8mm) on Top Layer And Track (108.748mm,101.879mm)(108.748mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.8-2(107.823mm,102.768mm) on Top Layer And Track (106.898mm,101.879mm)(106.898mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C31.8-2(107.823mm,102.768mm) on Top Layer And Track (106.898mm,101.879mm)(108.748mm,101.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.8-2(107.823mm,102.768mm) on Top Layer And Track (108.748mm,101.879mm)(108.748mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.9-2(69.215mm,102.745mm) on Top Layer And Track (68.29mm,101.856mm)(68.29mm,105.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C31.9-2(69.215mm,102.745mm) on Top Layer And Track (68.29mm,101.856mm)(70.14mm,101.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31.9-2(69.215mm,102.745mm) on Top Layer And Track (70.14mm,101.856mm)(70.14mm,105.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-2(173.976mm,62.461mm) on Top Layer And Track (171.055mm,61.536mm)(174.865mm,61.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-2(173.976mm,62.461mm) on Top Layer And Track (171.055mm,63.386mm)(174.865mm,63.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C3-2(173.976mm,62.461mm) on Top Layer And Track (174.865mm,61.536mm)(174.865mm,63.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C32.1-1(14.605mm,34.925mm) on Top Layer And Track (13.68mm,34.036mm)(13.68mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C32.1-1(14.605mm,34.925mm) on Top Layer And Track (13.68mm,34.036mm)(15.53mm,34.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C32.1-1(14.605mm,34.925mm) on Top Layer And Track (15.53mm,34.036mm)(15.53mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C32.1-2(14.605mm,36.957mm) on Top Layer And Track (13.68mm,34.036mm)(13.68mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C32.1-2(14.605mm,36.957mm) on Top Layer And Track (13.68mm,37.846mm)(15.53mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C32.1-2(14.605mm,36.957mm) on Top Layer And Track (15.53mm,34.036mm)(15.53mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C32.3-2(93.345mm,36.957mm) on Top Layer And Track (92.42mm,34.036mm)(92.42mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C32.3-2(93.345mm,36.957mm) on Top Layer And Track (92.42mm,37.846mm)(94.27mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C32.3-2(93.345mm,36.957mm) on Top Layer And Track (94.27mm,34.036mm)(94.27mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33.10-1(39.878mm,104.8mm) on Top Layer And Track (38.953mm,101.879mm)(38.953mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C33.10-1(39.878mm,104.8mm) on Top Layer And Track (38.953mm,105.689mm)(40.803mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33.10-1(39.878mm,104.8mm) on Top Layer And Track (40.803mm,101.879mm)(40.803mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C33.10-2(39.878mm,102.768mm) on Top Layer And Text "C33.10" (38.95mm,102.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33.10-2(39.878mm,102.768mm) on Top Layer And Track (38.953mm,101.879mm)(38.953mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C33.10-2(39.878mm,102.768mm) on Top Layer And Track (38.953mm,101.879mm)(40.803mm,101.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33.10-2(39.878mm,102.768mm) on Top Layer And Track (40.803mm,101.879mm)(40.803mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33.5-1(164.973mm,34.925mm) on Top Layer And Track (164.048mm,34.036mm)(164.048mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C33.5-1(164.973mm,34.925mm) on Top Layer And Track (164.048mm,34.036mm)(165.898mm,34.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33.5-1(164.973mm,34.925mm) on Top Layer And Track (165.898mm,34.036mm)(165.898mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33.5-2(164.973mm,36.957mm) on Top Layer And Track (164.048mm,34.036mm)(164.048mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C33.5-2(164.973mm,36.957mm) on Top Layer And Track (164.048mm,37.846mm)(165.898mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33.5-2(164.973mm,36.957mm) on Top Layer And Track (165.898mm,34.036mm)(165.898mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33.7-1(155.956mm,104.8mm) on Top Layer And Track (155.031mm,101.879mm)(155.031mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C33.7-1(155.956mm,104.8mm) on Top Layer And Track (155.031mm,105.689mm)(156.881mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33.7-1(155.956mm,104.8mm) on Top Layer And Track (156.881mm,101.879mm)(156.881mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33.8-1(117.221mm,104.8mm) on Top Layer And Track (116.296mm,101.879mm)(116.296mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C33.8-1(117.221mm,104.8mm) on Top Layer And Track (116.296mm,105.689mm)(118.146mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33.8-1(117.221mm,104.8mm) on Top Layer And Track (118.146mm,101.879mm)(118.146mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33.8-2(117.221mm,102.768mm) on Top Layer And Track (116.296mm,101.879mm)(116.296mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C33.8-2(117.221mm,102.768mm) on Top Layer And Track (116.296mm,101.879mm)(118.146mm,101.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33.8-2(117.221mm,102.768mm) on Top Layer And Track (118.146mm,101.879mm)(118.146mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34.1-2(5.08mm,36.957mm) on Top Layer And Track (4.155mm,34.036mm)(4.155mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C34.1-2(5.08mm,36.957mm) on Top Layer And Track (4.155mm,37.846mm)(6.005mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34.1-2(5.08mm,36.957mm) on Top Layer And Track (6.005mm,34.036mm)(6.005mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34.2-1(44.45mm,34.925mm) on Top Layer And Track (43.525mm,34.036mm)(43.525mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C34.2-1(44.45mm,34.925mm) on Top Layer And Track (43.525mm,34.036mm)(45.375mm,34.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34.2-1(44.45mm,34.925mm) on Top Layer And Track (45.375mm,34.036mm)(45.375mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34.3-1(83.82mm,34.925mm) on Top Layer And Track (82.895mm,34.036mm)(82.895mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C34.3-1(83.82mm,34.925mm) on Top Layer And Track (82.895mm,34.036mm)(84.745mm,34.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34.3-1(83.82mm,34.925mm) on Top Layer And Track (84.745mm,34.036mm)(84.745mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34.3-2(83.82mm,36.957mm) on Top Layer And Track (82.895mm,34.036mm)(82.895mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C34.3-2(83.82mm,36.957mm) on Top Layer And Track (82.895mm,37.846mm)(84.745mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34.3-2(83.82mm,36.957mm) on Top Layer And Track (84.745mm,34.036mm)(84.745mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34.4-2(123.19mm,36.957mm) on Top Layer And Track (122.265mm,34.036mm)(122.265mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C34.4-2(123.19mm,36.957mm) on Top Layer And Track (122.265mm,37.846mm)(124.115mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34.4-2(123.19mm,36.957mm) on Top Layer And Track (124.115mm,34.036mm)(124.115mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34.6-1(196.977mm,104.8mm) on Top Layer And Track (196.052mm,101.879mm)(196.052mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C34.6-1(196.977mm,104.8mm) on Top Layer And Track (196.052mm,105.689mm)(197.902mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34.6-1(196.977mm,104.8mm) on Top Layer And Track (197.902mm,101.879mm)(197.902mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34.6-2(196.977mm,102.768mm) on Top Layer And Track (196.052mm,101.879mm)(196.052mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C34.6-2(196.977mm,102.768mm) on Top Layer And Track (196.052mm,101.879mm)(197.902mm,101.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34.6-2(196.977mm,102.768mm) on Top Layer And Track (197.902mm,101.879mm)(197.902mm,105.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad D1-1(18.379mm,76.2mm) on Top Layer And Track (12.497mm,74.828mm)(19.66mm,74.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D1-1(18.379mm,76.2mm) on Top Layer And Track (12.497mm,77.597mm)(19.634mm,77.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D1-1(18.379mm,76.2mm) on Top Layer And Track (19.634mm,77.597mm)(19.939mm,77.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D1-1(18.379mm,76.2mm) on Top Layer And Track (19.66mm,74.828mm)(19.939mm,75.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D2-2(36.83mm,81.369mm) on Top Layer And Track (36.068mm,80.645mm)(36.068mm,83.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D2-2(36.83mm,81.369mm) on Top Layer And Track (36.068mm,80.645mm)(37.592mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D2-2(36.83mm,81.369mm) on Top Layer And Track (37.592mm,80.645mm)(37.592mm,83.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad D3-1(65.024mm,83.731mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D3-1(65.024mm,83.731mm) on Top Layer And Track (64.262mm,81.153mm)(64.262mm,84.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D3-1(65.024mm,83.731mm) on Top Layer And Track (64.262mm,84.455mm)(65.786mm,84.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D3-1(65.024mm,83.731mm) on Top Layer And Track (65.786mm,81.153mm)(65.786mm,84.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D3-2(65.024mm,81.877mm) on Top Layer And Track (64.262mm,81.153mm)(64.262mm,84.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D3-2(65.024mm,81.877mm) on Top Layer And Track (64.262mm,81.153mm)(65.786mm,81.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D3-2(65.024mm,81.877mm) on Top Layer And Track (65.786mm,81.153mm)(65.786mm,84.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad D4-1(50.165mm,56.125mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D4-1(50.165mm,56.125mm) on Top Layer And Track (49.403mm,55.401mm)(49.403mm,58.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D4-1(50.165mm,56.125mm) on Top Layer And Track (49.403mm,55.401mm)(50.927mm,55.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D4-1(50.165mm,56.125mm) on Top Layer And Track (50.927mm,55.401mm)(50.927mm,58.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad D6-1(50.976mm,50.8mm) on Top Layer And Track (52.07mm,49.911mm)(52.07mm,51.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad F1-1(32.578mm,76.962mm) on Top Layer And Track (31.728mm,76.037mm)(31.728mm,77.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad F1-1(32.578mm,76.962mm) on Top Layer And Track (31.728mm,76.037mm)(35.328mm,76.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad F1-1(32.578mm,76.962mm) on Top Layer And Track (31.728mm,77.887mm)(35.328mm,77.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad F1-2(34.478mm,76.962mm) on Top Layer And Track (31.728mm,76.037mm)(35.328mm,76.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad F1-2(34.478mm,76.962mm) on Top Layer And Track (31.728mm,77.887mm)(35.328mm,77.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad F1-2(34.478mm,76.962mm) on Top Layer And Track (35.328mm,76.037mm)(35.328mm,77.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad J8-1(96.012mm,86.36mm) on Multi-Layer And Track (96.817mm,85.1mm)(97.282mm,85.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J9-2(14.479mm,54.133mm) on Multi-Layer And Track (15.579mm,46.483mm)(15.579mm,59.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(80.01mm,60.452mm) on Top Layer And Track (79.085mm,59.563mm)(79.085mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R5-2(80.01mm,60.452mm) on Top Layer And Track (79.085mm,59.563mm)(80.935mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(80.01mm,60.452mm) on Top Layer And Track (80.935mm,59.563mm)(80.935mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(80.01mm,64.77mm) on Top Layer And Track (79.085mm,63.881mm)(79.085mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R6-1(80.01mm,64.77mm) on Top Layer And Track (79.085mm,63.881mm)(80.935mm,63.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(80.01mm,64.77mm) on Top Layer And Track (80.935mm,63.881mm)(80.935mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(80.01mm,66.802mm) on Top Layer And Track (79.085mm,63.881mm)(79.085mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R6-2(80.01mm,66.802mm) on Top Layer And Track (79.085mm,67.691mm)(80.935mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(80.01mm,66.802mm) on Top Layer And Track (80.935mm,63.881mm)(80.935mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R7-1(37.846mm,58.42mm) on Top Layer And Track (36.957mm,57.495mm)(36.957mm,59.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(37.846mm,58.42mm) on Top Layer And Track (36.957mm,57.495mm)(40.767mm,57.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(37.846mm,58.42mm) on Top Layer And Track (36.957mm,59.345mm)(40.767mm,59.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R8-1(39.116mm,64.008mm) on Top Layer And Track (38.227mm,63.083mm)(38.227mm,64.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(39.116mm,64.008mm) on Top Layer And Track (38.227mm,63.083mm)(42.037mm,63.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(39.116mm,64.008mm) on Top Layer And Track (38.227mm,64.933mm)(42.037mm,64.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(41.148mm,64.008mm) on Top Layer And Track (38.227mm,63.083mm)(42.037mm,63.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(41.148mm,64.008mm) on Top Layer And Track (38.227mm,64.933mm)(42.037mm,64.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R8-2(41.148mm,64.008mm) on Top Layer And Track (42.037mm,63.083mm)(42.037mm,64.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(50.038mm,60.189mm) on Top Layer And Track (47.117mm,59.264mm)(50.927mm,59.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(50.038mm,60.189mm) on Top Layer And Track (47.117mm,61.114mm)(50.927mm,61.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad R9-1(50.038mm,60.189mm) on Top Layer And Track (49.53mm,61.205mm)(50.8mm,61.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R9-1(50.038mm,60.189mm) on Top Layer And Track (50.927mm,59.264mm)(50.927mm,61.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R9-2(48.006mm,60.189mm) on Top Layer And Track (47.117mm,59.264mm)(47.117mm,61.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(48.006mm,60.189mm) on Top Layer And Track (47.117mm,59.264mm)(50.927mm,59.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(48.006mm,60.189mm) on Top Layer And Track (47.117mm,61.114mm)(50.927mm,61.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U2-1(40.411mm,83.072mm) on Top Layer And Track (41.711mm,77.422mm)(41.711mm,83.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U2-1(40.411mm,83.072mm) on Top Layer And Track (41.711mm,83.672mm)(41.761mm,83.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad U2-1(40.411mm,83.072mm) on Top Layer And Track (41.711mm,83.897mm)(41.936mm,84.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U2-2(40.411mm,80.772mm) on Top Layer And Track (41.711mm,77.422mm)(41.711mm,83.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U2-3(40.411mm,78.472mm) on Top Layer And Track (41.711mm,77.422mm)(41.711mm,83.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U2-4(46.711mm,80.772mm) on Top Layer And Track (45.411mm,77.422mm)(45.411mm,84.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-12(30.991mm,49.068mm) on Top Layer And Track (26.723mm,50.243mm)(36.523mm,50.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-13(32.261mm,49.068mm) on Top Layer And Track (26.723mm,50.243mm)(36.523mm,50.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.10-2(7.051mm,104.884mm) on Top Layer And Track (6.501mm,103.604mm)(6.501mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6.10-3(7.051mm,102.684mm) on Top Layer And Text "U6.10" (7.084mm,102.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.10-3(7.051mm,102.684mm) on Top Layer And Track (6.501mm,103.604mm)(6.501mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.10-3(7.051mm,102.684mm) on Top Layer And Track (7.851mm,103.084mm)(8.151mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6.10-4(8.951mm,102.684mm) on Top Layer And Text "U6.10" (7.084mm,102.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.10-4(8.951mm,102.684mm) on Top Layer And Track (7.851mm,103.084mm)(8.151mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.10-4(8.951mm,102.684mm) on Top Layer And Track (9.501mm,103.604mm)(9.501mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U6.1-1(38.62mm,34.841mm) on Top Layer And Track (37.87mm,35.761mm)(37.87mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.1-2(40.32mm,34.841mm) on Top Layer And Track (40.87mm,35.761mm)(40.87mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.1-3(40.32mm,37.041mm) on Top Layer And Track (39.22mm,36.641mm)(39.52mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.1-3(40.32mm,37.041mm) on Top Layer And Track (40.87mm,35.761mm)(40.87mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.1-4(38.42mm,37.041mm) on Top Layer And Track (37.87mm,35.761mm)(37.87mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.1-4(38.42mm,37.041mm) on Top Layer And Track (39.22mm,36.641mm)(39.52mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U6.2-1(77.99mm,34.841mm) on Top Layer And Track (77.24mm,35.761mm)(77.24mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.2-2(79.69mm,34.841mm) on Top Layer And Track (80.24mm,35.761mm)(80.24mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.2-3(79.69mm,37.041mm) on Top Layer And Track (78.59mm,36.641mm)(78.89mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.2-3(79.69mm,37.041mm) on Top Layer And Track (80.24mm,35.761mm)(80.24mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.2-4(77.79mm,37.041mm) on Top Layer And Track (77.24mm,35.761mm)(77.24mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.2-4(77.79mm,37.041mm) on Top Layer And Track (78.59mm,36.641mm)(78.89mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U6.3-1(117.36mm,34.841mm) on Top Layer And Track (116.61mm,35.761mm)(116.61mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.3-2(119.06mm,34.841mm) on Top Layer And Track (119.61mm,35.761mm)(119.61mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.3-3(119.06mm,37.041mm) on Top Layer And Track (117.96mm,36.641mm)(118.26mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.3-3(119.06mm,37.041mm) on Top Layer And Track (119.61mm,35.761mm)(119.61mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.3-4(117.16mm,37.041mm) on Top Layer And Track (116.61mm,35.761mm)(116.61mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.3-4(117.16mm,37.041mm) on Top Layer And Track (117.96mm,36.641mm)(118.26mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.6-2(161.737mm,104.884mm) on Top Layer And Track (161.187mm,103.604mm)(161.187mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.6-3(161.737mm,102.684mm) on Top Layer And Track (161.187mm,103.604mm)(161.187mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.6-3(161.737mm,102.684mm) on Top Layer And Track (162.537mm,103.084mm)(162.837mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.6-4(163.637mm,102.684mm) on Top Layer And Track (162.537mm,103.084mm)(162.837mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.6-4(163.637mm,102.684mm) on Top Layer And Track (164.187mm,103.604mm)(164.187mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.7-2(123.129mm,104.884mm) on Top Layer And Track (122.579mm,103.604mm)(122.579mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.7-3(123.129mm,102.684mm) on Top Layer And Track (122.579mm,103.604mm)(122.579mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.7-3(123.129mm,102.684mm) on Top Layer And Track (123.929mm,103.084mm)(124.229mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.7-4(125.029mm,102.684mm) on Top Layer And Track (123.929mm,103.084mm)(124.229mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.7-4(125.029mm,102.684mm) on Top Layer And Track (125.579mm,103.604mm)(125.579mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U6.9-1(47.486mm,104.861mm) on Top Layer And Track (48.236mm,103.581mm)(48.236mm,103.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.1-1(28.841mm,34.841mm) on Top Layer And Track (28.091mm,35.761mm)(28.091mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.1-2(30.541mm,34.841mm) on Top Layer And Track (31.091mm,35.761mm)(31.091mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.1-3(30.541mm,37.041mm) on Top Layer And Track (29.441mm,36.641mm)(29.741mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.1-3(30.541mm,37.041mm) on Top Layer And Track (31.091mm,35.761mm)(31.091mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.1-4(28.641mm,37.041mm) on Top Layer And Track (28.091mm,35.761mm)(28.091mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.1-4(28.641mm,37.041mm) on Top Layer And Track (29.441mm,36.641mm)(29.741mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.2-1(68.211mm,34.841mm) on Top Layer And Track (67.461mm,35.761mm)(67.461mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.2-2(69.911mm,34.841mm) on Top Layer And Track (70.461mm,35.761mm)(70.461mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.2-3(69.911mm,37.041mm) on Top Layer And Track (68.811mm,36.641mm)(69.111mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.2-3(69.911mm,37.041mm) on Top Layer And Track (70.461mm,35.761mm)(70.461mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.3-1(107.581mm,34.841mm) on Top Layer And Track (106.831mm,35.761mm)(106.831mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.3-2(109.281mm,34.841mm) on Top Layer And Track (109.831mm,35.761mm)(109.831mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.3-3(109.281mm,37.041mm) on Top Layer And Track (108.181mm,36.641mm)(108.481mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.3-3(109.281mm,37.041mm) on Top Layer And Track (109.831mm,35.761mm)(109.831mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.3-4(107.381mm,37.041mm) on Top Layer And Track (106.831mm,35.761mm)(106.831mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.3-4(107.381mm,37.041mm) on Top Layer And Track (108.181mm,36.641mm)(108.481mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.4-1(146.951mm,34.841mm) on Top Layer And Track (146.201mm,35.761mm)(146.201mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.4-2(148.651mm,34.841mm) on Top Layer And Track (149.201mm,35.761mm)(149.201mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.4-3(148.651mm,37.041mm) on Top Layer And Track (147.551mm,36.641mm)(147.851mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.4-3(148.651mm,37.041mm) on Top Layer And Track (149.201mm,35.761mm)(149.201mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.4-4(146.751mm,37.041mm) on Top Layer And Track (146.201mm,35.761mm)(146.201mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.4-4(146.751mm,37.041mm) on Top Layer And Track (147.551mm,36.641mm)(147.851mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.5-4(186.121mm,37.041mm) on Top Layer And Track (185.571mm,35.761mm)(185.571mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.5-4(186.121mm,37.041mm) on Top Layer And Track (186.921mm,36.641mm)(187.221mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.6-1(173.216mm,104.884mm) on Top Layer And Track (173.966mm,103.604mm)(173.966mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.6-2(171.516mm,104.884mm) on Top Layer And Track (170.966mm,103.604mm)(170.966mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.6-3(171.516mm,102.684mm) on Top Layer And Track (170.966mm,103.604mm)(170.966mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.6-3(171.516mm,102.684mm) on Top Layer And Track (172.316mm,103.084mm)(172.616mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.6-4(173.416mm,102.684mm) on Top Layer And Track (172.316mm,103.084mm)(172.616mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.6-4(173.416mm,102.684mm) on Top Layer And Track (173.966mm,103.604mm)(173.966mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.7-1(134.608mm,104.884mm) on Top Layer And Track (135.358mm,103.604mm)(135.358mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.7-2(132.908mm,104.884mm) on Top Layer And Track (132.358mm,103.604mm)(132.358mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.7-3(132.908mm,102.684mm) on Top Layer And Track (132.358mm,103.604mm)(132.358mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.7-3(132.908mm,102.684mm) on Top Layer And Track (133.708mm,103.084mm)(134.008mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.7-4(134.808mm,102.684mm) on Top Layer And Track (133.708mm,103.084mm)(134.008mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.7-4(134.808mm,102.684mm) on Top Layer And Track (135.358mm,103.604mm)(135.358mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.8-1(95.873mm,104.884mm) on Top Layer And Track (96.623mm,103.604mm)(96.623mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.8-2(94.173mm,104.884mm) on Top Layer And Track (93.623mm,103.604mm)(93.623mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.8-3(94.173mm,102.684mm) on Top Layer And Track (93.623mm,103.604mm)(93.623mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.8-3(94.173mm,102.684mm) on Top Layer And Track (94.973mm,103.084mm)(95.273mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8.10-4(28.255mm,102.684mm) on Top Layer And Text "U8.10" (26.515mm,102.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.10-4(28.255mm,102.684mm) on Top Layer And Track (27.155mm,103.084mm)(27.455mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.10-4(28.255mm,102.684mm) on Top Layer And Track (28.805mm,103.604mm)(28.805mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.2-1(58.686mm,34.841mm) on Top Layer And Track (57.936mm,35.761mm)(57.936mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.2-2(60.386mm,34.841mm) on Top Layer And Track (60.936mm,35.761mm)(60.936mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.2-3(60.386mm,37.041mm) on Top Layer And Track (59.286mm,36.641mm)(59.586mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.2-3(60.386mm,37.041mm) on Top Layer And Track (60.936mm,35.761mm)(60.936mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.3-1(98.056mm,34.841mm) on Top Layer And Track (97.306mm,35.761mm)(97.306mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.3-2(99.756mm,34.841mm) on Top Layer And Track (100.306mm,35.761mm)(100.306mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.3-4(97.856mm,37.041mm) on Top Layer And Track (97.306mm,35.761mm)(97.306mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.3-4(97.856mm,37.041mm) on Top Layer And Track (98.656mm,36.641mm)(98.956mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.4-1(137.426mm,34.841mm) on Top Layer And Track (136.676mm,35.761mm)(136.676mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.4-2(139.126mm,34.841mm) on Top Layer And Track (139.676mm,35.761mm)(139.676mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.4-3(139.126mm,37.041mm) on Top Layer And Track (138.026mm,36.641mm)(138.326mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.4-3(139.126mm,37.041mm) on Top Layer And Track (139.676mm,35.761mm)(139.676mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.4-4(137.226mm,37.041mm) on Top Layer And Track (136.676mm,35.761mm)(136.676mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.4-4(137.226mm,37.041mm) on Top Layer And Track (138.026mm,36.641mm)(138.326mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.5-1(176.796mm,34.841mm) on Top Layer And Track (176.046mm,35.761mm)(176.046mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.5-3(178.496mm,37.041mm) on Top Layer And Track (177.396mm,36.641mm)(177.696mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.5-3(178.496mm,37.041mm) on Top Layer And Track (179.046mm,35.761mm)(179.046mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.5-4(176.596mm,37.041mm) on Top Layer And Track (176.046mm,35.761mm)(176.046mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.5-4(176.596mm,37.041mm) on Top Layer And Track (177.396mm,36.641mm)(177.696mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.6-1(182.741mm,104.884mm) on Top Layer And Track (183.491mm,103.604mm)(183.491mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.6-2(181.041mm,104.884mm) on Top Layer And Track (180.491mm,103.604mm)(180.491mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.6-3(181.041mm,102.684mm) on Top Layer And Track (180.491mm,103.604mm)(180.491mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.6-3(181.041mm,102.684mm) on Top Layer And Track (181.841mm,103.084mm)(182.141mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.6-4(182.941mm,102.684mm) on Top Layer And Track (181.841mm,103.084mm)(182.141mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.6-4(182.941mm,102.684mm) on Top Layer And Track (183.491mm,103.604mm)(183.491mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.7-1(144.133mm,104.884mm) on Top Layer And Track (144.883mm,103.604mm)(144.883mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.7-2(142.433mm,104.884mm) on Top Layer And Track (141.883mm,103.604mm)(141.883mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.7-3(142.433mm,102.684mm) on Top Layer And Track (141.883mm,103.604mm)(141.883mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.7-3(142.433mm,102.684mm) on Top Layer And Track (143.233mm,103.084mm)(143.533mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.8-1(105.398mm,104.884mm) on Top Layer And Track (106.148mm,103.604mm)(106.148mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.8-2(103.698mm,104.884mm) on Top Layer And Track (103.148mm,103.604mm)(103.148mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.8-3(103.698mm,102.684mm) on Top Layer And Track (103.148mm,103.604mm)(103.148mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.8-3(103.698mm,102.684mm) on Top Layer And Track (104.498mm,103.084mm)(104.798mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.8-4(105.598mm,102.684mm) on Top Layer And Track (104.498mm,103.084mm)(104.798mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.8-4(105.598mm,102.684mm) on Top Layer And Track (106.148mm,103.604mm)(106.148mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.9-1(66.79mm,104.861mm) on Top Layer And Track (67.54mm,103.581mm)(67.54mm,103.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.9-4(66.99mm,102.661mm) on Top Layer And Track (65.89mm,103.061mm)(66.19mm,103.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.9-4(66.99mm,102.661mm) on Top Layer And Track (67.54mm,103.581mm)(67.54mm,103.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U9.10-3(35.88mm,102.684mm) on Top Layer And Text "U9.10" (36.04mm,102.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.10-3(35.88mm,102.684mm) on Top Layer And Track (35.33mm,103.604mm)(35.33mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.10-3(35.88mm,102.684mm) on Top Layer And Track (36.68mm,103.084mm)(36.98mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U9.10-4(37.78mm,102.684mm) on Top Layer And Text "U9.10" (36.04mm,102.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.10-4(37.78mm,102.684mm) on Top Layer And Track (36.68mm,103.084mm)(36.98mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.10-4(37.78mm,102.684mm) on Top Layer And Track (38.33mm,103.604mm)(38.33mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.1-3(11.491mm,37.041mm) on Top Layer And Track (10.391mm,36.641mm)(10.691mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.1-3(11.491mm,37.041mm) on Top Layer And Track (12.041mm,35.761mm)(12.041mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.1-4(9.591mm,37.041mm) on Top Layer And Track (10.391mm,36.641mm)(10.691mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.1-4(9.591mm,37.041mm) on Top Layer And Track (9.041mm,35.761mm)(9.041mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.3-1(88.531mm,34.841mm) on Top Layer And Track (87.781mm,35.761mm)(87.781mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.3-2(90.231mm,34.841mm) on Top Layer And Track (90.781mm,35.761mm)(90.781mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.4-1(127.901mm,34.841mm) on Top Layer And Track (127.151mm,35.761mm)(127.151mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.4-3(129.601mm,37.041mm) on Top Layer And Track (128.501mm,36.641mm)(128.801mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.4-3(129.601mm,37.041mm) on Top Layer And Track (130.151mm,35.761mm)(130.151mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.4-4(127.701mm,37.041mm) on Top Layer And Track (127.151mm,35.761mm)(127.151mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.4-4(127.701mm,37.041mm) on Top Layer And Track (128.501mm,36.641mm)(128.801mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.5-1(167.271mm,34.841mm) on Top Layer And Track (166.521mm,35.761mm)(166.521mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.5-2(168.971mm,34.841mm) on Top Layer And Track (169.521mm,35.761mm)(169.521mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.5-3(168.971mm,37.041mm) on Top Layer And Track (167.871mm,36.641mm)(168.171mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.5-3(168.971mm,37.041mm) on Top Layer And Track (169.521mm,35.761mm)(169.521mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.5-4(167.071mm,37.041mm) on Top Layer And Track (166.521mm,35.761mm)(166.521mm,36.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.5-4(167.071mm,37.041mm) on Top Layer And Track (167.871mm,36.641mm)(168.171mm,36.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.7-1(153.658mm,104.884mm) on Top Layer And Track (154.408mm,103.604mm)(154.408mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.7-2(151.958mm,104.884mm) on Top Layer And Track (151.408mm,103.604mm)(151.408mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.7-3(151.958mm,102.684mm) on Top Layer And Track (151.408mm,103.604mm)(151.408mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.7-3(151.958mm,102.684mm) on Top Layer And Track (152.758mm,103.084mm)(153.058mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.8-1(114.923mm,104.884mm) on Top Layer And Track (115.673mm,103.604mm)(115.673mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.8-2(113.223mm,104.884mm) on Top Layer And Track (112.673mm,103.604mm)(112.673mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.8-4(115.123mm,102.684mm) on Top Layer And Track (114.023mm,103.084mm)(114.323mm,103.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.8-4(115.123mm,102.684mm) on Top Layer And Track (115.673mm,103.604mm)(115.673mm,103.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.9-1(76.315mm,104.861mm) on Top Layer And Track (77.065mm,103.581mm)(77.065mm,103.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.9-2(74.615mm,104.861mm) on Top Layer And Track (74.065mm,103.581mm)(74.065mm,103.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.9-3(74.615mm,102.661mm) on Top Layer And Track (74.065mm,103.581mm)(74.065mm,103.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.9-3(74.615mm,102.661mm) on Top Layer And Track (75.415mm,103.061mm)(75.715mm,103.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.9-4(76.515mm,102.661mm) on Top Layer And Track (75.415mm,103.061mm)(75.715mm,103.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.9-4(76.515mm,102.661mm) on Top Layer And Track (77.065mm,103.581mm)(77.065mm,103.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
Rule Violations :446

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room U__LED_PORT3 (Bounding Region = (106.553mm, 14.757mm, 145.923mm, 69.977mm) (InComponentClass('U__LED_PORT3'))
Rule Violations :0

Processing Rule : Room U__LED_PORT2 (Bounding Region = (67.183mm, 14.757mm, 106.553mm, 69.977mm) (InComponentClass('U__LED_PORT2'))
Rule Violations :0

Processing Rule : Room U__LED_PORT7 (Bounding Region = (147.32mm, 121.056mm, 186.055mm, 176.276mm) (InComponentClass('U__LED_PORT7'))
Rule Violations :0

Processing Rule : Room U_USB_CH340G (Bounding Region = (11.684mm, 69.85mm, 82.677mm, 101.346mm) (InComponentClass('U_USB_CH340G'))
Rule Violations :0

Processing Rule : Room U_microcontroller (Bounding Region = (13.335mm, 71.374mm, 184.912mm, 121.412mm) (InComponentClass('U_microcontroller'))
Rule Violations :0

Processing Rule : Room U__LED_PORT01 (Bounding Region = (27.813mm, 14.757mm, 67.183mm, 69.977mm) (InComponentClass('U__LED_PORT01'))
Rule Violations :0

Processing Rule : Room U__LED_PORT9 (Bounding Region = (69.977mm, 121.033mm, 108.712mm, 176.253mm) (InComponentClass('U__LED_PORT9'))
Rule Violations :0

Processing Rule : Room DIY-USB Led Controller (Bounding Region = (0.635mm, 86.487mm, 42.545mm, 111.633mm) (InComponentClass('DIY-USB Led Controller'))
Rule Violations :0

Processing Rule : Room U__LED_PORT10 (Bounding Region = (31.242mm, 121.056mm, 69.977mm, 176.276mm) (InComponentClass('U__LED_PORT10'))
Rule Violations :0

Processing Rule : Room U_Rs232 (Bounding Region = (188.112mm, 85.321mm, 236.626mm, 106.403mm) (InComponentClass('U_Rs232'))
Rule Violations :0

Processing Rule : Room U__LED_PORT6 (Bounding Region = (185.928mm, 121.056mm, 224.663mm, 176.276mm) (InComponentClass('U__LED_PORT6'))
Rule Violations :0

Processing Rule : Room U__LED_PORT8 (Bounding Region = (108.585mm, 121.056mm, 147.32mm, 176.276mm) (InComponentClass('U__LED_PORT8'))
Rule Violations :0

Processing Rule : Room U__LED_PORT5 (Bounding Region = (185.293mm, 14.757mm, 224.663mm, 69.977mm) (InComponentClass('U__LED_PORT5'))
Rule Violations :0

Processing Rule : Room U__LED_PORT4 (Bounding Region = (145.923mm, 14.757mm, 185.293mm, 69.977mm) (InComponentClass('U__LED_PORT4'))
Rule Violations :0

Processing Rule : Room U_EEPROM (Bounding Region = (93.167mm, 85.09mm, 110.566mm, 95.555mm) (InComponentClass('U_EEPROM'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01