Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  3 19:49:54 2022
| Host         : Bob running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file XADC_main_control_sets_placed.rpt
| Design       : XADC_main
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |              72 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                  Enable Signal                                                 |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | five_Hz/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                   | five_Hz/U0/i_synth/g_single_rate.i_single_rate/base_cnt |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | five_Hz/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid                                              |                                                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | five_Hz/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                         |                                                         |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | five_Hz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                 |                                                         |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | five_Hz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/CNTRL_IN[0] |                                                         |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | five_Hz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                    |                                                         |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG |                                                                                                                | clear                                                   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | five_Hz/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                   |                                                         |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG |                                                                                                                |                                                         |               17 |             70 |         4.12 |
+----------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


