<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu35p-fsvh2104-1-e</Part>
        <TopModelName>crypto_aead_encrypt</TopModelName>
        <TargetClockPeriod>100.00</TargetClockPeriod>
        <ClockUncertainty>0.50</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>32.931</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_271_1>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_271_1>
            <VITIS_LOOP_287_2>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_230_1>
                    <TripCount>8</TripCount>
                    <Latency>8</Latency>
                    <AbsoluteTimeLatency>800</AbsoluteTimeLatency>
                    <IterationLatency>1</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_230_1>
            </VITIS_LOOP_287_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>2812</FF>
            <LUT>30174</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>crypto_aead_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>crypto_aead_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>crypto_aead_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>crypto_aead_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>crypto_aead_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>crypto_aead_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>crypto_aead_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>crypto_aead_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>crypto_aead_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>c</name>
            <Object>c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_ap_vld</name>
            <Object>c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>clen</name>
            <Object>clen</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>clen_ap_vld</name>
            <Object>clen</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m</name>
            <Object>m</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mlen</name>
            <Object>mlen</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ad</name>
            <Object>ad</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>adlen</name>
            <Object>adlen</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>nsec</name>
            <Object>nsec</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>npub</name>
            <Object>npub</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>k</name>
            <Object>k</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>crypto_aead_encrypt</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_224_1_fu_410</InstName>
                    <ModuleName>crypto_aead_encrypt_Pipeline_VITIS_LOOP_224_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>410</ID>
                    <BindInstances>add_ln224_fu_84_p2 sub_ln224_fu_105_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_LOADBYTES_1_fu_417</InstName>
                    <ModuleName>LOADBYTES_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>417</ID>
                    <BindInstances>add_ln224_fu_70_p2 sub_ln224_fu_85_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_224_11_fu_433</InstName>
                    <ModuleName>crypto_aead_encrypt_Pipeline_VITIS_LOOP_224_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>433</ID>
                    <BindInstances>add_ln224_fu_84_p2 sub_ln224_fu_105_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_LOADBYTES_1_fu_425</InstName>
                    <ModuleName>LOADBYTES_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>425</ID>
                    <BindInstances>add_ln224_fu_70_p2 sub_ln224_fu_85_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ROUND_6_fu_440</InstName>
                    <ModuleName>ROUND_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>440</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ROUND_6_fu_452</InstName>
                    <ModuleName>ROUND_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>452</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ROUND_6_fu_463</InstName>
                    <ModuleName>ROUND_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>463</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ROUND_6_fu_474</InstName>
                    <ModuleName>ROUND_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>474</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ROUND_6_fu_485</InstName>
                    <ModuleName>ROUND_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>485</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ROUND_6_fu_496</InstName>
                    <ModuleName>ROUND_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>496</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ROUND_6_fu_507</InstName>
                    <ModuleName>ROUND_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>507</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ROUND_6_fu_518</InstName>
                    <ModuleName>ROUND_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>518</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ROUND_6_fu_529</InstName>
                    <ModuleName>ROUND_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>529</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ROUND_6_fu_540</InstName>
                    <ModuleName>ROUND_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>540</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ROUND_6_fu_551</InstName>
                    <ModuleName>ROUND_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>551</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ROUND_6_fu_562</InstName>
                    <ModuleName>ROUND_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>562</ID>
                </Instance>
                <Instance>
                    <InstName>grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_1_fu_585</InstName>
                    <ModuleName>crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>585</ID>
                    <BindInstances>add_ln230_fu_67_p2 sub_ln230_fu_79_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_12_fu_593</InstName>
                    <ModuleName>crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>593</ID>
                    <BindInstances>add_ln230_fu_69_p2 sub_ln230_fu_87_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_13_fu_600</InstName>
                    <ModuleName>crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>600</ID>
                    <BindInstances>add_ln230_fu_69_p2 sub_ln230_fu_87_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>clen add_ln275_fu_1035_p2 sub_ln279_fu_1094_p2 add_ln230_fu_1223_p2 sub_ln230_fu_1241_p2 add_ln293_fu_1261_p2 sub_ln298_fu_1311_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>crypto_aead_encrypt_Pipeline_VITIS_LOOP_224_1</Name>
            <Loops>
                <VITIS_LOOP_224_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>100.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>2.096</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_224_1>
                        <Name>VITIS_LOOP_224_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_224_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>79</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_84_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln224_fu_105_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:224" URAM="0" VARIABLE="sub_ln224"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LOADBYTES_1</Name>
            <Loops>
                <VITIS_LOOP_224_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>100.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>2.881</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_224_1>
                        <Name>VITIS_LOOP_224_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_224_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>107</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_70_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln224_fu_85_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:224" URAM="0" VARIABLE="sub_ln224"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>crypto_aead_encrypt_Pipeline_VITIS_LOOP_224_11</Name>
            <Loops>
                <VITIS_LOOP_224_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>100.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>2.096</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_224_1>
                        <Name>VITIS_LOOP_224_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_224_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>79</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_84_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln224_fu_105_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:224" URAM="0" VARIABLE="sub_ln224"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ROUND_6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>100.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>1.630</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>2112</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_1</Name>
            <Loops>
                <VITIS_LOOP_230_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>100.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>2.450</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_230_1>
                        <Name>VITIS_LOOP_230_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_230_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>307</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_67_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln230_fu_79_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:230" URAM="0" VARIABLE="sub_ln230"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_12</Name>
            <Loops>
                <VITIS_LOOP_230_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>100.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>2.148</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_230_1>
                        <Name>VITIS_LOOP_230_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_230_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>243</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_69_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln230_fu_87_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:230" URAM="0" VARIABLE="sub_ln230"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_13</Name>
            <Loops>
                <VITIS_LOOP_230_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>100.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>2.148</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_230_1>
                        <Name>VITIS_LOOP_230_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_230_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>243</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_69_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln230_fu_87_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:230" URAM="0" VARIABLE="sub_ln230"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>crypto_aead_encrypt</Name>
            <Loops>
                <VITIS_LOOP_271_1/>
                <VITIS_LOOP_287_2>
                    <VITIS_LOOP_230_1/>
                </VITIS_LOOP_287_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>100.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>32.931</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_271_1>
                        <Name>VITIS_LOOP_271_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_271_1>
                    <VITIS_LOOP_287_2>
                        <Name>VITIS_LOOP_287_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_230_1>
                            <Name>VITIS_LOOP_230_1</Name>
                            <TripCount>8</TripCount>
                            <Latency>8</Latency>
                            <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                            <IterationLatency>1</IterationLatency>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_230_1>
                    </VITIS_LOOP_287_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2812</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>30174</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="clen" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_fu_1035_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:275" URAM="0" VARIABLE="add_ln275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln279_fu_1094_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:279" URAM="0" VARIABLE="sub_ln279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_1223_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln230_fu_1241_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:230" URAM="0" VARIABLE="sub_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_287_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_fu_1261_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:293" URAM="0" VARIABLE="add_ln293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_fu_1311_p2" SOURCE="PII-2022-Grazzani-Rogora-Zaffiretti/src/crypto_aead/ascon128v12/ref/encrypt.c:298" URAM="0" VARIABLE="sub_ln298"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="c" index="0" direction="out" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="c" name="c" usage="data" direction="out"/>
                <hwRef type="port" interface="c_ap_vld" name="c_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="clen" index="1" direction="out" srcType="long long unsigned int*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="clen" name="clen" usage="data" direction="out"/>
                <hwRef type="port" interface="clen_ap_vld" name="clen_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m" index="2" direction="in" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="m" name="m" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mlen" index="3" direction="in" srcType="long long unsigned int" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="mlen" name="mlen" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ad" index="4" direction="in" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ad" name="ad" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="adlen" index="5" direction="in" srcType="long long unsigned int" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="adlen" name="adlen" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nsec" index="6" direction="unused" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="nsec" name="nsec" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="npub" index="7" direction="in" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="npub" name="npub" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="k" index="8" direction="in" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="k" name="k" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="c" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="c">DATA</portMap>
            </portMaps>
            <ports>
                <port>c</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="clen" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="clen">DATA</portMap>
            </portMaps>
            <ports>
                <port>clen</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="clen"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="m">DATA</portMap>
            </portMaps>
            <ports>
                <port>m</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="m"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mlen" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="mlen">DATA</portMap>
            </portMaps>
            <ports>
                <port>mlen</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="mlen"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ad" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ad">DATA</portMap>
            </portMaps>
            <ports>
                <port>ad</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ad"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="adlen" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="adlen">DATA</portMap>
            </portMaps>
            <ports>
                <port>adlen</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="adlen"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="nsec" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="nsec">DATA</portMap>
            </portMaps>
            <ports>
                <port>nsec</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="nsec"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="npub" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="npub">DATA</portMap>
            </portMaps>
            <ports>
                <port>npub</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="npub"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="k" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="k">DATA</portMap>
            </portMaps>
            <ports>
                <port>k</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="k"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="ad">ap_none, 8</column>
                    <column name="adlen">ap_none, 64</column>
                    <column name="ap_return">, 32</column>
                    <column name="c">ap_none, 8</column>
                    <column name="clen">ap_none, 64</column>
                    <column name="k">ap_none, 8</column>
                    <column name="m">ap_none, 8</column>
                    <column name="mlen">ap_none, 64</column>
                    <column name="npub">ap_none, 8</column>
                    <column name="nsec">ap_none, 8</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="c">out, unsigned char*</column>
                    <column name="clen">out, long long unsigned int*</column>
                    <column name="m">in, unsigned char const *</column>
                    <column name="mlen">in, long long unsigned int</column>
                    <column name="ad">in, unsigned char const *</column>
                    <column name="adlen">in, long long unsigned int</column>
                    <column name="nsec">unused, unsigned char const *</column>
                    <column name="npub">in, unsigned char const *</column>
                    <column name="k">in, unsigned char const *</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="c">c, port</column>
                    <column name="c">c_ap_vld, port</column>
                    <column name="clen">clen, port</column>
                    <column name="clen">clen_ap_vld, port</column>
                    <column name="m">m, port</column>
                    <column name="mlen">mlen, port</column>
                    <column name="ad">ad, port</column>
                    <column name="adlen">adlen, port</column>
                    <column name="nsec">nsec, port</column>
                    <column name="npub">npub, port</column>
                    <column name="k">k, port</column>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

