	component avalon_timer_qsys is
		port (
			clk_clk                                   : in  std_logic := 'X'; -- clk
			reset_reset_n                             : in  std_logic := 'X'; -- reset_n
			avalon_timer_0_external_interface_conduit : out std_logic         -- conduit
		);
	end component avalon_timer_qsys;

