Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date              : Fri Jan  9 17:23:20 2026
| Host              : DESKTOP-D5AIFNJ running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design            : top_level
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                316         
TIMING-18  Warning   Missing input or output delay  162         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.415        0.000                      0                 8599        0.016        0.000                      0                 8599        4.468        0.000                       0                  2723  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.415        0.000                      0                 8599        0.016        0.000                      0                 8599        4.468        0.000                       0                  2723  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/B[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 3.531ns (43.566%)  route 4.574ns (56.434%))
  Logic Levels:           20  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.155ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.298     2.212    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/clk_IBUF_BUFG
    SLICE_X51Y109        FDRE                                         r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.291 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/Q
                         net (fo=52, routed)          0.351     2.642    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/A0
    SLICE_X50Y115        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.743 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/term2_full_i_17__0/O
                         net (fo=15, routed)          0.460     3.203    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/A[16]
    DSP48E2_X5Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.192     3.395 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.395    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X5Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.076     3.471 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.471    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X5Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.505     3.976 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     3.976    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER.U<36>
    DSP48E2_X5Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.047     4.023 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.023    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA.U_DATA<36>
    DSP48E2_X5Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.585     4.608 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.608    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.730 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.744    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X5Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.546     5.290 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.290    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.399 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.549     5.948    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/P[6]
    SLICE_X50Y111        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     6.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_1__0/O
                         net (fo=2, routed)           0.230     6.315    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[1]_1[6]
    SLICE_X50Y111        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.368 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_8__0/O
                         net (fo=1, routed)           0.015     6.383    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_43
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.500 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     6.526    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry_n_0
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.642 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/O[5]
                         net (fo=4, routed)           0.299     6.941    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[13]
    SLICE_X53Y112        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     7.089 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0/O
                         net (fo=1, routed)           0.014     7.103    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0_n_0
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.259 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_17__0/CO[7]
                         net (fo=1, routed)           0.026     7.285    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/CO[0]
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.300 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     7.326    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2_n_0
    SLICE_X53Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     7.412 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_1/O[4]
                         net (fo=5, routed)           0.241     7.652    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed0[12]
    SLICE_X52Y113        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     7.749 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.008     7.757    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_7
    SLICE_X52Y113        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     7.879 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.307     8.186    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X51Y115        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     8.308 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_1__1/O
                         net (fo=100, routed)         2.009    10.317    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/B[15]
    DSP48E2_X12Y60       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AH22                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304    10.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.086    11.714    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/CLK
    DSP48E2_X12Y60       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.302    12.016    
                         clock uncertainty           -0.035    11.981    
    DSP48E2_X12Y60       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[15])
                                                     -0.249    11.732    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 3.496ns (43.414%)  route 4.557ns (56.586%))
  Logic Levels:           20  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.155ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.298     2.212    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/clk_IBUF_BUFG
    SLICE_X51Y109        FDRE                                         r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.291 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/Q
                         net (fo=52, routed)          0.351     2.642    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/A0
    SLICE_X50Y115        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.743 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/term2_full_i_17__0/O
                         net (fo=15, routed)          0.460     3.203    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/A[16]
    DSP48E2_X5Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.192     3.395 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.395    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X5Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.076     3.471 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.471    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X5Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.505     3.976 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     3.976    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER.U<36>
    DSP48E2_X5Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.047     4.023 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.023    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA.U_DATA<36>
    DSP48E2_X5Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.585     4.608 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.608    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.730 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.744    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X5Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.546     5.290 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.290    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.399 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.549     5.948    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/P[6]
    SLICE_X50Y111        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     6.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_1__0/O
                         net (fo=2, routed)           0.230     6.315    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[1]_1[6]
    SLICE_X50Y111        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.368 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_8__0/O
                         net (fo=1, routed)           0.015     6.383    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_43
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.500 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     6.526    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry_n_0
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.642 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/O[5]
                         net (fo=4, routed)           0.299     6.941    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[13]
    SLICE_X53Y112        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     7.089 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0/O
                         net (fo=1, routed)           0.014     7.103    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0_n_0
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.259 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_17__0/CO[7]
                         net (fo=1, routed)           0.026     7.285    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/CO[0]
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.300 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     7.326    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2_n_0
    SLICE_X53Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     7.412 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_1/O[4]
                         net (fo=5, routed)           0.193     7.605    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed0[12]
    SLICE_X53Y115        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     7.728 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_in2_carry_i_6__0/O
                         net (fo=1, routed)           0.021     7.749    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_91
    SLICE_X53Y115        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.148     7.897 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in2_carry/CO[3]
                         net (fo=33, routed)          0.223     8.120    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in2
    SLICE_X52Y114        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     8.155 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_7__0/O
                         net (fo=18, routed)          2.110    10.265    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/B[8]
    DSP48E2_X12Y60       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AH22                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304    10.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.086    11.714    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/CLK
    DSP48E2_X12Y60       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.302    12.016    
                         clock uncertainty           -0.035    11.981    
    DSP48E2_X12Y60       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[8])
                                                     -0.276    11.705    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.705    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.060ns  (logic 3.496ns (43.376%)  route 4.564ns (56.624%))
  Logic Levels:           20  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.155ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.298     2.212    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/clk_IBUF_BUFG
    SLICE_X51Y109        FDRE                                         r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.291 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/Q
                         net (fo=52, routed)          0.351     2.642    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/A0
    SLICE_X50Y115        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.743 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/term2_full_i_17__0/O
                         net (fo=15, routed)          0.460     3.203    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/A[16]
    DSP48E2_X5Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.192     3.395 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.395    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X5Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.076     3.471 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.471    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X5Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.505     3.976 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     3.976    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER.U<36>
    DSP48E2_X5Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.047     4.023 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.023    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA.U_DATA<36>
    DSP48E2_X5Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.585     4.608 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.608    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.730 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.744    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X5Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.546     5.290 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.290    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.399 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.549     5.948    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/P[6]
    SLICE_X50Y111        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     6.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_1__0/O
                         net (fo=2, routed)           0.230     6.315    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[1]_1[6]
    SLICE_X50Y111        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.368 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_8__0/O
                         net (fo=1, routed)           0.015     6.383    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_43
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.500 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     6.526    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry_n_0
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.642 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/O[5]
                         net (fo=4, routed)           0.299     6.941    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[13]
    SLICE_X53Y112        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     7.089 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0/O
                         net (fo=1, routed)           0.014     7.103    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0_n_0
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.259 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_17__0/CO[7]
                         net (fo=1, routed)           0.026     7.285    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/CO[0]
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.300 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     7.326    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2_n_0
    SLICE_X53Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     7.412 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_1/O[4]
                         net (fo=5, routed)           0.193     7.605    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed0[12]
    SLICE_X53Y115        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     7.728 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_in2_carry_i_6__0/O
                         net (fo=1, routed)           0.021     7.749    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_91
    SLICE_X53Y115        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.148     7.897 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in2_carry/CO[3]
                         net (fo=33, routed)          0.223     8.120    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in2
    SLICE_X52Y114        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     8.155 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_7__0/O
                         net (fo=18, routed)          2.117    10.272    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/A[8]
    DSP48E2_X12Y61       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AH22                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304    10.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.088    11.716    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/CLK
    DSP48E2_X12Y61       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.302    12.018    
                         clock uncertainty           -0.035    11.983    
    DSP48E2_X12Y61       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[8])
                                                     -0.266    11.717    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[5].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.955ns  (logic 3.531ns (44.385%)  route 4.424ns (55.615%))
  Logic Levels:           20  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.155ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.298     2.212    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/clk_IBUF_BUFG
    SLICE_X51Y109        FDRE                                         r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.291 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/Q
                         net (fo=52, routed)          0.351     2.642    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/A0
    SLICE_X50Y115        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.743 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/term2_full_i_17__0/O
                         net (fo=15, routed)          0.460     3.203    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/A[16]
    DSP48E2_X5Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.192     3.395 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.395    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X5Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.076     3.471 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.471    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X5Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.505     3.976 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     3.976    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER.U<36>
    DSP48E2_X5Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.047     4.023 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.023    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA.U_DATA<36>
    DSP48E2_X5Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.585     4.608 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.608    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.730 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.744    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X5Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.546     5.290 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.290    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.399 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.549     5.948    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/P[6]
    SLICE_X50Y111        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     6.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_1__0/O
                         net (fo=2, routed)           0.230     6.315    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[1]_1[6]
    SLICE_X50Y111        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.368 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_8__0/O
                         net (fo=1, routed)           0.015     6.383    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_43
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.500 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     6.526    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry_n_0
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.642 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/O[5]
                         net (fo=4, routed)           0.299     6.941    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[13]
    SLICE_X53Y112        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     7.089 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0/O
                         net (fo=1, routed)           0.014     7.103    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0_n_0
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.259 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_17__0/CO[7]
                         net (fo=1, routed)           0.026     7.285    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/CO[0]
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.300 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     7.326    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2_n_0
    SLICE_X53Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     7.412 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_1/O[4]
                         net (fo=5, routed)           0.241     7.652    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed0[12]
    SLICE_X52Y113        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     7.749 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.008     7.757    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_7
    SLICE_X52Y113        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     7.879 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.307     8.186    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X51Y115        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     8.308 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_1__1/O
                         net (fo=100, routed)         1.859    10.167    GENERATOR/genblk2[5].NEURON_L3/mult_1/raw_y__0/A[29]
    DSP48E2_X8Y61        DSP_A_B_DATA                                 r  GENERATOR/genblk2[5].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AH22                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304    10.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.023    11.650    GENERATOR/genblk2[5].NEURON_L3/mult_1/raw_y__0/CLK
    DSP48E2_X8Y61        DSP_A_B_DATA                                 r  GENERATOR/genblk2[5].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.302    11.953    
                         clock uncertainty           -0.035    11.917    
    DSP48E2_X8Y61        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.275    11.642    GENERATOR/genblk2[5].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.642    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_0/raw_y__0/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 3.557ns (44.259%)  route 4.480ns (55.741%))
  Logic Levels:           20  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.171ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.155ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.299     2.213    GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/clk_IBUF_BUFG
    SLICE_X53Y81         FDRE                                         r  GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.292 f  GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/Q
                         net (fo=52, routed)          0.453     2.745    GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/A0
    SLICE_X54Y94         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     2.798 f  GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/term2_full_i_19/O
                         net (fo=28, routed)          0.403     3.201    GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full/A[26]
    DSP48E2_X5Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     3.393 r  GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     3.393    GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X5Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     3.469 r  GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     3.469    GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X5Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     3.974 f  GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.974    GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER.U<43>
    DSP48E2_X5Y36        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     4.021 r  GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.021    GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full/DSP_M_DATA.U_DATA<43>
    DSP48E2_X5Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     4.606 f  GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.606    GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.728 r  GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.742    GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X5Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     5.288 f  GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     5.288    GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X5Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     5.397 r  GENERATOR/genblk1[0].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.254     5.651    GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/P[0]
    SLICE_X56Y91         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     5.719 r  GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_7/O
                         net (fo=2, routed)           0.181     5.900    GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/out_reg[1]_1[0]
    SLICE_X55Y91         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.951 r  GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_14/O
                         net (fo=1, routed)           0.009     5.960    GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p_n_49
    SLICE_X55Y91         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.146 r  GENERATOR/genblk1[0].NEURON_L2/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     6.172    GENERATOR/genblk1[0].NEURON_L2/activate_func/y_abs__6_carry_n_0
    SLICE_X55Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.187 r  GENERATOR/genblk1[0].NEURON_L2/activate_func/y_abs__6_carry__0/CO[7]
                         net (fo=1, routed)           0.026     6.213    GENERATOR/genblk1[0].NEURON_L2/activate_func/y_abs__6_carry__0_n_0
    SLICE_X55Y93         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     6.299 f  GENERATOR/genblk1[0].NEURON_L2/activate_func/y_abs__6_carry__1/O[4]
                         net (fo=4, routed)           0.272     6.571    GENERATOR/genblk1[0].NEURON_L2/activate_func/y_abs[20]
    SLICE_X53Y93         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     6.693 r  GENERATOR/genblk1[0].NEURON_L2/activate_func/y_signed_i_14/O
                         net (fo=1, routed)           0.025     6.718    GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/raw_y_i_15[3]
    SLICE_X53Y93         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     6.881 r  GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/y_signed_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.907    GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/y_signed_i_2_n_0
    SLICE_X53Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.983 r  GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/y_signed_i_1/O[1]
                         net (fo=5, routed)           0.251     7.235    GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/y_signed0[9]
    SLICE_X52Y93         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.383 r  GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p/y_in2_carry_i_7/O
                         net (fo=1, routed)           0.009     7.392    GENERATOR/genblk1[0].NEURON_L2/activate_func/reg_sel_p_n_92
    SLICE_X52Y93         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     7.572 f  GENERATOR/genblk1[0].NEURON_L2/activate_func/y_in2_carry/CO[3]
                         net (fo=33, routed)          0.308     7.880    GENERATOR/genblk1[0].NEURON_L2/activate_func/y_in2
    SLICE_X54Y95         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     8.028 r  GENERATOR/genblk1[0].NEURON_L2/activate_func/raw_y_i_11/O
                         net (fo=18, routed)          2.222    10.250    GENERATOR/genblk2[4].NEURON_L3/mult_0/raw_y__0/A[4]
    DSP48E2_X12Y55       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_0/raw_y__0/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AH22                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304    10.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.104    11.732    GENERATOR/genblk2[4].NEURON_L3/mult_0/raw_y__0/CLK
    DSP48E2_X12Y55       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_0/raw_y__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.302    12.034    
                         clock uncertainty           -0.035    11.999    
    DSP48E2_X12Y55       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.267    11.732    GENERATOR/genblk2[4].NEURON_L3/mult_0/raw_y__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.016ns  (logic 3.507ns (43.752%)  route 4.509ns (56.248%))
  Logic Levels:           20  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.155ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.298     2.212    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/clk_IBUF_BUFG
    SLICE_X51Y109        FDRE                                         r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.291 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/Q
                         net (fo=52, routed)          0.351     2.642    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/A0
    SLICE_X50Y115        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.743 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/term2_full_i_17__0/O
                         net (fo=15, routed)          0.460     3.203    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/A[16]
    DSP48E2_X5Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.192     3.395 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.395    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X5Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.076     3.471 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.471    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X5Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.505     3.976 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     3.976    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER.U<36>
    DSP48E2_X5Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.047     4.023 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.023    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA.U_DATA<36>
    DSP48E2_X5Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.585     4.608 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.608    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.730 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.744    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X5Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.546     5.290 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.290    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.399 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.549     5.948    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/P[6]
    SLICE_X50Y111        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     6.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_1__0/O
                         net (fo=2, routed)           0.230     6.315    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[1]_1[6]
    SLICE_X50Y111        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.368 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_8__0/O
                         net (fo=1, routed)           0.015     6.383    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_43
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.500 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     6.526    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry_n_0
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.642 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/O[5]
                         net (fo=4, routed)           0.299     6.941    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[13]
    SLICE_X53Y112        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     7.089 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0/O
                         net (fo=1, routed)           0.014     7.103    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0_n_0
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.259 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_17__0/CO[7]
                         net (fo=1, routed)           0.026     7.285    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/CO[0]
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.300 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     7.326    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2_n_0
    SLICE_X53Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     7.412 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_1/O[4]
                         net (fo=5, routed)           0.241     7.652    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed0[12]
    SLICE_X52Y113        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     7.749 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.008     7.757    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_7
    SLICE_X52Y113        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     7.879 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.214     8.093    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X52Y114        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     8.191 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_9__0/O
                         net (fo=18, routed)          2.037    10.228    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/A[6]
    DSP48E2_X12Y61       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AH22                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304    10.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.088    11.716    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/CLK
    DSP48E2_X12Y61       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.302    12.018    
                         clock uncertainty           -0.035    11.983    
    DSP48E2_X12Y61       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[6])
                                                     -0.272    11.711    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.711    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.008ns  (logic 3.531ns (44.093%)  route 4.477ns (55.907%))
  Logic Levels:           20  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.155ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.298     2.212    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/clk_IBUF_BUFG
    SLICE_X51Y109        FDRE                                         r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.291 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/Q
                         net (fo=52, routed)          0.351     2.642    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/A0
    SLICE_X50Y115        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.743 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/term2_full_i_17__0/O
                         net (fo=15, routed)          0.460     3.203    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/A[16]
    DSP48E2_X5Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.192     3.395 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.395    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X5Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.076     3.471 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.471    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X5Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.505     3.976 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     3.976    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER.U<36>
    DSP48E2_X5Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.047     4.023 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.023    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA.U_DATA<36>
    DSP48E2_X5Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.585     4.608 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.608    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.730 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.744    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X5Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.546     5.290 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.290    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.399 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.549     5.948    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/P[6]
    SLICE_X50Y111        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     6.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_1__0/O
                         net (fo=2, routed)           0.230     6.315    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[1]_1[6]
    SLICE_X50Y111        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.368 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_8__0/O
                         net (fo=1, routed)           0.015     6.383    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_43
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.500 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     6.526    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry_n_0
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.642 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/O[5]
                         net (fo=4, routed)           0.299     6.941    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[13]
    SLICE_X53Y112        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     7.089 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0/O
                         net (fo=1, routed)           0.014     7.103    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0_n_0
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.259 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_17__0/CO[7]
                         net (fo=1, routed)           0.026     7.285    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/CO[0]
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.300 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     7.326    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2_n_0
    SLICE_X53Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     7.412 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_1/O[4]
                         net (fo=5, routed)           0.241     7.652    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed0[12]
    SLICE_X52Y113        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     7.749 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.008     7.757    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_7
    SLICE_X52Y113        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     7.879 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.307     8.186    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X51Y115        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     8.308 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_1__1/O
                         net (fo=100, routed)         1.912    10.220    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/A[29]
    DSP48E2_X12Y61       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AH22                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304    10.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.088    11.716    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/CLK
    DSP48E2_X12Y61       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.302    12.018    
                         clock uncertainty           -0.035    11.983    
    DSP48E2_X12Y61       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.275    11.708    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 3.497ns (43.608%)  route 4.522ns (56.392%))
  Logic Levels:           20  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.155ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.298     2.212    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/clk_IBUF_BUFG
    SLICE_X51Y109        FDRE                                         r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.291 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/Q
                         net (fo=52, routed)          0.351     2.642    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/A0
    SLICE_X50Y115        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.743 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/term2_full_i_17__0/O
                         net (fo=15, routed)          0.460     3.203    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/A[16]
    DSP48E2_X5Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.192     3.395 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.395    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X5Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.076     3.471 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.471    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X5Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.505     3.976 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     3.976    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER.U<36>
    DSP48E2_X5Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.047     4.023 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.023    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA.U_DATA<36>
    DSP48E2_X5Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.585     4.608 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.608    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.730 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.744    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X5Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.546     5.290 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.290    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.399 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.549     5.948    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/P[6]
    SLICE_X50Y111        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     6.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_1__0/O
                         net (fo=2, routed)           0.230     6.315    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[1]_1[6]
    SLICE_X50Y111        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.368 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_8__0/O
                         net (fo=1, routed)           0.015     6.383    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_43
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.500 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     6.526    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry_n_0
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.642 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/O[5]
                         net (fo=4, routed)           0.299     6.941    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[13]
    SLICE_X53Y112        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     7.089 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0/O
                         net (fo=1, routed)           0.014     7.103    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0_n_0
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.259 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_17__0/CO[7]
                         net (fo=1, routed)           0.026     7.285    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/CO[0]
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.300 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     7.326    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2_n_0
    SLICE_X53Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     7.412 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_1/O[4]
                         net (fo=5, routed)           0.193     7.605    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed0[12]
    SLICE_X53Y115        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     7.728 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_in2_carry_i_6__0/O
                         net (fo=1, routed)           0.021     7.749    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_91
    SLICE_X53Y115        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.148     7.897 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in2_carry/CO[3]
                         net (fo=33, routed)          0.320     8.217    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in2
    SLICE_X51Y113        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     8.253 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_10__0/O
                         net (fo=18, routed)          1.979    10.231    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/B[5]
    DSP48E2_X12Y60       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AH22                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304    10.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.086    11.714    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/CLK
    DSP48E2_X12Y60       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.302    12.016    
                         clock uncertainty           -0.035    11.981    
    DSP48E2_X12Y60       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[5])
                                                     -0.261    11.720    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__2/DSP_A_B_DATA_INST/A[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.022ns  (logic 3.509ns (43.741%)  route 4.513ns (56.259%))
  Logic Levels:           20  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.155ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.298     2.212    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/clk_IBUF_BUFG
    SLICE_X51Y109        FDRE                                         r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.291 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/Q
                         net (fo=52, routed)          0.351     2.642    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/A0
    SLICE_X50Y115        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.743 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/term2_full_i_17__0/O
                         net (fo=15, routed)          0.460     3.203    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/A[16]
    DSP48E2_X5Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.192     3.395 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.395    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X5Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.076     3.471 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.471    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X5Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.505     3.976 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     3.976    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER.U<36>
    DSP48E2_X5Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.047     4.023 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.023    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA.U_DATA<36>
    DSP48E2_X5Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.585     4.608 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.608    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.730 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.744    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X5Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.546     5.290 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.290    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.399 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.549     5.948    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/P[6]
    SLICE_X50Y111        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     6.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_1__0/O
                         net (fo=2, routed)           0.230     6.315    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[1]_1[6]
    SLICE_X50Y111        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.368 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_8__0/O
                         net (fo=1, routed)           0.015     6.383    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_43
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.500 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     6.526    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry_n_0
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.642 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/O[5]
                         net (fo=4, routed)           0.299     6.941    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[13]
    SLICE_X53Y112        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     7.089 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0/O
                         net (fo=1, routed)           0.014     7.103    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0_n_0
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.259 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_17__0/CO[7]
                         net (fo=1, routed)           0.026     7.285    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/CO[0]
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.300 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     7.326    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2_n_0
    SLICE_X53Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     7.412 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_1/O[4]
                         net (fo=5, routed)           0.241     7.652    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed0[12]
    SLICE_X52Y113        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     7.749 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.008     7.757    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_7
    SLICE_X52Y113        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     7.879 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.298     8.178    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X54Y111        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     8.278 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y__1_i_10__0/O
                         net (fo=18, routed)          1.956    10.234    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__2/A[8]
    DSP48E2_X12Y59       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__2/DSP_A_B_DATA_INST/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AH22                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304    10.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.102    11.729    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__2/CLK
    DSP48E2_X12Y59       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__2/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.302    12.032    
                         clock uncertainty           -0.035    11.996    
    DSP48E2_X12Y59       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[8])
                                                     -0.266    11.730    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[20]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.006ns  (logic 3.531ns (44.104%)  route 4.475ns (55.896%))
  Logic Levels:           20  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.155ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.298     2.212    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/clk_IBUF_BUFG
    SLICE_X51Y109        FDRE                                         r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.291 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[0]/Q
                         net (fo=52, routed)          0.351     2.642    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/A0
    SLICE_X50Y115        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.743 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/term2_full_i_17__0/O
                         net (fo=15, routed)          0.460     3.203    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/A[16]
    DSP48E2_X5Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.192     3.395 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.395    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X5Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.076     3.471 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.471    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X5Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.505     3.976 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     3.976    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_MULTIPLIER.U<36>
    DSP48E2_X5Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.047     4.023 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.023    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_M_DATA.U_DATA<36>
    DSP48E2_X5Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.585     4.608 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.608    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.730 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.744    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X5Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.546     5.290 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.290    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.399 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.549     5.948    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/P[6]
    SLICE_X50Y111        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     6.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_1__0/O
                         net (fo=2, routed)           0.230     6.315    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/out_reg[1]_1[6]
    SLICE_X50Y111        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.368 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_abs__6_carry_i_8__0/O
                         net (fo=1, routed)           0.015     6.383    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_43
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.500 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     6.526    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry_n_0
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.642 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/O[5]
                         net (fo=4, routed)           0.299     6.941    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[13]
    SLICE_X53Y112        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     7.089 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0/O
                         net (fo=1, routed)           0.014     7.103    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_22__0_n_0
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.259 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry_i_17__0/CO[7]
                         net (fo=1, routed)           0.026     7.285    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/CO[0]
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.300 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     7.326    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_2_n_0
    SLICE_X53Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     7.412 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed__0_i_1/O[4]
                         net (fo=5, routed)           0.241     7.652    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_signed0[12]
    SLICE_X52Y113        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     7.749 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.008     7.757    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p_n_7
    SLICE_X52Y113        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     7.879 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.307     8.186    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X51Y115        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     8.308 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_1__1/O
                         net (fo=100, routed)         1.910    10.218    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/A[20]
    DSP48E2_X12Y61       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AH22                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304    10.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.088    11.716    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/CLK
    DSP48E2_X12Y61       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.302    12.018    
                         clock uncertainty           -0.035    11.983    
    DSP48E2_X12Y61       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[20])
                                                     -0.268    11.715    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  1.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 CSR_choice/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CSR_choice/out_reg[2]_srl2___CSR_choice_out_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.141%)  route 0.114ns (65.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      0.996ns (routing 0.155ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.171ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304     0.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.996     1.624    CSR_choice/clk_IBUF_BUFG
    SLICE_X66Y138        FDRE                                         r  CSR_choice/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.683 r  CSR_choice/out_reg[0]/Q
                         net (fo=103, routed)         0.114     1.797    CSR_choice/out_reg[0]_0[1]
    SLICE_X67Y138        SRL16E                                       r  CSR_choice/out_reg[2]_srl2___CSR_choice_out_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.194     2.108    CSR_choice/clk_IBUF_BUFG
    SLICE_X67Y138        SRL16E                                       r  CSR_choice/out_reg[2]_srl2___CSR_choice_out_reg_r_0/CLK
                         clock pessimism             -0.357     1.752    
    SLICE_X67Y138        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     1.781    CSR_choice/out_reg[2]_srl2___CSR_choice_out_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[8].NEURON_L3/reg_5/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.076ns (52.522%)  route 0.069ns (47.478%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Net Delay (Source):      0.734ns (routing 0.096ns, distribution 0.638ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.108ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.734     1.133    GENERATOR/genblk2[8].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X53Y137        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.170 r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[13]/Q
                         net (fo=4, routed)           0.055     1.225    GENERATOR/genblk2[8].NEURON_L3/out[13]
    SLICE_X52Y137        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     1.247 r  GENERATOR/genblk2[8].NEURON_L3/out[15]_i_11/O
                         net (fo=1, routed)           0.007     1.254    GENERATOR/genblk2[8].NEURON_L3/out[15]_i_11_n_0
    SLICE_X52Y137        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     1.271 r  GENERATOR/genblk2[8].NEURON_L3/out_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.007     1.278    GENERATOR/genblk2[8].NEURON_L3/reg_5/pre_activation[14]
    SLICE_X52Y137        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_5/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.834     1.462    GENERATOR/genblk2[8].NEURON_L3/reg_5/clk_IBUF_BUFG
    SLICE_X52Y137        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_5/out_reg[14]/C
                         clock pessimism             -0.277     1.185    
    SLICE_X52Y137        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.231    GENERATOR/genblk2[8].NEURON_L3/reg_5/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[8].NEURON_L3/reg_5/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.069ns (50.109%)  route 0.069ns (49.891%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Net Delay (Source):      0.739ns (routing 0.096ns, distribution 0.643ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.108ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.739     1.139    GENERATOR/genblk2[8].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X53Y136        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.177 r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[2]/Q
                         net (fo=5, routed)           0.055     1.232    GENERATOR/genblk2[8].NEURON_L3/out[2]
    SLICE_X52Y136        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.246 r  GENERATOR/genblk2[8].NEURON_L3/out[7]_i_13/O
                         net (fo=1, routed)           0.007     1.253    GENERATOR/genblk2[8].NEURON_L3/out[7]_i_13_n_0
    SLICE_X52Y136        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.270 r  GENERATOR/genblk2[8].NEURON_L3/out_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.277    GENERATOR/genblk2[8].NEURON_L3/reg_5/pre_activation[3]
    SLICE_X52Y136        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_5/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.830     1.458    GENERATOR/genblk2[8].NEURON_L3/reg_5/clk_IBUF_BUFG
    SLICE_X52Y136        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_5/out_reg[3]/C
                         clock pessimism             -0.277     1.181    
    SLICE_X52Y136        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.227    GENERATOR/genblk2[8].NEURON_L3/reg_5/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 CSR_choice/out_reg_r/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CSR_choice/out_reg_r_0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Net Delay (Source):      0.658ns (routing 0.096ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.658     1.058    CSR_choice/clk_IBUF_BUFG
    SLICE_X70Y168        FDRE                                         r  CSR_choice/out_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.096 r  CSR_choice/out_reg_r/Q
                         net (fo=1, routed)           0.065     1.161    CSR_choice/out_reg_r_n_0
    SLICE_X70Y168        FDRE                                         r  CSR_choice/out_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.751     1.379    CSR_choice/clk_IBUF_BUFG
    SLICE_X70Y168        FDRE                                         r  CSR_choice/out_reg_r_0/C
                         clock pessimism             -0.315     1.064    
    SLICE_X70Y168        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.111    CSR_choice/out_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.070ns (46.375%)  route 0.081ns (53.625%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.108ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.685     1.084    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/clk_IBUF_BUFG
    SLICE_X73Y202        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y202        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.121 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[13]/Q
                         net (fo=2, routed)           0.059     1.180    DISCRIMINATOR/genblk1[1].NEURON_L2/out[13]
    SLICE_X74Y202        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     1.194 r  DISCRIMINATOR/genblk1[1].NEURON_L2/out[15]_i_12/O
                         net (fo=1, routed)           0.015     1.209    DISCRIMINATOR/genblk1[1].NEURON_L2/out[15]_i_12_n_0
    SLICE_X74Y202        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.019     1.228 r  DISCRIMINATOR/genblk1[1].NEURON_L2/out_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.007     1.235    DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/total_sum[13]
    SLICE_X74Y202        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.783     1.411    DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/clk_IBUF_BUFG
    SLICE_X74Y202        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/out_reg[13]/C
                         clock pessimism             -0.274     1.137    
    SLICE_X74Y202        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.183    DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.070ns (46.375%)  route 0.081ns (53.625%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      0.683ns (routing 0.096ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.683     1.082    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/clk_IBUF_BUFG
    SLICE_X73Y204        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.119 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[29]/Q
                         net (fo=2, routed)           0.059     1.178    DISCRIMINATOR/genblk1[1].NEURON_L2/out[29]
    SLICE_X74Y204        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     1.192 r  DISCRIMINATOR/genblk1[1].NEURON_L2/out[31]_i_11/O
                         net (fo=1, routed)           0.015     1.207    DISCRIMINATOR/genblk1[1].NEURON_L2/out[31]_i_11_n_0
    SLICE_X74Y204        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.019     1.226 r  DISCRIMINATOR/genblk1[1].NEURON_L2/out_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.007     1.233    DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/total_sum[29]
    SLICE_X74Y204        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.781     1.409    DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/clk_IBUF_BUFG
    SLICE_X74Y204        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/out_reg[29]/C
                         clock pessimism             -0.274     1.135    
    SLICE_X74Y204        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.181    DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/reg_1/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk1[1].NEURON_L2/reg_4/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.078ns (51.316%)  route 0.074ns (48.684%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Net Delay (Source):      0.728ns (routing 0.096ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.108ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.728     1.128    GENERATOR/genblk1[1].NEURON_L2/reg_1/clk_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  GENERATOR/genblk1[1].NEURON_L2/reg_1/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.166 r  GENERATOR/genblk1[1].NEURON_L2/reg_1/out_reg[17]/Q
                         net (fo=2, routed)           0.055     1.221    GENERATOR/genblk1[1].NEURON_L2/reg_1_n_18
    SLICE_X50Y93         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     1.243 r  GENERATOR/genblk1[1].NEURON_L2/out[23]_i_16/O
                         net (fo=1, routed)           0.012     1.255    GENERATOR/genblk1[1].NEURON_L2/out[23]_i_16_n_0
    SLICE_X50Y93         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.273 r  GENERATOR/genblk1[1].NEURON_L2/out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.280    GENERATOR/genblk1[1].NEURON_L2/reg_4/pre_activation[17]
    SLICE_X50Y93         FDRE                                         r  GENERATOR/genblk1[1].NEURON_L2/reg_4/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.832     1.461    GENERATOR/genblk1[1].NEURON_L2/reg_4/clk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  GENERATOR/genblk1[1].NEURON_L2/reg_4/out_reg[17]/C
                         clock pessimism             -0.279     1.182    
    SLICE_X50Y93         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.228    GENERATOR/genblk1[1].NEURON_L2/reg_4/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 GENERATOR/genblk2[2].NEURON_L3/reg_2/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[2].NEURON_L3/reg_5/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.069ns (50.115%)  route 0.069ns (49.885%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.108ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.676     1.076    GENERATOR/genblk2[2].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X83Y138        FDRE                                         r  GENERATOR/genblk2[2].NEURON_L3/reg_2/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.114 r  GENERATOR/genblk2[2].NEURON_L3/reg_2/out_reg[17]/Q
                         net (fo=3, routed)           0.054     1.168    GENERATOR/genblk2[2].NEURON_L3/out[17]
    SLICE_X82Y138        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     1.182 r  GENERATOR/genblk2[2].NEURON_L3/out[23]_i_15/O
                         net (fo=1, routed)           0.008     1.190    GENERATOR/genblk2[2].NEURON_L3/out[23]_i_15_n_0
    SLICE_X82Y138        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.207 r  GENERATOR/genblk2[2].NEURON_L3/out_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.214    GENERATOR/genblk2[2].NEURON_L3/reg_5/pre_activation[18]
    SLICE_X82Y138        FDRE                                         r  GENERATOR/genblk2[2].NEURON_L3/reg_5/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.759     1.387    GENERATOR/genblk2[2].NEURON_L3/reg_5/clk_IBUF_BUFG
    SLICE_X82Y138        FDRE                                         r  GENERATOR/genblk2[2].NEURON_L3/reg_5/out_reg[18]/C
                         clock pessimism             -0.272     1.115    
    SLICE_X82Y138        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.161    GENERATOR/genblk2[2].NEURON_L3/reg_5/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 CSR_choice/out_reg[11]_CSR_choice_out_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CSR_choice/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.077ns (68.142%)  route 0.036ns (31.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.743ns (routing 0.096ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.743     1.143    CSR_choice/clk_IBUF_BUFG
    SLICE_X64Y191        FDRE                                         r  CSR_choice/out_reg[11]_CSR_choice_out_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.181 r  CSR_choice/out_reg[11]_CSR_choice_out_reg_r_1/Q
                         net (fo=1, routed)           0.030     1.211    CSR_choice/out_reg[11]_CSR_choice_out_reg_r_1_n_0
    SLICE_X64Y191        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.039     1.250 r  CSR_choice/out_reg_gate/O
                         net (fo=1, routed)           0.006     1.256    CSR_choice/out_reg_gate_n_0
    SLICE_X64Y191        FDRE                                         r  CSR_choice/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.844     1.473    CSR_choice/clk_IBUF_BUFG
    SLICE_X64Y191        FDRE                                         r  CSR_choice/out_reg[12]/C
                         clock pessimism             -0.316     1.156    
    SLICE_X64Y191        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.203    CSR_choice/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.071ns (46.728%)  route 0.081ns (53.272%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      0.684ns (routing 0.096ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.108ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.684     1.083    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/clk_IBUF_BUFG
    SLICE_X73Y204        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.121 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[26]/Q
                         net (fo=2, routed)           0.060     1.181    DISCRIMINATOR/genblk1[1].NEURON_L2/out[26]
    SLICE_X74Y204        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.014     1.195 r  DISCRIMINATOR/genblk1[1].NEURON_L2/out[31]_i_14/O
                         net (fo=1, routed)           0.014     1.209    DISCRIMINATOR/genblk1[1].NEURON_L2/out[31]_i_14_n_0
    SLICE_X74Y204        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.228 r  DISCRIMINATOR/genblk1[1].NEURON_L2/out_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.235    DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/total_sum[26]
    SLICE_X74Y204        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.782     1.410    DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/clk_IBUF_BUFG
    SLICE_X74Y204        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/out_reg[26]/C
                         clock pessimism             -0.274     1.136    
    SLICE_X74Y204        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.182    DISCRIMINATOR/genblk1[1].NEURON_L2/reg_total_sum/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         10.000      8.710      BUFGCE_X1Y48   clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X64Y191  CSR_choice/out_reg[10]_srl2___CSR_choice_out_reg_r_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X67Y138  CSR_choice/out_reg[2]_srl2___CSR_choice_out_reg_r_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X70Y153  CSR_choice/out_reg[6]_srl2___CSR_choice_out_reg_r_0/CLK
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X66Y138  CSR_choice/out_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X64Y191  CSR_choice/out_reg[11]_CSR_choice_out_reg_r_1/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X64Y191  CSR_choice/out_reg[12]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X67Y138  CSR_choice/out_reg[3]_CSR_choice_out_reg_r_1/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X70Y144  CSR_choice/out_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X66Y145  CSR_choice/out_reg[4]_rep/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X64Y191  CSR_choice/out_reg[10]_srl2___CSR_choice_out_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X64Y191  CSR_choice/out_reg[10]_srl2___CSR_choice_out_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X67Y138  CSR_choice/out_reg[2]_srl2___CSR_choice_out_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X67Y138  CSR_choice/out_reg[2]_srl2___CSR_choice_out_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X70Y153  CSR_choice/out_reg[6]_srl2___CSR_choice_out_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X70Y153  CSR_choice/out_reg[6]_srl2___CSR_choice_out_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X66Y138  CSR_choice/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X66Y138  CSR_choice/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X64Y191  CSR_choice/out_reg[11]_CSR_choice_out_reg_r_1/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X64Y191  CSR_choice/out_reg[11]_CSR_choice_out_reg_r_1/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X64Y191  CSR_choice/out_reg[10]_srl2___CSR_choice_out_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X64Y191  CSR_choice/out_reg[10]_srl2___CSR_choice_out_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X67Y138  CSR_choice/out_reg[2]_srl2___CSR_choice_out_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X67Y138  CSR_choice/out_reg[2]_srl2___CSR_choice_out_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X70Y153  CSR_choice/out_reg[6]_srl2___CSR_choice_out_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X70Y153  CSR_choice/out_reg[6]_srl2___CSR_choice_out_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X66Y138  CSR_choice/out_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X66Y138  CSR_choice/out_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X64Y191  CSR_choice/out_reg[11]_CSR_choice_out_reg_r_1/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X64Y191  CSR_choice/out_reg[11]_CSR_choice_out_reg_r_1/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.683ns  (logic 1.018ns (27.650%)  route 2.665ns (72.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.320ns (routing 0.171ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.320     2.234    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X57Y227        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y227        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.312 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[11]/Q
                         net (fo=1, routed)           2.665     4.977    out_discriminator_OBUF[11]
    C6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.940     5.918 r  out_discriminator_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.918    out_discriminator[11]
    C6                                                                r  out_discriminator[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.638ns  (logic 1.022ns (28.093%)  route 2.616ns (71.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.171ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.330     2.244    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X56Y225        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y225        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.320 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[7]/Q
                         net (fo=1, routed)           2.616     4.936    out_discriminator_OBUF[7]
    A6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     5.882 r  out_discriminator_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.882    out_discriminator[7]
    A6                                                                r  out_discriminator[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.593ns  (logic 1.014ns (28.216%)  route 2.579ns (71.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.171ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.332     2.246    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X56Y225        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y225        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.324 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[2]/Q
                         net (fo=1, routed)           2.579     4.903    out_discriminator_OBUF[2]
    A8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.936     5.839 r  out_discriminator_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.839    out_discriminator[2]
    A8                                                                r  out_discriminator[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.580ns  (logic 0.965ns (26.952%)  route 2.615ns (73.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.171ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.329     2.243    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X55Y228        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y228        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.322 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[19]/Q
                         net (fo=1, routed)           2.615     4.937    out_discriminator_OBUF[19]
    H12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     5.823 r  out_discriminator_OBUF[19]_inst/O
                         net (fo=0)                   0.000     5.823    out_discriminator[19]
    H12                                                               r  out_discriminator[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.585ns  (logic 0.989ns (27.587%)  route 2.596ns (72.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.321ns (routing 0.171ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.321     2.235    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X57Y228        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y228        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.313 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[17]/Q
                         net (fo=1, routed)           2.596     4.909    out_discriminator_OBUF[17]
    D10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.911     5.820 r  out_discriminator_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.820    out_discriminator[17]
    D10                                                               r  out_discriminator[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.525ns  (logic 1.020ns (28.935%)  route 2.505ns (71.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.171ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.330     2.244    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X56Y225        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y225        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.320 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[6]/Q
                         net (fo=1, routed)           2.505     4.825    out_discriminator_OBUF[6]
    B6                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.944     5.769 r  out_discriminator_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.769    out_discriminator[6]
    B6                                                                r  out_discriminator[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.522ns  (logic 1.017ns (28.882%)  route 2.505ns (71.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.316ns (routing 0.171ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.316     2.230    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X55Y226        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y226        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.309 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[3]/Q
                         net (fo=1, routed)           2.505     4.814    out_discriminator_OBUF[3]
    A7                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.938     5.752 r  out_discriminator_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.752    out_discriminator[3]
    A7                                                                r  out_discriminator[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.497ns  (logic 0.990ns (28.307%)  route 2.507ns (71.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.328ns (routing 0.171ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.328     2.242    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X55Y227        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y227        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.321 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[13]/Q
                         net (fo=1, routed)           2.507     4.828    out_discriminator_OBUF[13]
    C11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.911     5.739 r  out_discriminator_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.739    out_discriminator[13]
    C11                                                               r  out_discriminator[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.488ns  (logic 0.998ns (28.620%)  route 2.490ns (71.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.320ns (routing 0.171ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.320     2.234    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X57Y227        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y227        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.314 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[0]/Q
                         net (fo=1, routed)           2.490     4.804    out_discriminator_OBUF[0]
    B11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.918     5.722 r  out_discriminator_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.722    out_discriminator[0]
    B11                                                               r  out_discriminator[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.456ns  (logic 0.967ns (27.970%)  route 2.489ns (72.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.171ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.333     2.247    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X55Y227        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y227        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.326 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[15]/Q
                         net (fo=1, routed)           2.489     4.815    out_discriminator_OBUF[15]
    E12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     5.703 r  out_discriminator_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.703    out_discriminator[15]
    E12                                                               r  out_discriminator[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_3x2[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.104ns  (logic 0.447ns (40.515%)  route 0.657ns (59.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.668ns (routing 0.096ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.668     1.068    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X68Y217        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y217        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.107 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[23]/Q
                         net (fo=1, routed)           0.657     1.764    pixel_3x2_OBUF[23]
    F16                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.408     2.172 r  pixel_3x2_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.172    pixel_3x2[23]
    F16                                                               r  pixel_3x2[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_3x2[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.101ns  (logic 0.458ns (41.583%)  route 0.643ns (58.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.673     1.073    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X69Y217        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y217        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.112 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[30]/Q
                         net (fo=1, routed)           0.643     1.755    pixel_3x2_OBUF[30]
    E18                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.419     2.173 r  pixel_3x2_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.173    pixel_3x2[30]
    E18                                                               r  pixel_3x2[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_3x2[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.132ns  (logic 0.462ns (40.827%)  route 0.670ns (59.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.668ns (routing 0.096ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.668     1.068    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X68Y217        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y217        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.108 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[25]/Q
                         net (fo=1, routed)           0.670     1.778    pixel_3x2_OBUF[25]
    E14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.422     2.200 r  pixel_3x2_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.200    pixel_3x2[25]
    E14                                                               r  pixel_3x2[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_3x2[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.160ns  (logic 0.425ns (36.631%)  route 0.735ns (63.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.668ns (routing 0.096ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.668     1.067    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X68Y216        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.106 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[10]/Q
                         net (fo=1, routed)           0.735     1.841    pixel_3x2_OBUF[10]
    L20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.386     2.227 r  pixel_3x2_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.227    pixel_3x2[10]
    L20                                                               r  pixel_3x2[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_3x2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.166ns  (logic 0.426ns (36.516%)  route 0.740ns (63.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.671ns (routing 0.096ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.671     1.070    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X68Y216        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.109 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[5]/Q
                         net (fo=1, routed)           0.740     1.849    pixel_3x2_OBUF[5]
    K15                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.387     2.236 r  pixel_3x2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.236    pixel_3x2[5]
    K15                                                               r  pixel_3x2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_3x2[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.171ns  (logic 0.449ns (38.325%)  route 0.722ns (61.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.671ns (routing 0.096ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.671     1.070    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X68Y216        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.109 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[13]/Q
                         net (fo=1, routed)           0.722     1.831    pixel_3x2_OBUF[13]
    G16                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.410     2.241 r  pixel_3x2_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.241    pixel_3x2[13]
    G16                                                               r  pixel_3x2[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_3x2[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.165ns  (logic 0.447ns (38.358%)  route 0.718ns (61.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.680ns (routing 0.096ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.680     1.079    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X71Y218        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y218        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.117 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[22]/Q
                         net (fo=1, routed)           0.718     1.835    pixel_3x2_OBUF[22]
    F17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.409     2.244 r  pixel_3x2_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.244    pixel_3x2[22]
    F17                                                               r  pixel_3x2[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_3x2[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.178ns  (logic 0.466ns (39.534%)  route 0.712ns (60.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.668ns (routing 0.096ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.668     1.067    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X68Y216        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.107 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[20]/Q
                         net (fo=1, routed)           0.712     1.819    pixel_3x2_OBUF[20]
    G15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.426     2.245 r  pixel_3x2_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.245    pixel_3x2[20]
    G15                                                               r  pixel_3x2[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_3x2[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.458ns (38.796%)  route 0.722ns (61.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.671ns (routing 0.096ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.671     1.070    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X68Y216        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.110 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[12]/Q
                         net (fo=1, routed)           0.722     1.832    pixel_3x2_OBUF[12]
    H16                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.418     2.250 r  pixel_3x2_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.250    pixel_3x2[12]
    H16                                                               r  pixel_3x2[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_3x2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.185ns  (logic 0.425ns (35.882%)  route 0.760ns (64.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.671ns (routing 0.096ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.671     1.070    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X68Y216        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.110 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[2]/Q
                         net (fo=1, routed)           0.760     1.870    pixel_3x2_OBUF[2]
    K19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.385     2.256 r  pixel_3x2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.256    pixel_3x2[2]
    K19                                                               r  pixel_3x2[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay          2113 Endpoints
Min Delay          2113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.231ns  (logic 3.169ns (50.861%)  route 3.062ns (49.139%))
  Logic Levels:           18  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.028ns (routing 0.155ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y64        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     0.076 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.076    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     0.581 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     0.581    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER.U<32>
    DSP48E2_X8Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     0.628 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     0.628    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA.U_DATA<32>
    DSP48E2_X8Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     1.213 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X8Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.546     1.895 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.895    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     2.004 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.396     2.400    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/P[5]
    SLICE_X73Y160        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     2.539 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_2__9/O
                         net (fo=2, routed)           0.245     2.784    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[1]_1[5]
    SLICE_X73Y161        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.836 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_9__9/O
                         net (fo=1, routed)           0.016     2.852    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_44
    SLICE_X73Y161        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.969 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     2.995    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry_n_0
    SLICE_X73Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.071 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry__0/O[1]
                         net (fo=4, routed)           0.467     3.538    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs[9]
    SLICE_X72Y170        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.662 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10/O
                         net (fo=1, routed)           0.009     3.671    GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10_n_0
    SLICE_X72Y170        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.861 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.887    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/CO[0]
    SLICE_X72Y171        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.902 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.928    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2_n_0
    SLICE_X72Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.995 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed__9_i_1/O[2]
                         net (fo=5, routed)           0.239     4.234    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed0[10]
    SLICE_X71Y172        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     4.359 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_in2_carry_i_7__9/O
                         net (fo=1, routed)           0.016     4.375    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_92
    SLICE_X71Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     4.559 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in2_carry/CO[3]
                         net (fo=32, routed)          0.261     4.820    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in2
    SLICE_X71Y169        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.910 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[1]_i_1/O
                         net (fo=7, routed)           1.321     6.231    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/y_in_6[1]
    SLICE_X68Y216        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304     0.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.028     1.655    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X68Y216        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[1]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.210ns  (logic 3.209ns (51.671%)  route 3.001ns (48.329%))
  Logic Levels:           18  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.026ns (routing 0.155ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y64        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     0.076 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.076    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     0.581 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     0.581    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER.U<32>
    DSP48E2_X8Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     0.628 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     0.628    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA.U_DATA<32>
    DSP48E2_X8Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     1.213 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X8Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.546     1.895 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.895    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     2.004 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.396     2.400    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/P[5]
    SLICE_X73Y160        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     2.539 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_2__9/O
                         net (fo=2, routed)           0.245     2.784    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[1]_1[5]
    SLICE_X73Y161        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.836 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_9__9/O
                         net (fo=1, routed)           0.016     2.852    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_44
    SLICE_X73Y161        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.969 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     2.995    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry_n_0
    SLICE_X73Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.071 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry__0/O[1]
                         net (fo=4, routed)           0.467     3.538    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs[9]
    SLICE_X72Y170        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.662 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10/O
                         net (fo=1, routed)           0.009     3.671    GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10_n_0
    SLICE_X72Y170        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.861 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.887    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/CO[0]
    SLICE_X72Y171        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.902 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.928    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2_n_0
    SLICE_X72Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.995 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed__9_i_1/O[2]
                         net (fo=5, routed)           0.191     4.186    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed0[10]
    SLICE_X71Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.334 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_in1_carry__0_i_10__9/O
                         net (fo=1, routed)           0.022     4.356    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_8
    SLICE_X71Y171        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     4.522 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in1_carry__0/CO[7]
                         net (fo=32, routed)          0.260     4.782    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in1
    SLICE_X71Y168        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     4.907 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[10]_i_1/O
                         net (fo=7, routed)           1.304     6.210    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/y_in_6[10]
    SLICE_X68Y216        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304     0.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.026     1.653    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X68Y216        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[10]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.209ns  (logic 3.232ns (52.053%)  route 2.977ns (47.947%))
  Logic Levels:           18  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.046ns (routing 0.155ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y64        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     0.076 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.076    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     0.581 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     0.581    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER.U<32>
    DSP48E2_X8Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     0.628 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     0.628    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA.U_DATA<32>
    DSP48E2_X8Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     1.213 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X8Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.546     1.895 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.895    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     2.004 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.396     2.400    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/P[5]
    SLICE_X73Y160        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     2.539 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_2__9/O
                         net (fo=2, routed)           0.245     2.784    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[1]_1[5]
    SLICE_X73Y161        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.836 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_9__9/O
                         net (fo=1, routed)           0.016     2.852    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_44
    SLICE_X73Y161        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.969 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     2.995    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry_n_0
    SLICE_X73Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.071 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry__0/O[1]
                         net (fo=4, routed)           0.467     3.538    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs[9]
    SLICE_X72Y170        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.662 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10/O
                         net (fo=1, routed)           0.009     3.671    GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10_n_0
    SLICE_X72Y170        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.861 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.887    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/CO[0]
    SLICE_X72Y171        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.902 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.928    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2_n_0
    SLICE_X72Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.995 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed__9_i_1/O[2]
                         net (fo=5, routed)           0.191     4.186    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed0[10]
    SLICE_X71Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.334 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_in1_carry__0_i_10__9/O
                         net (fo=1, routed)           0.022     4.356    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_8
    SLICE_X71Y171        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     4.522 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in1_carry__0/CO[7]
                         net (fo=32, routed)          0.408     4.930    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in1
    SLICE_X69Y172        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     5.078 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[26]_i_1/O
                         net (fo=7, routed)           1.131     6.209    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/y_in_6[26]
    SLICE_X71Y218        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304     0.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.046     1.673    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X71Y218        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[26]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.171ns  (logic 3.227ns (52.291%)  route 2.944ns (47.709%))
  Logic Levels:           18  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.028ns (routing 0.155ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y64        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     0.076 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.076    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     0.581 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     0.581    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER.U<32>
    DSP48E2_X8Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     0.628 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     0.628    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA.U_DATA<32>
    DSP48E2_X8Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     1.213 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X8Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.546     1.895 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.895    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     2.004 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.396     2.400    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/P[5]
    SLICE_X73Y160        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     2.539 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_2__9/O
                         net (fo=2, routed)           0.245     2.784    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[1]_1[5]
    SLICE_X73Y161        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.836 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_9__9/O
                         net (fo=1, routed)           0.016     2.852    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_44
    SLICE_X73Y161        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.969 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     2.995    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry_n_0
    SLICE_X73Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.071 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry__0/O[1]
                         net (fo=4, routed)           0.467     3.538    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs[9]
    SLICE_X72Y170        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.662 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10/O
                         net (fo=1, routed)           0.009     3.671    GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10_n_0
    SLICE_X72Y170        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.861 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.887    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/CO[0]
    SLICE_X72Y171        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.902 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.928    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2_n_0
    SLICE_X72Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.995 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed__9_i_1/O[2]
                         net (fo=5, routed)           0.239     4.234    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed0[10]
    SLICE_X71Y172        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     4.359 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_in2_carry_i_7__9/O
                         net (fo=1, routed)           0.016     4.375    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_92
    SLICE_X71Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     4.559 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in2_carry/CO[3]
                         net (fo=32, routed)          0.275     4.834    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in2
    SLICE_X71Y168        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.982 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[13]_i_1/O
                         net (fo=7, routed)           1.189     6.171    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/y_in_6[13]
    SLICE_X68Y216        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304     0.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.028     1.655    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X68Y216        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[13]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.161ns  (logic 3.179ns (51.599%)  route 2.982ns (48.401%))
  Logic Levels:           18  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.026ns (routing 0.155ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y64        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     0.076 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.076    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     0.581 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     0.581    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER.U<32>
    DSP48E2_X8Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     0.628 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     0.628    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA.U_DATA<32>
    DSP48E2_X8Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     1.213 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X8Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.546     1.895 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.895    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     2.004 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.396     2.400    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/P[5]
    SLICE_X73Y160        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     2.539 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_2__9/O
                         net (fo=2, routed)           0.245     2.784    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[1]_1[5]
    SLICE_X73Y161        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.836 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_9__9/O
                         net (fo=1, routed)           0.016     2.852    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_44
    SLICE_X73Y161        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.969 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     2.995    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry_n_0
    SLICE_X73Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.071 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry__0/O[1]
                         net (fo=4, routed)           0.467     3.538    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs[9]
    SLICE_X72Y170        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.662 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10/O
                         net (fo=1, routed)           0.009     3.671    GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10_n_0
    SLICE_X72Y170        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.861 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.887    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/CO[0]
    SLICE_X72Y171        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.902 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.928    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2_n_0
    SLICE_X72Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.995 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed__9_i_1/O[2]
                         net (fo=5, routed)           0.239     4.234    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed0[10]
    SLICE_X71Y172        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     4.359 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_in2_carry_i_7__9/O
                         net (fo=1, routed)           0.016     4.375    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_92
    SLICE_X71Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     4.559 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in2_carry/CO[3]
                         net (fo=32, routed)          0.267     4.825    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in2
    SLICE_X71Y169        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.925 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[8]_i_1/O
                         net (fo=7, routed)           1.236     6.161    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/y_in_6[8]
    SLICE_X68Y216        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304     0.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.026     1.653    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X68Y216        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[8]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.139ns  (logic 3.135ns (51.069%)  route 3.004ns (48.931%))
  Logic Levels:           18  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.036ns (routing 0.155ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y64        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     0.076 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.076    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     0.581 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     0.581    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER.U<32>
    DSP48E2_X8Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     0.628 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     0.628    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA.U_DATA<32>
    DSP48E2_X8Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     1.213 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X8Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.546     1.895 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.895    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     2.004 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.396     2.400    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/P[5]
    SLICE_X73Y160        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     2.539 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_2__9/O
                         net (fo=2, routed)           0.245     2.784    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[1]_1[5]
    SLICE_X73Y161        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.836 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_9__9/O
                         net (fo=1, routed)           0.016     2.852    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_44
    SLICE_X73Y161        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.969 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     2.995    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry_n_0
    SLICE_X73Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.071 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry__0/O[1]
                         net (fo=4, routed)           0.467     3.538    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs[9]
    SLICE_X72Y170        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.662 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10/O
                         net (fo=1, routed)           0.009     3.671    GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10_n_0
    SLICE_X72Y170        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.861 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.887    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/CO[0]
    SLICE_X72Y171        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.902 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.928    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2_n_0
    SLICE_X72Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.995 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed__9_i_1/O[2]
                         net (fo=5, routed)           0.191     4.186    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed0[10]
    SLICE_X71Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.334 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_in1_carry__0_i_10__9/O
                         net (fo=1, routed)           0.022     4.356    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_8
    SLICE_X71Y171        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     4.522 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in1_carry__0/CO[7]
                         net (fo=32, routed)          0.306     4.828    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in1
    SLICE_X71Y168        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     4.879 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[15]_i_1/O
                         net (fo=7, routed)           1.260     6.139    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/y_in_6[15]
    SLICE_X70Y217        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304     0.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.036     1.664    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X70Y217        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[15]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.107ns  (logic 3.169ns (51.887%)  route 2.938ns (48.113%))
  Logic Levels:           18  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.036ns (routing 0.155ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y64        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     0.076 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.076    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     0.581 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     0.581    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER.U<32>
    DSP48E2_X8Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     0.628 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     0.628    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA.U_DATA<32>
    DSP48E2_X8Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     1.213 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X8Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.546     1.895 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.895    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     2.004 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.396     2.400    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/P[5]
    SLICE_X73Y160        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     2.539 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_2__9/O
                         net (fo=2, routed)           0.245     2.784    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[1]_1[5]
    SLICE_X73Y161        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.836 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_9__9/O
                         net (fo=1, routed)           0.016     2.852    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_44
    SLICE_X73Y161        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.969 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     2.995    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry_n_0
    SLICE_X73Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.071 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry__0/O[1]
                         net (fo=4, routed)           0.467     3.538    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs[9]
    SLICE_X72Y170        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.662 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10/O
                         net (fo=1, routed)           0.009     3.671    GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10_n_0
    SLICE_X72Y170        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.861 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.887    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/CO[0]
    SLICE_X72Y171        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.902 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.928    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2_n_0
    SLICE_X72Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.995 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed__9_i_1/O[2]
                         net (fo=5, routed)           0.239     4.234    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed0[10]
    SLICE_X71Y172        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     4.359 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_in2_carry_i_7__9/O
                         net (fo=1, routed)           0.016     4.375    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_92
    SLICE_X71Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     4.559 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in2_carry/CO[3]
                         net (fo=32, routed)          0.306     4.865    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in2
    SLICE_X71Y168        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     4.955 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[11]_i_1/O
                         net (fo=7, routed)           1.153     6.107    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/y_in_6[11]
    SLICE_X70Y217        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304     0.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.036     1.664    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X70Y217        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[11]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.086ns  (logic 3.183ns (52.301%)  route 2.903ns (47.699%))
  Logic Levels:           18  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.046ns (routing 0.155ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y64        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     0.076 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.076    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     0.581 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     0.581    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER.U<32>
    DSP48E2_X8Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     0.628 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     0.628    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA.U_DATA<32>
    DSP48E2_X8Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     1.213 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X8Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.546     1.895 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.895    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     2.004 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.396     2.400    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/P[5]
    SLICE_X73Y160        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     2.539 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_2__9/O
                         net (fo=2, routed)           0.245     2.784    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[1]_1[5]
    SLICE_X73Y161        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.836 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_9__9/O
                         net (fo=1, routed)           0.016     2.852    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_44
    SLICE_X73Y161        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.969 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     2.995    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry_n_0
    SLICE_X73Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.071 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry__0/O[1]
                         net (fo=4, routed)           0.467     3.538    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs[9]
    SLICE_X72Y170        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.662 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10/O
                         net (fo=1, routed)           0.009     3.671    GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10_n_0
    SLICE_X72Y170        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.861 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.887    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/CO[0]
    SLICE_X72Y171        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.902 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.928    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2_n_0
    SLICE_X72Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.995 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed__9_i_1/O[2]
                         net (fo=5, routed)           0.191     4.186    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed0[10]
    SLICE_X71Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.334 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_in1_carry__0_i_10__9/O
                         net (fo=1, routed)           0.022     4.356    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_8
    SLICE_X71Y171        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     4.522 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in1_carry__0/CO[7]
                         net (fo=32, routed)          0.339     4.861    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in1
    SLICE_X69Y172        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.960 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[24]_i_1/O
                         net (fo=7, routed)           1.126     6.086    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/y_in_6[24]
    SLICE_X71Y218        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304     0.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.046     1.673    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X71Y218        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[24]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.072ns  (logic 3.117ns (51.336%)  route 2.955ns (48.664%))
  Logic Levels:           18  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.047ns (routing 0.155ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y64        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     0.076 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.076    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     0.581 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     0.581    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER.U<32>
    DSP48E2_X8Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     0.628 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     0.628    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA.U_DATA<32>
    DSP48E2_X8Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     1.213 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X8Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.546     1.895 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.895    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     2.004 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.396     2.400    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/P[5]
    SLICE_X73Y160        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     2.539 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_2__9/O
                         net (fo=2, routed)           0.245     2.784    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[1]_1[5]
    SLICE_X73Y161        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.836 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_9__9/O
                         net (fo=1, routed)           0.016     2.852    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_44
    SLICE_X73Y161        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.969 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     2.995    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry_n_0
    SLICE_X73Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.071 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry__0/O[1]
                         net (fo=4, routed)           0.467     3.538    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs[9]
    SLICE_X72Y170        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.662 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10/O
                         net (fo=1, routed)           0.009     3.671    GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10_n_0
    SLICE_X72Y170        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.861 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.887    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/CO[0]
    SLICE_X72Y171        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.902 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.928    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2_n_0
    SLICE_X72Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.995 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed__9_i_1/O[2]
                         net (fo=5, routed)           0.239     4.234    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed0[10]
    SLICE_X71Y172        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     4.359 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_in2_carry_i_7__9/O
                         net (fo=1, routed)           0.016     4.375    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_92
    SLICE_X71Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     4.559 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in2_carry/CO[3]
                         net (fo=32, routed)          0.206     4.765    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in2
    SLICE_X71Y169        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     4.803 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[6]_i_1/O
                         net (fo=7, routed)           1.269     6.072    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/y_in_6[6]
    SLICE_X71Y219        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304     0.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.047     1.674    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X71Y219        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[6]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.062ns  (logic 3.120ns (51.471%)  route 2.942ns (48.529%))
  Logic Levels:           18  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.032ns (routing 0.155ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y64        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     0.076 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.076    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     0.581 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     0.581    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_MULTIPLIER.U<32>
    DSP48E2_X8Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     0.628 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     0.628    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_M_DATA.U_DATA<32>
    DSP48E2_X8Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     1.213 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/PCIN[47]
    DSP48E2_X8Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.546     1.895 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.895    GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     2.004 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/term1_full__0/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.396     2.400    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/P[5]
    SLICE_X73Y160        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     2.539 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_2__9/O
                         net (fo=2, routed)           0.245     2.784    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[1]_1[5]
    SLICE_X73Y161        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.836 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_abs__6_carry_i_9__9/O
                         net (fo=1, routed)           0.016     2.852    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_44
    SLICE_X73Y161        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.969 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry/CO[7]
                         net (fo=1, routed)           0.026     2.995    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry_n_0
    SLICE_X73Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.071 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs__6_carry__0/O[1]
                         net (fo=4, routed)           0.467     3.538    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_abs[9]
    SLICE_X72Y170        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.662 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10/O
                         net (fo=1, routed)           0.009     3.671    GENERATOR/genblk2[7].NEURON_L3/activate_func/out[16]_i_10_n_0
    SLICE_X72Y170        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.861 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.887    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/CO[0]
    SLICE_X72Y171        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.902 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.928    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/out_reg[24]_i_2_n_0
    SLICE_X72Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.995 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed__9_i_1/O[2]
                         net (fo=5, routed)           0.191     4.186    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_signed0[10]
    SLICE_X71Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.334 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p/y_in1_carry__0_i_10__9/O
                         net (fo=1, routed)           0.022     4.356    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_sel_p_n_8
    SLICE_X71Y171        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     4.522 f  GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in1_carry__0/CO[7]
                         net (fo=32, routed)          0.396     4.918    GENERATOR/genblk2[7].NEURON_L3/activate_func/y_in1
    SLICE_X69Y172        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     4.954 r  GENERATOR/genblk2[7].NEURON_L3/activate_func/out[30]_i_1/O
                         net (fo=7, routed)           1.108     6.062    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/y_in_6[30]
    SLICE_X69Y217        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304     0.304 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.304    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.604    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        1.032     1.660    GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X69Y217        FDRE                                         r  GENERATOR/genblk2[7].NEURON_L3/activate_func/reg_out/out_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[15]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].reg_mult/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.272ns (77.714%)  route 0.078ns (22.286%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.836ns (routing 0.108ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y74       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X12Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.019     0.019 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     0.019    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X12Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[16])
                                                      0.066     0.085 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.085    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_MULTIPLIER.U<16>
    DSP48E2_X12Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.012     0.097 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.097    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_M_DATA.U_DATA<16>
    DSP48E2_X12Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.113     0.210 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.210    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_ALU.ALU_OUT<16>
    DSP48E2_X12Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.030     0.240 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.059     0.299    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y_n_89
    SLICE_X93Y187        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     0.313 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/out[15]_i_8/O
                         net (fo=1, routed)           0.012     0.325    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/out[15]_i_8_n_0
    SLICE_X93Y187        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.343 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/out_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.350    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].reg_mult/out_reg[31]_1[9]
    SLICE_X93Y187        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].reg_mult/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.836     1.464    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].reg_mult/clk_IBUF_BUFG
    SLICE_X93Y187        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].reg_mult/out_reg[9]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[15]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.272ns (77.714%)  route 0.078ns (22.286%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.782ns (routing 0.108ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y80        DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X8Y80        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.019     0.019 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     0.019    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X8Y80        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[16])
                                                      0.066     0.085 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.085    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_MULTIPLIER.U<16>
    DSP48E2_X8Y80        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.012     0.097 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.097    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_M_DATA.U_DATA<16>
    DSP48E2_X8Y80        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.113     0.210 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.210    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_ALU.ALU_OUT<16>
    DSP48E2_X8Y80        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.030     0.240 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.059     0.299    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y_n_89
    SLICE_X73Y202        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     0.313 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out[15]_i_8/O
                         net (fo=1, routed)           0.012     0.325    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out[15]_i_8_n_0
    SLICE_X73Y202        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.343 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.350    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[31]_5[9]
    SLICE_X73Y202        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.782     1.410    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/clk_IBUF_BUFG
    SLICE_X73Y202        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[9]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[7]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].reg_mult/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.272ns (77.714%)  route 0.078ns (22.286%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.786ns (routing 0.108ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y82        DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X9Y82        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.019     0.019 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     0.019    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X9Y82        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[8])
                                                      0.066     0.085 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.085    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_MULTIPLIER.U<8>
    DSP48E2_X9Y82        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.012     0.097 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.097    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_M_DATA.U_DATA<8>
    DSP48E2_X9Y82        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.113     0.210 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.210    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_ALU.ALU_OUT<8>
    DSP48E2_X9Y82        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.030     0.240 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.059     0.299    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/raw_y_n_97
    SLICE_X78Y206        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     0.313 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/out[7]_i_9/O
                         net (fo=1, routed)           0.012     0.325    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/out[7]_i_9_n_0
    SLICE_X78Y206        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.343 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].multiplier/out_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.350    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].reg_mult/out_reg[31]_2[1]
    SLICE_X78Y206        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].reg_mult/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.786     1.415    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].reg_mult/clk_IBUF_BUFG
    SLICE_X78Y206        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[6].reg_mult/out_reg[1]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[15]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].reg_mult/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.272ns (77.714%)  route 0.078ns (22.286%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y82        DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X8Y82        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.019     0.019 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     0.019    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/raw_y/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X8Y82        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[16])
                                                      0.066     0.085 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/raw_y/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.085    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/raw_y/DSP_MULTIPLIER.U<16>
    DSP48E2_X8Y82        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.012     0.097 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.097    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/raw_y/DSP_M_DATA.U_DATA<16>
    DSP48E2_X8Y82        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.113     0.210 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.210    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/raw_y/DSP_ALU.ALU_OUT<16>
    DSP48E2_X8Y82        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.030     0.240 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/raw_y/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.059     0.299    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/raw_y_n_89
    SLICE_X73Y207        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     0.313 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/out[15]_i_8/O
                         net (fo=1, routed)           0.012     0.325    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/out[15]_i_8_n_0
    SLICE_X73Y207        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.343 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].multiplier/out_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.350    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].reg_mult/out_reg[31]_1[9]
    SLICE_X73Y207        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].reg_mult/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.778     1.406    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].reg_mult/clk_IBUF_BUFG
    SLICE_X73Y207        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[7].reg_mult/out_reg[9]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[8]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].reg_mult/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.273ns (77.557%)  route 0.079ns (22.443%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.840ns (routing 0.108ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y74       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X12Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.019     0.019 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     0.019    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X12Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[9])
                                                      0.066     0.085 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.085    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_MULTIPLIER.U<9>
    DSP48E2_X12Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.012     0.097 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.097    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_M_DATA.U_DATA<9>
    DSP48E2_X12Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.113     0.210 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.210    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_ALU.ALU_OUT<9>
    DSP48E2_X12Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.030     0.240 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.058     0.298    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/raw_y_n_96
    SLICE_X93Y186        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     0.312 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/out[7]_i_8/O
                         net (fo=1, routed)           0.014     0.326    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/out[7]_i_8_n_0
    SLICE_X93Y186        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.345 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].multiplier/out_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.352    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].reg_mult/out_reg[31]_1[2]
    SLICE_X93Y186        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].reg_mult/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.840     1.469    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].reg_mult/clk_IBUF_BUFG
    SLICE_X93Y186        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[4].reg_mult/out_reg[2]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[8]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].reg_mult/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.273ns (77.557%)  route 0.079ns (22.443%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y80       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X10Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.019     0.019 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     0.019    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X10Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[9])
                                                      0.066     0.085 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.085    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_MULTIPLIER.U<9>
    DSP48E2_X10Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.012     0.097 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.097    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_M_DATA.U_DATA<9>
    DSP48E2_X10Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.113     0.210 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.210    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_ALU.ALU_OUT<9>
    DSP48E2_X10Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.030     0.240 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.058     0.298    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y_n_96
    SLICE_X83Y201        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     0.312 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/out[7]_i_8/O
                         net (fo=1, routed)           0.014     0.326    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/out[7]_i_8_n_0
    SLICE_X83Y201        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.345 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/out_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.352    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].reg_mult/out_reg[31]_1[2]
    SLICE_X83Y201        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].reg_mult/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.792     1.421    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].reg_mult/clk_IBUF_BUFG
    SLICE_X83Y201        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].reg_mult/out_reg[2]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[8]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].reg_mult/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.273ns (77.557%)  route 0.079ns (22.443%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.783ns (routing 0.108ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y86        DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X9Y86        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.019     0.019 r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     0.019    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X9Y86        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[9])
                                                      0.066     0.085 f  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.085    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_MULTIPLIER.U<9>
    DSP48E2_X9Y86        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.012     0.097 r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.097    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_M_DATA.U_DATA<9>
    DSP48E2_X9Y86        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.113     0.210 f  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.210    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_ALU.ALU_OUT<9>
    DSP48E2_X9Y86        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.030     0.240 r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.058     0.298    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y_n_96
    SLICE_X78Y216        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     0.312 r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/out[7]_i_8/O
                         net (fo=1, routed)           0.014     0.326    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/out[7]_i_8_n_0
    SLICE_X78Y216        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.345 r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/out_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.352    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].reg_mult/out_reg[31]_2[2]
    SLICE_X78Y216        FDRE                                         r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].reg_mult/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.783     1.412    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].reg_mult/clk_IBUF_BUFG
    SLICE_X78Y216        FDRE                                         r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].reg_mult/out_reg[2]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[13]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].reg_mult/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.273ns (77.557%)  route 0.079ns (22.443%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y86        DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X9Y86        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.019     0.019 r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000     0.019    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X9Y86        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.066     0.085 f  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.085    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_MULTIPLIER.U<14>
    DSP48E2_X9Y86        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.012     0.097 r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.097    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_M_DATA.U_DATA<14>
    DSP48E2_X9Y86        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.113     0.210 f  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.210    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_ALU.ALU_OUT<14>
    DSP48E2_X9Y86        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.030     0.240 r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.060     0.300    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/raw_y_n_91
    SLICE_X78Y216        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     0.315 r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/out[7]_i_3/O
                         net (fo=1, routed)           0.012     0.327    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/out[7]_i_3_n_0
    SLICE_X78Y216        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     0.345 r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].multiplier/out_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.352    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].reg_mult/out_reg[31]_2[7]
    SLICE_X78Y216        FDRE                                         r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].reg_mult/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.781     1.410    DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].reg_mult/clk_IBUF_BUFG
    SLICE_X78Y216        FDRE                                         r  DISCRIMINATOR/genblk1[2].NEURON_L2/genblk1[6].reg_mult/out_reg[7]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].reg_mult/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.273ns (77.337%)  route 0.080ns (22.663%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.868ns (routing 0.108ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X13Y74       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X13Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.019     0.019 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.019    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X13Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[12])
                                                      0.066     0.085 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.085    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_MULTIPLIER.U<12>
    DSP48E2_X13Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.012     0.097 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.097    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_M_DATA.U_DATA<12>
    DSP48E2_X13Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.113     0.210 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     0.210    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_ALU.ALU_OUT<12>
    DSP48E2_X13Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.030     0.240 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.058     0.298    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/raw_y_n_93
    SLICE_X104Y186       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     0.312 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/out[7]_i_5/O
                         net (fo=1, routed)           0.015     0.327    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/out[7]_i_5_n_0
    SLICE_X104Y186       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.019     0.346 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].multiplier/out_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.007     0.353    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].reg_mult/out_reg[31]_0[5]
    SLICE_X104Y186       FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].reg_mult/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.868     1.497    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].reg_mult/clk_IBUF_BUFG
    SLICE_X104Y186       FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[5].reg_mult/out_reg[5]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/A2_DATA[9]
                            (internal pin)
  Destination:            GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.836%)  route 0.082ns (23.164%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.753ns (routing 0.108ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y40        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X7Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.019     0.019 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     0.019    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X7Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[11])
                                                      0.066     0.085 f  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.085    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_MULTIPLIER.U<11>
    DSP48E2_X7Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.012     0.097 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.097    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_M_DATA.U_DATA<11>
    DSP48E2_X7Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.113     0.210 f  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     0.210    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_ALU.ALU_OUT<11>
    DSP48E2_X7Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.030     0.240 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.064     0.304    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y_n_94
    SLICE_X71Y101        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     0.318 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/out[7]_i_6/O
                         net (fo=1, routed)           0.011     0.329    GENERATOR/genblk2[1].NEURON_L3/mult_1/out[7]_i_6_n_0
    SLICE_X71Y101        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.018     0.347 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/out_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.007     0.354    GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[31]_14[4]
    SLICE_X71Y101        FDRE                                         r  GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AH22                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4642, routed)        0.753     1.381    GENERATOR/genblk2[1].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X71Y101        FDRE                                         r  GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[4]/C





