Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_init_behav xil_defaultlib.test_bench_init xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'debug' is not connected on this instance [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/test_bench_init.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture nco_str of entity xil_defaultlib.NCO [nco_default]
Compiling architecture mixer_arch of entity xil_defaultlib.Mixer [mixer_default]
Compiling architecture fir_filter_arch of entity xil_defaultlib.FIR_Filter [fir_filter_default]
Compiling architecture test of entity xil_defaultlib.test_bench [test_bench_default]
Compiling module xil_defaultlib.test_bench_init
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_init_behav
