v 20140308 2
C 65500 59500 1 0 0 lt8609-1.sym
{
T 69500 64500 5 32 1 1 0 4 1
device=LT8609
T 69500 63500 5 32 1 1 0 4 1
refdes=U100
T 65500 59500 5 10 0 0 0 0 1
devmap=LT/LT8609EMSE
}
C 65500 31500 1 0 0 lt8580-1.sym
{
T 69500 36000 5 32 1 1 0 4 1
device=LT8580
T 69500 35000 5 32 1 1 0 4 1
refdes=U300
T 65500 31500 5 10 0 0 0 0 1
devmap=LT/LT8580EMS8E
}
C 57600 64500 1 270 0 capacitor-1.sym
{
T 58195 64100 5 16 1 1 0 0 1
refdes=C100
T 58200 63500 5 16 1 1 0 2 1
value=4.7u
T 57400 64500 5 10 0 0 270 0 1
device=CAPACITOR
T 57600 64500 5 10 0 0 0 0 1
devmap=generic/C/1210
}
N 54000 69700 54000 69000 4
N 57400 69000 68500 69000 4
N 68500 69000 68500 67800 4
N 66200 66500 65000 66500 4
N 65000 66500 65000 67100 4
N 58000 64500 58000 69000 4
N 58000 59000 58000 63100 4
C 73600 68500 1 270 0 capacitor-1.sym
{
T 74195 68100 5 16 1 1 0 0 1
refdes=C104
T 74200 67500 5 16 1 1 0 2 1
value=100n
T 73400 68500 5 10 0 0 270 0 1
device=CAPACITOR
T 73600 68500 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 70500 67800 70500 69000 4
N 70500 69000 75000 69000 4
N 74000 69000 74000 68500 4
C 74800 69000 1 0 0 inductor-1.sym
{
T 75000 68400 5 10 0 0 0 0 1
device=INDUCTOR
T 75095 69200 5 16 1 1 0 6 1
refdes=L100
T 76500 69200 5 16 1 1 0 0 1
value=4.7u
T 74800 69000 5 10 0 0 0 0 1
devmap=Vishay/IHLP3232CZER4R7M11
}
N 76600 69000 83500 69000 4
N 86000 69000 86000 69700 4
C 77300 67500 1 270 0 resistor-2.sym
{
T 77795 66900 5 16 1 1 0 0 1
refdes=R105
T 77800 66700 5 16 1 1 0 2 1
value=100k
T 77100 67500 5 10 0 0 270 0 1
device=RESISTOR
T 77300 67500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 77500 67500 77500 69000 4
N 77500 66100 77500 63500 4
N 72800 63500 78200 63500 4
C 75000 60800 1 0 0 resistor-2.sym
{
T 75000 60600 5 10 0 0 0 0 1
device=RESISTOR
T 75095 61100 5 16 1 1 0 6 1
refdes=R107
T 76300 61100 5 16 1 1 0 0 1
value=1M
T 75000 60800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 75000 61600 1 0 0 capacitor-1.sym
{
T 75395 62200 5 16 1 1 0 6 1
refdes=C105
T 76000 62200 5 16 1 1 0 0 1
value=10p
T 75000 61400 5 10 0 0 0 0 1
device=CAPACITOR
T 75000 61600 5 10 0 0 0 0 1
devmap=generic/C/0805
}
C 73300 61000 1 270 0 resistor-2.sym
{
T 73795 60400 5 16 1 1 0 0 1
refdes=R106
T 73800 60200 5 16 1 1 0 2 1
value=187k
T 73100 61000 5 10 0 0 270 0 1
device=RESISTOR
T 73300 61000 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 80600 64500 1 270 0 capacitor-1.sym
{
T 81195 64100 5 16 1 1 0 0 1
refdes=C106
T 81200 63500 5 16 1 1 0 2 1
value=47u
T 80400 64500 5 10 0 0 270 0 1
device=CAPACITOR
T 80600 64500 5 10 0 0 0 0 1
devmap=generic/C/1210
}
N 72800 61500 74500 61500 4
N 74500 61000 74500 62000 4
N 74500 62000 75000 62000 4
N 75000 61000 74500 61000 4
N 76400 62000 77000 62000 4
N 77000 61000 77000 62000 4
N 77000 61000 76400 61000 4
N 77000 61500 80000 61500 4
N 80000 61500 80000 69000 4
N 81000 63100 81000 59000 4
N 69500 59000 82500 59000 4
N 69500 58300 69500 60200 4
N 73500 59000 73500 59600 4
N 73500 61000 73500 61500 4
C 69200 57700 1 0 0 gnd-1.sym
C 65300 61000 1 270 0 resistor-2.sym
{
T 65795 60400 5 16 1 1 0 0 1
refdes=R104
T 65800 60200 5 16 1 1 0 2 1
value=110k
T 65100 61000 5 10 0 0 270 0 1
device=RESISTOR
T 65300 61000 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 63600 61000 1 270 0 capacitor-1.sym
{
T 64195 60600 5 16 1 1 0 0 1
refdes=C103
T 64200 60000 5 16 1 1 0 2 1
value=10n
T 63400 61000 5 10 0 0 270 0 1
device=CAPACITOR
T 63600 61000 5 10 0 0 0 0 1
devmap=generic/C/0805
}
C 62100 61000 1 270 0 capacitor-1.sym
{
T 62695 60600 5 16 1 1 0 0 1
refdes=C102
T 62700 60000 5 16 1 1 0 2 1
value=1u
T 61900 61000 5 10 0 0 270 0 1
device=CAPACITOR
T 62100 61000 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 65500 61000 65500 61500 4
N 65500 61500 66200 61500 4
N 64000 61000 64000 62500 4
N 64000 62500 66200 62500 4
N 62500 61000 62500 63500 4
N 62500 63500 66200 63500 4
N 65500 59600 65500 59000 4
N 58000 59000 69500 59000 4
N 64000 59600 64000 59000 4
N 62500 59600 62500 59000 4
N 61000 65500 66200 65500 4
N 72800 66500 74000 66500 4
N 74000 66500 74000 67100 4
N 54000 40700 54000 40000 4
N 57400 40000 68700 40000 4
N 68500 40000 68500 38800 4
C 64800 39200 1 270 0 resistor-2.sym
{
T 65295 38600 5 16 1 1 0 0 1
refdes=R301
T 65300 38400 5 16 1 1 0 2 1
value=487k
T 64600 39200 5 10 0 0 270 0 1
device=RESISTOR
T 64800 39200 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 66200 36500 65000 36500 4
N 65000 36500 65000 37800 4
N 65000 39200 65000 40000 4
C 68500 40000 1 0 0 inductor-2.sym
{
T 68700 39400 5 10 0 0 0 0 1
device=INDUCTOR
T 68795 40200 5 16 1 1 0 6 1
refdes=L300
T 70200 40200 5 16 1 1 0 0 1
value=22u
T 68500 40000 5 10 0 0 0 0 1
devmap=Bourns/SRF0703A-220M-1
}
N 70300 40000 71500 40000 4
N 70500 40000 70500 38800 4
C 71500 39600 1 0 0 capacitor-1.sym
{
T 71895 40200 5 16 1 1 0 6 1
refdes=C302
T 72500 40200 5 16 1 1 0 0 1
value=1u
T 71500 39400 5 10 0 0 0 0 1
device=CAPACITOR
T 71500 39600 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 72900 40000 75000 40000 4
C 74000 39700 1 270 0 inductor-3.sym
{
T 73400 39500 5 10 0 0 270 0 1
device=INDUCTOR
T 74195 39400 5 16 1 1 0 0 1
refdes=L300
T 74200 38000 5 16 1 1 0 2 1
value=22u
T 74000 39700 5 10 0 0 0 0 1
devmap=Bourns/SRF0703A-220M-2
}
N 74000 39500 74000 40000 4
C 73700 37200 1 0 0 gnd-1.sym
N 74000 37800 74000 37900 4
C 75000 36300 1 0 0 resistor-2.sym
{
T 75000 36100 5 10 0 0 0 0 1
device=RESISTOR
T 75095 36600 5 16 1 1 0 6 1
refdes=R304
T 76300 36600 5 16 1 1 0 0 1
value=130k
T 75000 36300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 75000 36500 72800 36500 4
C 75000 39400 1 0 0 schottky-1.sym
{
T 75795 40400 5 16 1 1 0 3 1
refdes=D300
T 75800 39600 5 16 1 1 0 5 1
value=STPS1H100A
T 75000 39500 5 10 0 0 0 0 1
device=SCHOTTKY_DIODE
T 75000 39400 5 10 0 0 0 0 1
devmap=ST/STPS1H100A
}
N 76400 36500 77500 36500 4
N 77500 36500 77500 40000 4
N 76400 40000 83500 40000 4
C 85700 40700 1 0 0 15V-plus-1.sym
N 86000 40700 86000 40000 4
C 57600 36000 1 270 0 capacitor-1.sym
{
T 58195 35600 5 16 1 1 0 0 1
refdes=C300
T 58200 35000 5 16 1 1 0 2 1
value=4.7u
T 57400 36000 5 10 0 0 270 0 1
device=CAPACITOR
T 57600 36000 5 10 0 0 0 0 1
devmap=generic/C/1210
}
N 58000 36000 58000 40000 4
C 68300 31500 1 270 0 resistor-2.sym
{
T 68795 30900 5 16 1 1 0 0 1
refdes=R303
T 68800 30700 5 16 1 1 0 2 1
value=84.5k
T 68100 31500 5 10 0 0 270 0 1
device=RESISTOR
T 68300 31500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 68500 31500 68500 32200 4
C 70100 31500 1 270 0 capacitor-1.sym
{
T 70695 31100 5 16 1 1 0 0 1
refdes=C303
T 70700 30500 5 16 1 1 0 2 1
value=220n
T 69900 31500 5 10 0 0 270 0 1
device=CAPACITOR
T 70100 31500 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 70500 31500 70500 32200 4
N 69500 32200 69500 28800 4
C 69200 28200 1 0 0 gnd-1.sym
N 58000 29500 69500 29500 4
N 68500 29500 68500 30100 4
N 58000 29500 58000 34600 4
N 69500 29500 81000 29500 4
N 70500 29500 70500 30100 4
C 74100 31500 1 270 0 capacitor-1.sym
{
T 74695 31100 5 16 1 1 0 0 1
refdes=C304
T 74700 30500 5 16 1 1 0 2 1
value=1n
T 73900 31500 5 10 0 0 270 0 1
device=CAPACITOR
T 74100 31500 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 74500 29500 74500 30100 4
C 74300 33500 1 270 0 resistor-2.sym
{
T 74795 32900 5 16 1 1 0 0 1
refdes=R305
T 74800 32700 5 16 1 1 0 2 1
value=16.2k
T 74100 33500 5 10 0 0 270 0 1
device=RESISTOR
T 74300 33500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 74500 32100 74500 31500 4
N 74500 33500 74500 34500 4
N 72800 34500 76500 34500 4
C 76100 32500 1 270 0 capacitor-1.sym
{
T 76695 32100 5 16 1 1 0 0 1
refdes=C306
T 76700 31500 5 16 1 1 0 2 1
value=22p
T 75900 32500 5 10 0 0 270 0 1
device=CAPACITOR
T 76100 32500 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 76500 29500 76500 31100 4
N 76500 32500 76500 34500 4
C 79100 36000 1 270 0 capacitor-1.sym
{
T 78900 36000 5 10 0 0 270 0 1
device=CAPACITOR
T 79695 35600 5 16 1 1 0 0 1
refdes=C305
T 79700 35000 5 16 1 1 0 2 1
value=4.7u
T 79100 36000 5 10 0 0 0 0 1
devmap=generic/C/1210
}
N 79500 36000 79500 40000 4
N 79500 29500 79500 34600 4
N 66200 34500 65000 34500 4
N 65000 31100 65000 29500 4
C 65500 17500 1 0 0 lt8580-1.sym
{
T 69500 22000 5 32 1 1 0 4 1
device=LT8580
T 69500 21000 5 32 1 1 0 4 1
refdes=U400
T 65500 17500 5 10 0 0 0 0 1
devmap=LT/LT8580EMS8E
}
N 54000 26700 54000 26000 4
N 57400 26000 68700 26000 4
N 68500 26000 68500 24800 4
C 64800 25200 1 270 0 resistor-2.sym
{
T 64600 25200 5 10 0 0 270 0 1
device=RESISTOR
T 65295 24600 5 16 1 1 0 0 1
refdes=R401
T 65300 24400 5 16 1 1 0 2 1
value=10k
T 64800 25200 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 66200 22500 65000 22500 4
N 65000 22500 65000 23800 4
N 65000 25200 65000 26000 4
C 68500 26000 1 0 0 inductor-2.sym
{
T 68700 25400 5 10 0 0 0 0 1
device=INDUCTOR
T 68795 26200 5 16 1 1 0 6 1
refdes=L400
T 70200 26200 5 16 1 1 0 0 1
value=22u
T 68500 26000 5 10 0 0 0 0 1
devmap=Bourns/SRF0703A-220M-1
}
N 70300 26000 71500 26000 4
N 70500 26000 70500 24800 4
C 71500 25600 1 0 0 capacitor-1.sym
{
T 71500 25400 5 10 0 0 0 0 1
device=CAPACITOR
T 71895 26200 5 16 1 1 0 6 1
refdes=C402
T 72500 26200 5 16 1 1 0 0 1
value=1u
T 71500 25600 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 72900 26000 74800 26000 4
N 74000 25500 74000 26000 4
C 73700 23200 1 0 0 gnd-1.sym
N 74000 23800 74000 24100 4
C 75000 22300 1 0 0 resistor-2.sym
{
T 75000 22100 5 10 0 0 0 0 1
device=RESISTOR
T 75095 22600 5 16 1 1 0 6 1
refdes=R404
T 76300 22600 5 16 1 1 0 0 1
value=182k
T 75000 22300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 75000 22500 72800 22500 4
C 73400 25500 1 270 0 schottky-1.sym
{
T 73500 25500 5 10 0 0 270 0 1
device=SCHOTTKY_DIODE
T 74195 25200 5 16 1 1 0 0 1
refdes=D400
T 74200 24200 5 16 1 1 0 2 1
value=STPS1H100A
T 73400 25500 5 10 0 0 0 0 1
devmap=ST/STPS1H100A
}
N 76400 22500 77500 22500 4
N 77500 22500 77500 26000 4
N 76400 26000 83500 26000 4
N 86000 26700 86000 26000 4
C 57600 22000 1 270 0 capacitor-1.sym
{
T 57400 22000 5 10 0 0 270 0 1
device=CAPACITOR
T 58195 21600 5 16 1 1 0 0 1
refdes=C400
T 58200 21000 5 16 1 1 0 2 1
value=4.7u
T 57600 22000 5 10 0 0 0 0 1
devmap=generic/C/1210
}
N 58000 22000 58000 26000 4
C 68300 17500 1 270 0 resistor-2.sym
{
T 68100 17500 5 10 0 0 270 0 1
device=RESISTOR
T 68795 16900 5 16 1 1 0 0 1
refdes=R403
T 68800 16700 5 16 1 1 0 2 1
value=113k
T 68300 17500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 68500 17500 68500 18200 4
C 70100 17500 1 270 0 capacitor-1.sym
{
T 69900 17500 5 10 0 0 270 0 1
device=CAPACITOR
T 70695 17100 5 16 1 1 0 0 1
refdes=C403
T 70700 16500 5 16 1 1 0 2 1
value=220n
T 70100 17500 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 70500 17500 70500 18200 4
N 69500 18200 69500 14800 4
C 69200 14200 1 0 0 gnd-1.sym
N 58000 15500 69500 15500 4
N 68500 15500 68500 16100 4
N 58000 15500 58000 20600 4
N 69500 15500 81000 15500 4
N 70500 15500 70500 16100 4
C 74100 17500 1 270 0 capacitor-1.sym
{
T 73900 17500 5 10 0 0 270 0 1
device=CAPACITOR
T 74695 17100 5 16 1 1 0 0 1
refdes=C404
T 74700 16500 5 16 1 1 0 2 1
value=10n
T 74100 17500 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 74500 15500 74500 16100 4
C 74300 19500 1 270 0 resistor-2.sym
{
T 74100 19500 5 10 0 0 270 0 1
device=RESISTOR
T 74795 18900 5 16 1 1 0 0 1
refdes=R405
T 74800 18700 5 16 1 1 0 2 1
value=13.7k
T 74300 19500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 74500 18100 74500 17500 4
N 74500 19500 74500 20500 4
N 72800 20500 76500 20500 4
C 76100 18500 1 270 0 capacitor-1.sym
{
T 75900 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 76695 18100 5 16 1 1 0 0 1
refdes=C406
T 76700 17500 5 16 1 1 0 2 1
value=47p
T 76100 18500 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 76500 15500 76500 17100 4
N 76500 18500 76500 20500 4
C 79100 22000 1 270 0 capacitor-1.sym
{
T 78900 22000 5 10 0 0 270 0 1
device=CAPACITOR
T 79695 21600 5 16 1 1 0 0 1
refdes=C405
T 79700 21000 5 16 1 1 0 2 1
value=4.7u
T 79100 22000 5 10 0 0 0 0 1
devmap=generic/C/1210
}
N 79500 22000 79500 26000 4
N 79500 15500 79500 20600 4
N 66200 20500 65000 20500 4
N 65000 17100 65000 15500 4
C 85700 26700 1 0 0 15V-minus-1.sym
C 74600 26000 1 0 0 inductor-3.sym
{
T 74800 25400 5 10 0 0 0 0 1
device=INDUCTOR
T 74895 26200 5 16 1 1 0 6 1
refdes=L400
T 76300 26200 5 16 1 1 0 0 1
value=22u
T 74600 26000 5 10 0 0 0 0 1
devmap=Bourns/SRF0703A-220M-2
}
C 53600 69700 1 0 0 vin-1.sym
C 53600 40700 1 0 0 vin-1.sym
C 53600 26700 1 0 0 vin-1.sym
C 60800 61000 1 270 0 resistor-2.sym
{
T 61295 60400 5 16 1 1 0 0 1
refdes=R103
T 61300 60200 5 16 1 1 0 2 1
value=DNP
T 60600 61000 5 10 0 0 270 0 1
device=RESISTOR
T 60800 61000 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 61000 59000 61000 59600 4
N 61000 61000 61000 67100 4
C 60800 68500 1 270 0 resistor-2.sym
{
T 61295 67900 5 16 1 1 0 0 1
refdes=R101
T 61300 67700 5 16 1 1 0 2 1
value=DNP
T 60600 68500 5 10 0 0 270 0 1
device=RESISTOR
T 60800 68500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 61000 68500 61000 69000 4
C 64800 68500 1 270 0 resistor-2.sym
{
T 65295 67900 5 16 1 1 0 0 1
refdes=R102
T 65300 67700 5 16 1 1 0 2 1
value=0
T 64600 68500 5 10 0 0 270 0 1
device=RESISTOR
T 64800 68500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 65000 68500 65000 69000 4
C 78200 63200 1 0 0 nc-right-1.sym
{
T 77200 63100 5 10 0 0 0 0 1
value=NoConnection
T 77200 63500 5 10 0 0 0 0 1
device=DRC_Directive
}
C 56000 68800 1 0 0 resistor-2.sym
{
T 56000 68600 5 10 0 0 0 0 1
device=RESISTOR
T 56095 69100 5 16 1 1 0 6 1
refdes=R100
T 57300 69100 5 16 1 1 0 0 1
value=0R
T 56000 68800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 56000 69000 54000 69000 4
C 56000 39800 1 0 0 resistor-2.sym
{
T 56000 39600 5 10 0 0 0 0 1
device=RESISTOR
T 56095 40100 5 16 1 1 0 6 1
refdes=R300
T 57300 40100 5 16 1 1 0 0 1
value=0R
T 56000 39800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 56000 25800 1 0 0 resistor-2.sym
{
T 56000 25600 5 10 0 0 0 0 1
device=RESISTOR
T 56095 26100 5 16 1 1 0 6 1
refdes=R400
T 57300 26100 5 16 1 1 0 0 1
value=0R
T 56000 25800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 54000 40000 56000 40000 4
N 56000 26000 54000 26000 4
C 83500 68800 1 0 0 resistor-2.sym
{
T 83500 68600 5 10 0 0 0 0 1
device=RESISTOR
T 83595 69100 5 16 1 1 0 6 1
refdes=R108
T 84800 69100 5 16 1 1 0 0 1
value=0R
T 83500 68800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 84900 69000 86000 69000 4
C 83500 39800 1 0 0 resistor-2.sym
{
T 83500 39600 5 10 0 0 0 0 1
device=RESISTOR
T 83595 40100 5 16 1 1 0 6 1
refdes=R306
T 84800 40100 5 16 1 1 0 0 1
value=0R
T 83500 39800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 83500 25800 1 0 0 resistor-2.sym
{
T 83500 25600 5 10 0 0 0 0 1
device=RESISTOR
T 83595 26100 5 16 1 1 0 6 1
refdes=R406
T 84800 26100 5 16 1 1 0 0 1
value=0R
T 83500 25800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 84900 40000 86000 40000 4
N 84900 26000 86000 26000 4
C 64800 18500 1 270 0 resistor-2.sym
{
T 64600 18500 5 10 0 0 270 0 1
device=RESISTOR
T 65295 17900 5 16 1 1 0 0 1
refdes=R402
T 65300 17700 5 16 1 1 0 2 1
value=100k
T 64800 18500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 65000 18500 65000 20500 4
C 64800 32500 1 270 0 resistor-2.sym
{
T 64600 32500 5 10 0 0 270 0 1
device=RESISTOR
T 65295 31900 5 16 1 1 0 0 1
refdes=R302
T 65300 31700 5 16 1 1 0 2 1
value=100k
T 64800 32500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 65000 32500 65000 34500 4
N 81000 64500 81000 69000 4
N 82500 63100 82500 59000 4
N 82500 64500 82500 69000 4
C 82100 64500 1 270 0 capacitor-1.sym
{
T 82695 64100 5 16 1 1 0 0 1
refdes=C107
T 82700 63500 5 16 1 1 0 2 1
value=4.7u
T 81900 64500 5 10 0 0 270 0 1
device=CAPACITOR
T 82100 64500 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 81000 36000 81000 40000 4
N 81000 29500 81000 34600 4
C 80600 36000 1 270 0 capacitor-1.sym
{
T 81195 35600 5 16 1 1 0 0 1
refdes=C307
T 81200 35000 5 16 1 1 0 2 1
value=100n
T 80400 36000 5 10 0 0 270 0 1
device=CAPACITOR
T 80600 36000 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 81000 22000 81000 26000 4
N 81000 15500 81000 20600 4
C 80600 22000 1 270 0 capacitor-1.sym
{
T 80400 22000 5 10 0 0 270 0 1
device=CAPACITOR
T 80600 22000 5 10 0 0 0 0 1
devmap=generic/C/0805
T 81195 21600 5 16 1 1 0 0 1
refdes=C407
T 81200 21000 5 16 1 1 0 2 1
value=100n
}
N 59500 63100 59500 59000 4
N 59500 64500 59500 69000 4
C 59100 64500 1 270 0 capacitor-1.sym
{
T 58900 64500 5 10 0 0 270 0 1
device=CAPACITOR
T 59100 64500 5 10 0 0 0 0 1
devmap=generic/C/0805
T 59695 64100 5 16 1 1 0 0 1
refdes=C101
T 59700 63500 5 16 1 1 0 2 1
value=100n
}
N 59500 34600 59500 29500 4
N 59500 36000 59500 40000 4
C 59100 36000 1 270 0 capacitor-1.sym
{
T 58900 36000 5 10 0 0 270 0 1
device=CAPACITOR
T 59100 36000 5 10 0 0 0 0 1
devmap=generic/C/0805
T 59695 35600 5 16 1 1 0 0 1
refdes=C301
T 59700 35000 5 16 1 1 0 2 1
value=DNP
}
N 59500 20600 59500 15500 4
N 59500 22000 59500 26000 4
C 59100 22000 1 270 0 capacitor-1.sym
{
T 58900 22000 5 10 0 0 270 0 1
device=CAPACITOR
T 59100 22000 5 10 0 0 0 0 1
devmap=generic/C/0805
T 59695 21600 5 16 1 1 0 0 1
refdes=C401
T 59700 21000 5 16 1 1 0 2 1
value=DNP
}
C 51200 68700 1 0 0 input-4.sym
{
T 50600 68600 5 10 0 0 0 0 1
device=INPUT
T 51700 69400 5 16 1 1 0 3 1
refdes=J100
T 51800 69100 5 16 1 1 0 0 1
description=Vin
T 51800 68900 5 16 1 1 0 2 1
slot=1
T 51200 68700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 68700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 51200 68200 1 0 0 input-4.sym
{
T 50600 68100 5 10 0 0 0 0 1
device=INPUT
T 51700 68900 5 16 0 0 0 3 1
refdes=J100
T 51800 68600 5 16 0 0 0 0 1
description=Vin
T 51800 68400 5 16 1 1 0 2 1
slot=3
T 51200 68200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 68200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 51200 67700 1 0 0 input-4.sym
{
T 50600 67600 5 10 0 0 0 0 1
device=INPUT
T 51700 68400 5 16 0 0 0 3 1
refdes=J100
T 51800 68100 5 16 0 0 0 0 1
description=Vin
T 51800 67900 5 16 1 1 0 2 1
slot=5
T 51200 67700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 67700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 51200 67200 1 0 0 input-4.sym
{
T 50600 67100 5 10 0 0 0 0 1
device=INPUT
T 51700 67900 5 16 0 0 0 3 1
refdes=J100
T 51800 67600 5 16 0 0 0 0 1
description=Vin
T 51800 67400 5 16 1 1 0 2 1
slot=7
T 51200 67200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 67200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 51200 66700 1 0 0 input-4.sym
{
T 50600 66600 5 10 0 0 0 0 1
device=INPUT
T 51700 67400 5 16 0 0 0 3 1
refdes=J100
T 51800 67100 5 16 0 0 0 0 1
description=Vin
T 51800 66900 5 16 1 1 0 2 1
slot=9
T 51200 66700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 66700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 51200 66200 1 0 0 input-4.sym
{
T 50600 66100 5 10 0 0 0 0 1
device=INPUT
T 51700 66900 5 16 0 0 0 3 1
refdes=J100
T 51800 66600 5 16 0 0 0 0 1
description=Vin
T 51800 66400 5 16 1 1 0 2 1
slot=11
T 51200 66200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 66200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 51200 65700 1 0 0 input-4.sym
{
T 50600 65600 5 10 0 0 0 0 1
device=INPUT
T 51700 66400 5 16 0 0 0 3 1
refdes=J100
T 51800 66100 5 16 0 0 0 0 1
description=Vin
T 51800 65900 5 16 1 1 0 2 1
slot=13
T 51200 65700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 65700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 51200 65200 1 0 0 input-4.sym
{
T 50600 65100 5 10 0 0 0 0 1
device=INPUT
T 51700 65900 5 16 0 0 0 3 1
refdes=J100
T 51800 65600 5 16 0 0 0 0 1
description=Vin
T 51800 65400 5 16 1 1 0 2 1
slot=15
T 51200 65200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 65200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 51200 63700 1 0 0 input-4.sym
{
T 50600 63600 5 10 0 0 0 0 1
device=INPUT
T 51200 63700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 63700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51700 64400 5 16 1 1 0 3 1
refdes=J100
T 51800 64100 5 16 1 1 0 0 1
description=GND
T 51800 63900 5 16 1 1 0 2 1
slot=2
}
C 51200 63200 1 0 0 input-4.sym
{
T 50600 63100 5 10 0 0 0 0 1
device=INPUT
T 51700 63900 5 16 0 0 0 3 1
refdes=J100
T 51800 63600 5 16 0 0 0 0 1
description=Vin
T 51200 63200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 63200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 63400 5 16 1 1 0 2 1
slot=4
}
C 51200 62700 1 0 0 input-4.sym
{
T 50600 62600 5 10 0 0 0 0 1
device=INPUT
T 51700 63400 5 16 0 0 0 3 1
refdes=J100
T 51800 63100 5 16 0 0 0 0 1
description=Vin
T 51200 62700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 62700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 62900 5 16 1 1 0 2 1
slot=6
}
C 51200 62200 1 0 0 input-4.sym
{
T 50600 62100 5 10 0 0 0 0 1
device=INPUT
T 51700 62900 5 16 0 0 0 3 1
refdes=J100
T 51800 62600 5 16 0 0 0 0 1
description=Vin
T 51200 62200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 62200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 62400 5 16 1 1 0 2 1
slot=8
}
C 51200 61700 1 0 0 input-4.sym
{
T 50600 61600 5 10 0 0 0 0 1
device=INPUT
T 51700 62400 5 16 0 0 0 3 1
refdes=J100
T 51800 62100 5 16 0 0 0 0 1
description=Vin
T 51200 61700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 61700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 61900 5 16 1 1 0 2 1
slot=10
}
C 51200 61200 1 0 0 input-4.sym
{
T 50600 61100 5 10 0 0 0 0 1
device=INPUT
T 51700 61900 5 16 0 0 0 3 1
refdes=J100
T 51800 61600 5 16 0 0 0 0 1
description=Vin
T 51200 61200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 61200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 61400 5 16 1 1 0 2 1
slot=12
}
C 51200 60700 1 0 0 input-4.sym
{
T 50600 60600 5 10 0 0 0 0 1
device=INPUT
T 51700 61400 5 16 0 0 0 3 1
refdes=J100
T 51800 61100 5 16 0 0 0 0 1
description=Vin
T 51200 60700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 60700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 60900 5 16 1 1 0 2 1
slot=14
}
C 51200 60200 1 0 0 input-4.sym
{
T 50600 60100 5 10 0 0 0 0 1
device=INPUT
T 51700 60900 5 16 0 0 0 3 1
refdes=J100
T 51800 60600 5 16 0 0 0 0 1
description=Vin
T 51200 60200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 60200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 60400 5 16 1 1 0 2 1
slot=16
}
C 52100 69700 1 0 0 vin-1.sym
N 52500 65500 52500 69700 4
N 52500 69000 51800 69000 4
N 52500 68500 51800 68500 4
N 52500 68000 51800 68000 4
N 52500 67500 51800 67500 4
N 52500 67000 51800 67000 4
N 52500 66500 51800 66500 4
N 52500 66000 51800 66000 4
N 52500 65500 51800 65500 4
N 52500 59800 52500 64000 4
N 52500 64000 51800 64000 4
N 52500 60500 51800 60500 4
N 52500 63500 51800 63500 4
N 52500 63000 51800 63000 4
N 52500 62500 51800 62500 4
N 52500 62000 51800 62000 4
N 52500 61500 51800 61500 4
N 52500 61000 51800 61000 4
C 52200 59200 1 0 0 gnd-1.sym
C 51200 53700 1 0 0 input-4.sym
{
T 50600 53600 5 10 0 0 0 0 1
device=INPUT
T 51200 53700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 53700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51700 54400 5 16 1 1 0 3 1
refdes=J200
T 51800 54100 5 16 1 1 0 0 1
description=Vin
T 51800 53900 5 16 1 1 0 2 1
slot=1
}
C 51200 53200 1 0 0 input-4.sym
{
T 50600 53100 5 10 0 0 0 0 1
device=INPUT
T 51700 53900 5 16 0 0 0 3 1
refdes=J200
T 51800 53600 5 16 0 0 0 0 1
description=Vin
T 51200 53200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 53200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 53400 5 16 1 1 0 2 1
slot=3
}
C 51200 52700 1 0 0 input-4.sym
{
T 50600 52600 5 10 0 0 0 0 1
device=INPUT
T 51700 53400 5 16 0 0 0 3 1
refdes=J200
T 51800 53100 5 16 0 0 0 0 1
description=Vin
T 51200 52700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 52700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 52900 5 16 1 1 0 2 1
slot=5
}
C 51200 52200 1 0 0 input-4.sym
{
T 50600 52100 5 10 0 0 0 0 1
device=INPUT
T 51700 52900 5 16 0 0 0 3 1
refdes=J200
T 51800 52600 5 16 0 0 0 0 1
description=Vin
T 51200 52200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 52200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 52400 5 16 1 1 0 2 1
slot=7
}
C 51200 51700 1 0 0 input-4.sym
{
T 50600 51600 5 10 0 0 0 0 1
device=INPUT
T 51700 52400 5 16 0 0 0 3 1
refdes=J200
T 51800 52100 5 16 0 0 0 0 1
description=Vin
T 51200 51700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 51700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 51900 5 16 1 1 0 2 1
slot=9
}
C 51200 51200 1 0 0 input-4.sym
{
T 50600 51100 5 10 0 0 0 0 1
device=INPUT
T 51700 51900 5 16 0 0 0 3 1
refdes=J200
T 51800 51600 5 16 0 0 0 0 1
description=Vin
T 51200 51200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 51200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 51400 5 16 1 1 0 2 1
slot=11
}
C 51200 50700 1 0 0 input-4.sym
{
T 50600 50600 5 10 0 0 0 0 1
device=INPUT
T 51700 51400 5 16 0 0 0 3 1
refdes=J200
T 51800 51100 5 16 0 0 0 0 1
description=Vin
T 51200 50700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 50700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 50900 5 16 1 1 0 2 1
slot=13
}
C 51200 50200 1 0 0 input-4.sym
{
T 50600 50100 5 10 0 0 0 0 1
device=INPUT
T 51700 50900 5 16 0 0 0 3 1
refdes=J200
T 51800 50600 5 16 0 0 0 0 1
description=Vin
T 51200 50200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 50200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 50400 5 16 1 1 0 2 1
slot=15
}
C 51200 48700 1 0 0 input-4.sym
{
T 50600 48600 5 10 0 0 0 0 1
device=INPUT
T 51200 48700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 48700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51700 49400 5 16 1 1 0 3 1
refdes=J200
T 51800 49100 5 16 1 1 0 0 1
description=GND
T 51800 48900 5 16 1 1 0 2 1
slot=2
}
C 51200 48200 1 0 0 input-4.sym
{
T 50600 48100 5 10 0 0 0 0 1
device=INPUT
T 51700 48900 5 16 0 0 0 3 1
refdes=J200
T 51800 48600 5 16 0 0 0 0 1
description=Vin
T 51200 48200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 48200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 48400 5 16 1 1 0 2 1
slot=4
}
C 51200 47700 1 0 0 input-4.sym
{
T 50600 47600 5 10 0 0 0 0 1
device=INPUT
T 51700 48400 5 16 0 0 0 3 1
refdes=J200
T 51800 48100 5 16 0 0 0 0 1
description=Vin
T 51200 47700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 47700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 47900 5 16 1 1 0 2 1
slot=6
}
C 51200 47200 1 0 0 input-4.sym
{
T 50600 47100 5 10 0 0 0 0 1
device=INPUT
T 51700 47900 5 16 0 0 0 3 1
refdes=J200
T 51800 47600 5 16 0 0 0 0 1
description=Vin
T 51200 47200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 47200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 47400 5 16 1 1 0 2 1
slot=8
}
C 51200 46700 1 0 0 input-4.sym
{
T 50600 46600 5 10 0 0 0 0 1
device=INPUT
T 51700 47400 5 16 0 0 0 3 1
refdes=J200
T 51800 47100 5 16 0 0 0 0 1
description=Vin
T 51200 46700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 46700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 46900 5 16 1 1 0 2 1
slot=10
}
C 51200 46200 1 0 0 input-4.sym
{
T 50600 46100 5 10 0 0 0 0 1
device=INPUT
T 51700 46900 5 16 0 0 0 3 1
refdes=J200
T 51800 46600 5 16 0 0 0 0 1
description=Vin
T 51200 46200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 46200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 46400 5 16 1 1 0 2 1
slot=12
}
C 51200 45700 1 0 0 input-4.sym
{
T 50600 45600 5 10 0 0 0 0 1
device=INPUT
T 51700 46400 5 16 0 0 0 3 1
refdes=J200
T 51800 46100 5 16 0 0 0 0 1
description=Vin
T 51200 45700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 45700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 45900 5 16 1 1 0 2 1
slot=14
}
C 51200 45200 1 0 0 input-4.sym
{
T 50600 45100 5 10 0 0 0 0 1
device=INPUT
T 51700 45900 5 16 0 0 0 3 1
refdes=J200
T 51800 45600 5 16 0 0 0 0 1
description=Vin
T 51200 45200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 45200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 45400 5 16 1 1 0 2 1
slot=16
}
C 52100 54700 1 0 0 vin-1.sym
N 52500 50500 52500 54700 4
N 52500 54000 51800 54000 4
N 52500 53500 51800 53500 4
N 52500 53000 51800 53000 4
N 52500 52500 51800 52500 4
N 52500 52000 51800 52000 4
N 52500 51500 51800 51500 4
N 52500 51000 51800 51000 4
N 52500 50500 51800 50500 4
N 52500 44800 52500 49000 4
N 52500 49000 51800 49000 4
N 52500 45500 51800 45500 4
N 52500 48500 51800 48500 4
N 52500 48000 51800 48000 4
N 52500 47500 51800 47500 4
N 52500 47000 51800 47000 4
N 52500 46500 51800 46500 4
N 52500 46000 51800 46000 4
C 52200 44200 1 0 0 gnd-1.sym
C 51200 39700 1 0 0 input-4.sym
{
T 50600 39600 5 10 0 0 0 0 1
device=INPUT
T 51200 39700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 39700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51700 40400 5 16 1 1 0 3 1
refdes=J300
T 51800 40100 5 16 1 1 0 0 1
description=Vin
T 51800 39900 5 16 1 1 0 2 1
slot=1
}
C 51200 39200 1 0 0 input-4.sym
{
T 50600 39100 5 10 0 0 0 0 1
device=INPUT
T 51700 39900 5 16 0 0 0 3 1
refdes=J300
T 51800 39600 5 16 0 0 0 0 1
description=Vin
T 51200 39200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 39200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 39400 5 16 1 1 0 2 1
slot=3
}
C 51200 38700 1 0 0 input-4.sym
{
T 50600 38600 5 10 0 0 0 0 1
device=INPUT
T 51700 39400 5 16 0 0 0 3 1
refdes=J300
T 51800 39100 5 16 0 0 0 0 1
description=Vin
T 51200 38700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 38700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 38900 5 16 1 1 0 2 1
slot=5
}
C 51200 38200 1 0 0 input-4.sym
{
T 50600 38100 5 10 0 0 0 0 1
device=INPUT
T 51700 38900 5 16 0 0 0 3 1
refdes=J300
T 51800 38600 5 16 0 0 0 0 1
description=Vin
T 51200 38200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 38200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 38400 5 16 1 1 0 2 1
slot=7
}
C 51200 37700 1 0 0 input-4.sym
{
T 50600 37600 5 10 0 0 0 0 1
device=INPUT
T 51700 38400 5 16 0 0 0 3 1
refdes=J300
T 51800 38100 5 16 0 0 0 0 1
description=Vin
T 51200 37700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 37700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 37900 5 16 1 1 0 2 1
slot=9
}
C 51200 37200 1 0 0 input-4.sym
{
T 50600 37100 5 10 0 0 0 0 1
device=INPUT
T 51700 37900 5 16 0 0 0 3 1
refdes=J300
T 51800 37600 5 16 0 0 0 0 1
description=Vin
T 51200 37200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 37200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 37400 5 16 1 1 0 2 1
slot=11
}
C 51200 36700 1 0 0 input-4.sym
{
T 50600 36600 5 10 0 0 0 0 1
device=INPUT
T 51700 37400 5 16 0 0 0 3 1
refdes=J300
T 51800 37100 5 16 0 0 0 0 1
description=Vin
T 51200 36700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 36700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 36900 5 16 1 1 0 2 1
slot=13
}
C 51200 36200 1 0 0 input-4.sym
{
T 50600 36100 5 10 0 0 0 0 1
device=INPUT
T 51700 36900 5 16 0 0 0 3 1
refdes=J300
T 51800 36600 5 16 0 0 0 0 1
description=Vin
T 51200 36200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 36200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 36400 5 16 1 1 0 2 1
slot=15
}
C 51200 34700 1 0 0 input-4.sym
{
T 50600 34600 5 10 0 0 0 0 1
device=INPUT
T 51200 34700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 34700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51700 35400 5 16 1 1 0 3 1
refdes=J300
T 51800 35100 5 16 1 1 0 0 1
description=GND
T 51800 34900 5 16 1 1 0 2 1
slot=2
}
C 51200 34200 1 0 0 input-4.sym
{
T 50600 34100 5 10 0 0 0 0 1
device=INPUT
T 51700 34900 5 16 0 0 0 3 1
refdes=J300
T 51800 34600 5 16 0 0 0 0 1
description=Vin
T 51200 34200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 34200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 34400 5 16 1 1 0 2 1
slot=4
}
C 51200 33700 1 0 0 input-4.sym
{
T 50600 33600 5 10 0 0 0 0 1
device=INPUT
T 51700 34400 5 16 0 0 0 3 1
refdes=J300
T 51800 34100 5 16 0 0 0 0 1
description=Vin
T 51200 33700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 33700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 33900 5 16 1 1 0 2 1
slot=6
}
C 51200 33200 1 0 0 input-4.sym
{
T 50600 33100 5 10 0 0 0 0 1
device=INPUT
T 51700 33900 5 16 0 0 0 3 1
refdes=J300
T 51800 33600 5 16 0 0 0 0 1
description=Vin
T 51200 33200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 33200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 33400 5 16 1 1 0 2 1
slot=8
}
C 51200 32700 1 0 0 input-4.sym
{
T 50600 32600 5 10 0 0 0 0 1
device=INPUT
T 51700 33400 5 16 0 0 0 3 1
refdes=J300
T 51800 33100 5 16 0 0 0 0 1
description=Vin
T 51200 32700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 32700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 32900 5 16 1 1 0 2 1
slot=10
}
C 51200 32200 1 0 0 input-4.sym
{
T 50600 32100 5 10 0 0 0 0 1
device=INPUT
T 51700 32900 5 16 0 0 0 3 1
refdes=J300
T 51800 32600 5 16 0 0 0 0 1
description=Vin
T 51200 32200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 32200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 32400 5 16 1 1 0 2 1
slot=12
}
C 51200 31700 1 0 0 input-4.sym
{
T 50600 31600 5 10 0 0 0 0 1
device=INPUT
T 51700 32400 5 16 0 0 0 3 1
refdes=J300
T 51800 32100 5 16 0 0 0 0 1
description=Vin
T 51200 31700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 31700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 31900 5 16 1 1 0 2 1
slot=14
}
C 51200 31200 1 0 0 input-4.sym
{
T 50600 31100 5 10 0 0 0 0 1
device=INPUT
T 51700 31900 5 16 0 0 0 3 1
refdes=J300
T 51800 31600 5 16 0 0 0 0 1
description=Vin
T 51200 31200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 31200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 31400 5 16 1 1 0 2 1
slot=16
}
C 52100 40700 1 0 0 vin-1.sym
N 52500 36500 52500 40700 4
N 52500 40000 51800 40000 4
N 52500 39500 51800 39500 4
N 52500 39000 51800 39000 4
N 52500 38500 51800 38500 4
N 52500 38000 51800 38000 4
N 52500 37500 51800 37500 4
N 52500 37000 51800 37000 4
N 52500 36500 51800 36500 4
N 52500 30800 52500 35000 4
N 52500 35000 51800 35000 4
N 52500 31500 51800 31500 4
N 52500 34500 51800 34500 4
N 52500 34000 51800 34000 4
N 52500 33500 51800 33500 4
N 52500 33000 51800 33000 4
N 52500 32500 51800 32500 4
N 52500 32000 51800 32000 4
C 52200 30200 1 0 0 gnd-1.sym
C 51200 26200 1 0 0 input-4.sym
{
T 50600 26100 5 10 0 0 0 0 1
device=INPUT
T 51200 26200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 26200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51700 26900 5 16 1 1 0 3 1
refdes=J400
T 51800 26600 5 16 1 1 0 0 1
description=Vin
T 51800 26400 5 16 1 1 0 2 1
slot=1
}
C 51200 25700 1 0 0 input-4.sym
{
T 50600 25600 5 10 0 0 0 0 1
device=INPUT
T 51700 26400 5 16 0 0 0 3 1
refdes=J400
T 51800 26100 5 16 0 0 0 0 1
description=Vin
T 51200 25700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 25700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 25900 5 16 1 1 0 2 1
slot=3
}
C 51200 25200 1 0 0 input-4.sym
{
T 50600 25100 5 10 0 0 0 0 1
device=INPUT
T 51700 25900 5 16 0 0 0 3 1
refdes=J400
T 51800 25600 5 16 0 0 0 0 1
description=Vin
T 51200 25200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 25200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 25400 5 16 1 1 0 2 1
slot=5
}
C 51200 24700 1 0 0 input-4.sym
{
T 50600 24600 5 10 0 0 0 0 1
device=INPUT
T 51700 25400 5 16 0 0 0 3 1
refdes=J400
T 51800 25100 5 16 0 0 0 0 1
description=Vin
T 51200 24700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 24700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 24900 5 16 1 1 0 2 1
slot=7
}
C 51200 24200 1 0 0 input-4.sym
{
T 50600 24100 5 10 0 0 0 0 1
device=INPUT
T 51700 24900 5 16 0 0 0 3 1
refdes=J400
T 51800 24600 5 16 0 0 0 0 1
description=Vin
T 51200 24200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 24200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 24400 5 16 1 1 0 2 1
slot=9
}
C 51200 23700 1 0 0 input-4.sym
{
T 50600 23600 5 10 0 0 0 0 1
device=INPUT
T 51700 24400 5 16 0 0 0 3 1
refdes=J400
T 51800 24100 5 16 0 0 0 0 1
description=Vin
T 51200 23700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 23700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 23900 5 16 1 1 0 2 1
slot=11
}
C 51200 23200 1 0 0 input-4.sym
{
T 50600 23100 5 10 0 0 0 0 1
device=INPUT
T 51700 23900 5 16 0 0 0 3 1
refdes=J400
T 51800 23600 5 16 0 0 0 0 1
description=Vin
T 51200 23200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 23200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 23400 5 16 1 1 0 2 1
slot=13
}
C 51200 22700 1 0 0 input-4.sym
{
T 50600 22600 5 10 0 0 0 0 1
device=INPUT
T 51700 23400 5 16 0 0 0 3 1
refdes=J400
T 51800 23100 5 16 0 0 0 0 1
description=Vin
T 51200 22700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 22700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 22900 5 16 1 1 0 2 1
slot=15
}
C 51200 21200 1 0 0 input-4.sym
{
T 50600 21100 5 10 0 0 0 0 1
device=INPUT
T 51200 21200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 21200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51700 21900 5 16 1 1 0 3 1
refdes=J400
T 51800 21600 5 16 1 1 0 0 1
description=GND
T 51800 21400 5 16 1 1 0 2 1
slot=2
}
C 51200 20700 1 0 0 input-4.sym
{
T 50600 20600 5 10 0 0 0 0 1
device=INPUT
T 51700 21400 5 16 0 0 0 3 1
refdes=J400
T 51800 21100 5 16 0 0 0 0 1
description=Vin
T 51200 20700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 20700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 20900 5 16 1 1 0 2 1
slot=4
}
C 51200 20200 1 0 0 input-4.sym
{
T 50600 20100 5 10 0 0 0 0 1
device=INPUT
T 51700 20900 5 16 0 0 0 3 1
refdes=J400
T 51800 20600 5 16 0 0 0 0 1
description=Vin
T 51200 20200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 20200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 20400 5 16 1 1 0 2 1
slot=6
}
C 51200 19700 1 0 0 input-4.sym
{
T 50600 19600 5 10 0 0 0 0 1
device=INPUT
T 51700 20400 5 16 0 0 0 3 1
refdes=J400
T 51800 20100 5 16 0 0 0 0 1
description=Vin
T 51200 19700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 19700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 19900 5 16 1 1 0 2 1
slot=8
}
C 51200 19200 1 0 0 input-4.sym
{
T 50600 19100 5 10 0 0 0 0 1
device=INPUT
T 51700 19900 5 16 0 0 0 3 1
refdes=J400
T 51800 19600 5 16 0 0 0 0 1
description=Vin
T 51200 19200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 19200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 19400 5 16 1 1 0 2 1
slot=10
}
C 51200 18700 1 0 0 input-4.sym
{
T 50600 18600 5 10 0 0 0 0 1
device=INPUT
T 51700 19400 5 16 0 0 0 3 1
refdes=J400
T 51800 19100 5 16 0 0 0 0 1
description=Vin
T 51200 18700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 18700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 18900 5 16 1 1 0 2 1
slot=12
}
C 51200 18200 1 0 0 input-4.sym
{
T 50600 18100 5 10 0 0 0 0 1
device=INPUT
T 51700 18900 5 16 0 0 0 3 1
refdes=J400
T 51800 18600 5 16 0 0 0 0 1
description=Vin
T 51200 18200 5 10 0 0 0 0 1
devmap=slots/16
T 51200 18200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 18400 5 16 1 1 0 2 1
slot=14
}
C 51200 17700 1 0 0 input-4.sym
{
T 50600 17600 5 10 0 0 0 0 1
device=INPUT
T 51700 18400 5 16 0 0 0 3 1
refdes=J400
T 51800 18100 5 16 0 0 0 0 1
description=Vin
T 51200 17700 5 10 0 0 0 0 1
devmap=slots/16
T 51200 17700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 51800 17900 5 16 1 1 0 2 1
slot=16
}
C 52100 27200 1 0 0 vin-1.sym
N 52500 23000 52500 27200 4
N 52500 26500 51800 26500 4
N 52500 26000 51800 26000 4
N 52500 25500 51800 25500 4
N 52500 25000 51800 25000 4
N 52500 24500 51800 24500 4
N 52500 24000 51800 24000 4
N 52500 23500 51800 23500 4
N 52500 23000 51800 23000 4
N 52500 17300 52500 21500 4
N 52500 21500 51800 21500 4
N 52500 18000 51800 18000 4
N 52500 21000 51800 21000 4
N 52500 20500 51800 20500 4
N 52500 20000 51800 20000 4
N 52500 19500 51800 19500 4
N 52500 19000 51800 19000 4
N 52500 18500 51800 18500 4
C 52200 16700 1 0 0 gnd-1.sym
C 65500 44500 1 0 0 lt8609-1.sym
{
T 65500 44500 5 10 0 0 0 0 1
devmap=LT/LT8609EMSE
T 69500 49500 5 32 1 1 0 4 1
device=LT8609
T 69500 48500 5 32 1 1 0 4 1
refdes=U200
}
C 57600 49500 1 270 0 capacitor-1.sym
{
T 57400 49500 5 10 0 0 270 0 1
device=CAPACITOR
T 57600 49500 5 10 0 0 0 0 1
devmap=generic/C/1210
T 58195 49100 5 16 1 1 0 0 1
refdes=C200
T 58200 48500 5 16 1 1 0 2 1
value=4.7u
}
N 54000 54700 54000 54000 4
N 57400 54000 68500 54000 4
N 68500 54000 68500 52800 4
N 66200 51500 65000 51500 4
N 65000 51500 65000 52100 4
N 58000 49500 58000 54000 4
N 58000 44000 58000 48100 4
C 73600 53500 1 270 0 capacitor-1.sym
{
T 73400 53500 5 10 0 0 270 0 1
device=CAPACITOR
T 73600 53500 5 10 0 0 0 0 1
devmap=generic/C/0805
T 74195 53100 5 16 1 1 0 0 1
refdes=C204
T 74200 52500 5 16 1 1 0 2 1
value=100n
}
N 70500 52800 70500 54000 4
N 70500 54000 75000 54000 4
N 74000 54000 74000 53500 4
C 74800 54000 1 0 0 inductor-1.sym
{
T 75000 53400 5 10 0 0 0 0 1
device=INDUCTOR
T 74800 54000 5 10 0 0 0 0 1
devmap=Vishay/IHLP3232CZER4R7M11
T 75095 54200 5 16 1 1 0 6 1
refdes=L200
T 76500 54200 5 16 1 1 0 0 1
value=4.7u
}
C 85700 54700 1 0 0 5V-plus-1.sym
N 76600 54000 83500 54000 4
N 86000 54000 86000 54700 4
C 77300 52500 1 270 0 resistor-2.sym
{
T 77100 52500 5 10 0 0 270 0 1
device=RESISTOR
T 77300 52500 5 10 0 0 0 0 1
devmap=generic/R/0805
T 77795 51900 5 16 1 1 0 0 1
refdes=R205
T 77800 51700 5 16 1 1 0 2 1
value=100k
}
N 77500 52500 77500 54000 4
N 77500 51100 77500 48500 4
N 72800 48500 78200 48500 4
C 75000 45800 1 0 0 resistor-2.sym
{
T 75000 45600 5 10 0 0 0 0 1
device=RESISTOR
T 75000 45800 5 10 0 0 0 0 1
devmap=generic/R/0805
T 75095 46100 5 16 1 1 0 6 1
refdes=R207
T 76300 46100 5 16 1 1 0 0 1
value=1M
}
C 75000 46600 1 0 0 capacitor-1.sym
{
T 75000 46400 5 10 0 0 0 0 1
device=CAPACITOR
T 75000 46600 5 10 0 0 0 0 1
devmap=generic/C/0805
T 75395 47200 5 16 1 1 0 6 1
refdes=C205
T 76000 47200 5 16 1 1 0 0 1
value=10p
}
C 73300 46000 1 270 0 resistor-2.sym
{
T 73100 46000 5 10 0 0 270 0 1
device=RESISTOR
T 73300 46000 5 10 0 0 0 0 1
devmap=generic/R/0805
T 73795 45400 5 16 1 1 0 0 1
refdes=R206
T 73800 45200 5 16 1 1 0 2 1
value=187k
}
C 80600 49500 1 270 0 capacitor-1.sym
{
T 80400 49500 5 10 0 0 270 0 1
device=CAPACITOR
T 80600 49500 5 10 0 0 0 0 1
devmap=generic/C/1210
T 81195 49100 5 16 1 1 0 0 1
refdes=C206
T 81200 48500 5 16 1 1 0 2 1
value=47u
}
N 72800 46500 74500 46500 4
N 74500 46000 74500 47000 4
N 74500 47000 75000 47000 4
N 75000 46000 74500 46000 4
N 76400 47000 77000 47000 4
N 77000 46000 77000 47000 4
N 77000 46000 76400 46000 4
N 77000 46500 80000 46500 4
N 80000 46500 80000 54000 4
N 81000 48100 81000 44000 4
N 69500 44000 82500 44000 4
N 69500 43300 69500 45200 4
N 73500 44000 73500 44600 4
N 73500 46000 73500 46500 4
C 69200 42700 1 0 0 gnd-1.sym
C 65300 46000 1 270 0 resistor-2.sym
{
T 65100 46000 5 10 0 0 270 0 1
device=RESISTOR
T 65300 46000 5 10 0 0 0 0 1
devmap=generic/R/0805
T 65795 45400 5 16 1 1 0 0 1
refdes=R204
T 65800 45200 5 16 1 1 0 2 1
value=110k
}
C 63600 46000 1 270 0 capacitor-1.sym
{
T 63400 46000 5 10 0 0 270 0 1
device=CAPACITOR
T 63600 46000 5 10 0 0 0 0 1
devmap=generic/C/0805
T 64195 45600 5 16 1 1 0 0 1
refdes=C203
T 64200 45000 5 16 1 1 0 2 1
value=10n
}
C 62100 46000 1 270 0 capacitor-1.sym
{
T 61900 46000 5 10 0 0 270 0 1
device=CAPACITOR
T 62100 46000 5 10 0 0 0 0 1
devmap=generic/C/0805
T 62695 45600 5 16 1 1 0 0 1
refdes=C202
T 62700 45000 5 16 1 1 0 2 1
value=1u
}
N 65500 46000 65500 46500 4
N 65500 46500 66200 46500 4
N 64000 46000 64000 47500 4
N 64000 47500 66200 47500 4
N 62500 46000 62500 48500 4
N 62500 48500 66200 48500 4
N 65500 44600 65500 44000 4
N 58000 44000 69500 44000 4
N 64000 44600 64000 44000 4
N 62500 44600 62500 44000 4
N 61000 50500 66200 50500 4
N 72800 51500 74000 51500 4
N 74000 51500 74000 52100 4
C 53600 54700 1 0 0 vin-1.sym
C 60800 46000 1 270 0 resistor-2.sym
{
T 60600 46000 5 10 0 0 270 0 1
device=RESISTOR
T 60800 46000 5 10 0 0 0 0 1
devmap=generic/R/0805
T 61295 45400 5 16 1 1 0 0 1
refdes=R203
T 61300 45200 5 16 1 1 0 2 1
value=DNP
}
N 61000 44000 61000 44600 4
N 61000 46000 61000 52100 4
C 60800 53500 1 270 0 resistor-2.sym
{
T 60600 53500 5 10 0 0 270 0 1
device=RESISTOR
T 60800 53500 5 10 0 0 0 0 1
devmap=generic/R/0805
T 61295 52900 5 16 1 1 0 0 1
refdes=R201
T 61300 52700 5 16 1 1 0 2 1
value=DNP
}
N 61000 53500 61000 54000 4
C 64800 53500 1 270 0 resistor-2.sym
{
T 64600 53500 5 10 0 0 270 0 1
device=RESISTOR
T 64800 53500 5 10 0 0 0 0 1
devmap=generic/R/0805
T 65295 52900 5 16 1 1 0 0 1
refdes=R202
T 65300 52700 5 16 1 1 0 2 1
value=0
}
N 65000 53500 65000 54000 4
C 78200 48200 1 0 0 nc-right-1.sym
{
T 77200 48100 5 10 0 0 0 0 1
value=NoConnection
T 77200 48500 5 10 0 0 0 0 1
device=DRC_Directive
}
C 56000 53800 1 0 0 resistor-2.sym
{
T 56000 53600 5 10 0 0 0 0 1
device=RESISTOR
T 56000 53800 5 10 0 0 0 0 1
devmap=generic/R/0805
T 56095 54100 5 16 1 1 0 6 1
refdes=R200
T 57300 54100 5 16 1 1 0 0 1
value=0R
}
N 56000 54000 54000 54000 4
C 83500 53800 1 0 0 resistor-2.sym
{
T 83500 53600 5 10 0 0 0 0 1
device=RESISTOR
T 83500 53800 5 10 0 0 0 0 1
devmap=generic/R/0805
T 83595 54100 5 16 1 1 0 6 1
refdes=R208
T 84800 54100 5 16 1 1 0 0 1
value=0R
}
N 84900 54000 86000 54000 4
N 81000 49500 81000 54000 4
N 82500 48100 82500 44000 4
N 82500 49500 82500 54000 4
C 82100 49500 1 270 0 capacitor-1.sym
{
T 81900 49500 5 10 0 0 270 0 1
device=CAPACITOR
T 82100 49500 5 10 0 0 0 0 1
devmap=generic/C/0805
T 82695 49100 5 16 1 1 0 0 1
refdes=C207
T 82700 48500 5 16 1 1 0 2 1
value=4.7u
}
N 59500 48100 59500 44000 4
N 59500 49500 59500 54000 4
C 59100 49500 1 270 0 capacitor-1.sym
{
T 58900 49500 5 10 0 0 270 0 1
device=CAPACITOR
T 59100 49500 5 10 0 0 0 0 1
devmap=generic/C/0805
T 59695 49100 5 16 1 1 0 0 1
refdes=C201
T 59700 48500 5 16 1 1 0 2 1
value=100n
}
C 85700 69700 1 0 0 3.3V-plus-1.sym
