# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Integer_Datapath_2.srcs/sources_1/imports/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/DIV_32.v" \
"../../../../Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" \
"../../../../Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" \
"../../../../Integer_Datapath_2.srcs/sources_1/imports/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MIPS_32.v" \
"../../../../Integer_Datapath_2.srcs/sources_1/imports/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MPY_32.v" \
"../../../../Integer_Datapath_2.srcs/sources_1/imports/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/alu_32.v" \
"../../../../Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" \
"../../../../Integer_Datapath_2.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" \
"../../../../Integer_Datapath_2.srcs/sim_1/new/Integer_Datapath_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
