Command: vcs -sverilog +v2k -timescale=1ns/1ns -debug_all -l compile.log verified_serial2parallel.v \
testbench.v
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Tue Jul 29 16:58:00 2025
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file 'verified_serial2parallel.v'
Parsing design file 'testbench.v'
Top Level Modules:
       tb
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
make[1]: Entering directory `/nfs_global/S/huanglei/RTLLM/Miscellaneous/Others/serial2parallel/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/eda-tools/eda-software/synopsys/tools/Synopsys2018/vcs-mx/O-2018.09-1/linux64/lib \
-L/eda-tools/eda-software/synopsys/tools/Synopsys2018/vcs-mx/O-2018.09-1/linux64/lib \
_201327_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o \
rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /eda-tools/eda-software/synopsys/tools/Synopsys2018/vcs-mx/O-2018.09-1/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive          /eda-tools/eda-software/synopsys/tools/Synopsys2018/vcs-mx/O-2018.09-1/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/nfs_global/S/huanglei/RTLLM/Miscellaneous/Others/serial2parallel/csrc' \

CPU time: .369 seconds to compile + .428 seconds to elab + .244 seconds to link
