
*** Running vivado
    with args -log mac.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mac.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source mac.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1335.824 ; gain = 0.023 ; free physical = 853 ; free virtual = 5528
Command: read_checkpoint -auto_incremental -incremental /home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/utils_1/imports/synth_1/mac.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/utils_1/imports/synth_1/mac.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mac -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 100945
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1715.594 ; gain = 379.770 ; free physical = 308 ; free virtual = 4932
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac.v:35]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_MACC_MACRO' [/home/kanish/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/MACC_MACRO.v:23]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter WIDTH_A bound to: 5 - type: integer 
	Parameter WIDTH_B bound to: 5 - type: integer 
	Parameter WIDTH_P bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [/home/kanish/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:37888]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter MREG bound to: 1 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (0#1) [/home/kanish/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:37888]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_MACC_MACRO' (0#1) [/home/kanish/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/MACC_MACRO.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'P' does not match port width (9) of module 'xil_internal_svlib_MACC_MACRO' [/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mac' (0#1) [/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac.v:35]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1781.562 ; gain = 445.738 ; free physical = 273 ; free virtual = 4845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1796.406 ; gain = 460.582 ; free physical = 273 ; free virtual = 4845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.410 ; gain = 468.586 ; free physical = 272 ; free virtual = 4844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1813.316 ; gain = 477.492 ; free physical = 278 ; free virtual = 4846
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1936.629 ; gain = 600.805 ; free physical = 248 ; free virtual = 4753
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1936.629 ; gain = 600.805 ; free physical = 248 ; free virtual = 4750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1936.629 ; gain = 600.805 ; free physical = 244 ; free virtual = 4744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.629 ; gain = 600.805 ; free physical = 242 ; free virtual = 4742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.629 ; gain = 600.805 ; free physical = 242 ; free virtual = 4742
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ld with 1st driver pin 'ld_reg/Q' [/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac.v:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ld with 2nd driver pin 'ld_reg__0/Q' [/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac.v:73]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.629 ; gain = 600.805 ; free physical = 242 ; free virtual = 4742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.629 ; gain = 600.805 ; free physical = 242 ; free virtual = 4742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.629 ; gain = 600.805 ; free physical = 242 ; free virtual = 4742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.629 ; gain = 600.805 ; free physical = 242 ; free virtual = 4742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|xil_internal_svlib_MACC_MACRO | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     1|
|3     |FDRE    |     2|
|4     |IBUF    |    16|
|5     |OBUF    |     8|
+------+--------+------+

Report Instance Areas: 
+------+------------------+------------------------------+------+
|      |Instance          |Module                        |Cells |
+------+------------------+------------------------------+------+
|1     |top               |                              |    28|
|2     |  MACC_MACRO_inst |xil_internal_svlib_MACC_MACRO |     1|
+------+------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.629 ; gain = 600.805 ; free physical = 242 ; free virtual = 4742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.629 ; gain = 600.805 ; free physical = 242 ; free virtual = 4742
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.637 ; gain = 600.805 ; free physical = 242 ; free virtual = 4742
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.566 ; gain = 0.000 ; free physical = 483 ; free virtual = 4983
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2018.254 ; gain = 0.000 ; free physical = 395 ; free virtual = 4909
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 70bf916c
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2018.254 ; gain = 682.430 ; free physical = 395 ; free virtual = 4909
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1546.230; main = 1336.079; forked = 351.356
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2897.945; main = 2018.258; forked = 961.312
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.runs/synth_1/mac.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mac_utilization_synth.rpt -pb mac_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 14 17:41:19 2023...
