 
cpldfit:  version P.15xf                            Xilinx Inc.
                                  Fitter Report
Design Name: IR_Receiver                         Date:  7-25-2012,  9:55AM
Device Used: XC9572XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
23 /72  ( 32%) 49  /360  ( 14%) 35 /216 ( 16%)   20 /72  ( 28%) 11 /34  ( 32%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18        8/54       22/90       5/ 9
FB2           5/18        8/54       10/90       2/ 9
FB3           4/18       12/54        6/90       4/ 9
FB4           5/18        7/54       11/90       0/ 7
             -----       -----       -----      -----    
             23/72       35/216      49/360     11/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'Clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    2           2    |  I/O              :     9      28
Output        :    8           8    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     11          11

** Power Data **

There are 23 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'IR_Receiver.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'Clk' based upon the LOC
   constraint 'P43'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 8 Outputs **

Signal                    Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                      Pts   Inps          No.  Type    Use     Mode Rate State
Len                       3     3     FB1_2   39   I/O     O       STD  FAST RESET
Ldir                      3     3     FB1_5   40   I/O     O       STD  FAST RESET
Ren                       3     3     FB1_6   41   I/O     O       STD  FAST RESET
Rdir                      3     3     FB1_8   42   I/O     O       STD  FAST RESET
shift                     2     2     FB3_14  13   I/O     O       STD  FAST RESET
ff_latch                  2     4     FB3_15  14   I/O     O       STD  FAST RESET
clock                     1     1     FB3_16  18   I/O     O       STD  FAST 
go                        1     5     FB3_17  16   I/O     O       STD  FAST 

** 15 Buried Nodes **

Signal                    Total Total Loc     Pwr  Reg Init
Name                      Pts   Inps          Mode State
shift_out<3>              2     2     FB1_14  STD  RESET
shift_out<2>              2     2     FB1_15  STD  RESET
shift_out<1>              2     2     FB1_16  STD  RESET
IRL/state_FSM_FFd4        2     3     FB1_17  STD  RESET
IRL/state_FSM_FFd3        2     3     FB1_18  STD  RESET
go_OBUF/go_OBUF_D2__$INT  1     5     FB2_14  STD  
IRL/state_FSM_FFd7        2     3     FB2_15  STD  RESET
IRL/state_FSM_FFd6        2     3     FB2_16  STD  RESET
IRL/state_FSM_FFd5        2     3     FB2_17  STD  RESET
IRL/state_FSM_FFd8        3     8     FB2_18  STD  RESET
TBC/count<2>              2     3     FB4_14  STD  RESET
TBC/count<0>              2     4     FB4_15  STD  RESET
IRL/state_FSM_FFd2        2     2     FB4_16  STD  RESET
IRL/state_FSM_FFd1        2     2     FB4_17  STD  RESET
TBC/count<1>              3     4     FB4_18  STD  RESET

** 3 Inputs **

Signal                    Loc     Pin  Pin     Pin     
Name                              No.  Type    Use     
Clk                       FB1_9   43   GCK/I/O GCK/I
Serial_In                 FB2_8   32   I/O     I
Global_Reset              FB2_14  36   GTS/I/O I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
Len                   3       0     0   2     FB1_2   39    I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
Ldir                  3       0     0   2     FB1_5   40    I/O     O
Ren                   3       0     0   2     FB1_6   41    I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
Rdir                  3       0     0   2     FB1_8   42    I/O     O
(unused)              0       0     0   5     FB1_9   43    GCK/I/O GCK/I
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  44    GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
shift_out<3>          2       0     0   3     FB1_14  1     GCK/I/O (b)
shift_out<2>          2       0     0   3     FB1_15  2     I/O     (b)
shift_out<1>          2       0     0   3     FB1_16        (b)     (b)
IRL/state_FSM_FFd4    2       0     0   3     FB1_17  3     I/O     (b)
IRL/state_FSM_FFd3    2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Global_Reset         4: ff_latch           7: shift_out<2> 
  2: IRL/state_FSM_FFd4   5: shift              8: shift_out<3> 
  3: IRL/state_FSM_FFd5   6: shift_out<1>     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Len                  X..X...X................................ 3
Ldir                 X..X..X................................. 3
Ren                  X..X.X.................................. 3
Rdir                 X..XX................................... 3
shift_out<3>         X.....X................................. 2
shift_out<2>         X....X.................................. 2
shift_out<1>         X...X................................... 2
IRL/state_FSM_FFd4   X.X.X................................... 3
IRL/state_FSM_FFd3   XX..X................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   29    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   30    I/O     
(unused)              0       0     0   5     FB2_6   31    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   32    I/O     I
(unused)              0       0     0   5     FB2_9   33    GSR/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  34    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
go_OBUF/go_OBUF_D2__$INT
                      1       0     0   4     FB2_14  36    GTS/I/O I
IRL/state_FSM_FFd7    2       0     0   3     FB2_15  37    I/O     (b)
IRL/state_FSM_FFd6    2       0     0   3     FB2_16        (b)     (b)
IRL/state_FSM_FFd5    2       0     0   3     FB2_17  38    I/O     (b)
IRL/state_FSM_FFd8    3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Global_Reset         4: IRL/state_FSM_FFd5   7: IRL/state_FSM_FFd8 
  2: IRL/state_FSM_FFd1   5: IRL/state_FSM_FFd6   8: shift 
  3: IRL/state_FSM_FFd4   6: IRL/state_FSM_FFd7 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
go_OBUF/go_OBUF_D2__$INT 
                     ..XXXXX................................. 5
IRL/state_FSM_FFd7   X.....XX................................ 3
IRL/state_FSM_FFd6   X....X.X................................ 3
IRL/state_FSM_FFd5   X...X..X................................ 3
IRL/state_FSM_FFd8   XXXXXXXX................................ 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   5     I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   6     I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   7     I/O     
(unused)              0       0     0   5     FB3_9   8     I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  12    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
shift                 2       0     0   3     FB3_14  13    I/O     O
ff_latch              2       0     0   3     FB3_15  14    I/O     O
clock                 1       0     0   4     FB3_16  18    I/O     O
go                    1       0     0   4     FB3_17  16    I/O     O
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: Global_Reset         5: IRL/state_FSM_FFd7   9: TBC/count<1> 
  2: IRL/state_FSM_FFd4   6: IRL/state_FSM_FFd8  10: TBC/count<2> 
  3: IRL/state_FSM_FFd5   7: Serial_In           11: Clk 
  4: IRL/state_FSM_FFd6   8: TBC/count<0>        12: go_OBUF/go_OBUF_D2__$INT 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
shift                X.....X................................. 2
ff_latch             .......XXX.X............................ 4
clock                ..........X............................. 1
go                   .XXXXX.................................. 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   19    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   20    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   21    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  22    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
TBC/count<2>          2       0     0   3     FB4_14  23    I/O     (b)
TBC/count<0>          2       0     0   3     FB4_15  27    I/O     (b)
IRL/state_FSM_FFd2    2       0     0   3     FB4_16        (b)     (b)
IRL/state_FSM_FFd1    2       0     0   3     FB4_17  28    I/O     (b)
TBC/count<1>          3       0     0   2     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Global_Reset         4: TBC/count<0>       6: TBC/count<2> 
  2: IRL/state_FSM_FFd2   5: TBC/count<1>       7: go_OBUF/go_OBUF_D2__$INT 
  3: IRL/state_FSM_FFd3 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
TBC/count<2>         ...XX.X................................. 3
TBC/count<0>         ...XXXX................................. 4
IRL/state_FSM_FFd2   X.X..................................... 2
IRL/state_FSM_FFd1   XX...................................... 2
TBC/count<1>         ...XXXX................................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_IRL/state_FSM_FFd1: FDCPE port map (IRL/state_FSM_FFd1,IRL/state_FSM_FFd2,Clk,NOT Global_Reset,'0');

FDCPE_IRL/state_FSM_FFd2: FDCPE port map (IRL/state_FSM_FFd2,IRL/state_FSM_FFd3,Clk,NOT Global_Reset,'0');

FDCPE_IRL/state_FSM_FFd3: FDCPE port map (IRL/state_FSM_FFd3,IRL/state_FSM_FFd3_D,Clk,NOT Global_Reset,'0');
IRL/state_FSM_FFd3_D <= (NOT shift AND IRL/state_FSM_FFd4);

FDCPE_IRL/state_FSM_FFd4: FDCPE port map (IRL/state_FSM_FFd4,IRL/state_FSM_FFd4_D,Clk,NOT Global_Reset,'0');
IRL/state_FSM_FFd4_D <= (NOT shift AND IRL/state_FSM_FFd5);

FDCPE_IRL/state_FSM_FFd5: FDCPE port map (IRL/state_FSM_FFd5,IRL/state_FSM_FFd5_D,Clk,NOT Global_Reset,'0');
IRL/state_FSM_FFd5_D <= (shift AND IRL/state_FSM_FFd6);

FDCPE_IRL/state_FSM_FFd6: FDCPE port map (IRL/state_FSM_FFd6,IRL/state_FSM_FFd6_D,Clk,NOT Global_Reset,'0');
IRL/state_FSM_FFd6_D <= (NOT shift AND IRL/state_FSM_FFd7);

FDCPE_IRL/state_FSM_FFd7: FDCPE port map (IRL/state_FSM_FFd7,IRL/state_FSM_FFd7_D,Clk,NOT Global_Reset,'0');
IRL/state_FSM_FFd7_D <= (shift AND IRL/state_FSM_FFd8);

FDCPE_IRL/state_FSM_FFd8: FDCPE port map (IRL/state_FSM_FFd8,IRL/state_FSM_FFd8_D,Clk,'0',NOT Global_Reset);
IRL/state_FSM_FFd8_D <= ((NOT shift AND NOT IRL/state_FSM_FFd6 AND NOT IRL/state_FSM_FFd8 AND 
	NOT IRL/state_FSM_FFd1)
	OR (shift AND NOT IRL/state_FSM_FFd4 AND NOT IRL/state_FSM_FFd5 AND 
	NOT IRL/state_FSM_FFd7 AND NOT IRL/state_FSM_FFd1));

FDCPE_Ldir: FDCPE port map (Ldir,shift_out(2),ff_latch,'0',NOT Global_Reset);

FDCPE_Len: FDCPE port map (Len,shift_out(3),ff_latch,'0',NOT Global_Reset);

FDCPE_Rdir: FDCPE port map (Rdir,shift,ff_latch,'0',NOT Global_Reset);

FDCPE_Ren: FDCPE port map (Ren,shift_out(1),ff_latch,'0',NOT Global_Reset);

FTCPE_TBC/count0: FTCPE port map (TBC/count(0),TBC/count_T(0),Clk,NOT go_OBUF/go_OBUF_D2__$INT,'0');
TBC/count_T(0) <= (NOT TBC/count(0) AND TBC/count(1) AND NOT TBC/count(2));

FDCPE_TBC/count1: FDCPE port map (TBC/count(1),TBC/count_D(1),Clk,NOT go_OBUF/go_OBUF_D2__$INT,'0');
TBC/count_D(1) <= ((TBC/count(0) AND NOT TBC/count(1))
	OR (NOT TBC/count(0) AND TBC/count(1) AND TBC/count(2)));

FTCPE_TBC/count2: FTCPE port map (TBC/count(2),TBC/count_T(2),Clk,NOT go_OBUF/go_OBUF_D2__$INT,'0');
TBC/count_T(2) <= (TBC/count(0) AND TBC/count(1));


clock <= Clk;

FDCPE_ff_latch: FDCPE port map (ff_latch,ff_latch_D,Clk,NOT go_OBUF/go_OBUF_D2__$INT,'0');
ff_latch_D <= (NOT TBC/count(0) AND TBC/count(1) AND NOT TBC/count(2));


go <= NOT ((NOT IRL/state_FSM_FFd4 AND NOT IRL/state_FSM_FFd5 AND 
	NOT IRL/state_FSM_FFd6 AND NOT IRL/state_FSM_FFd7 AND NOT IRL/state_FSM_FFd8));


go_OBUF/go_OBUF_D2__$INT <= (NOT IRL/state_FSM_FFd4 AND NOT IRL/state_FSM_FFd5 AND 
	NOT IRL/state_FSM_FFd6 AND NOT IRL/state_FSM_FFd7 AND NOT IRL/state_FSM_FFd8);

FDCPE_shift: FDCPE port map (shift,NOT Serial_In,Clk,NOT Global_Reset,'0');

FDCPE_shift_out1: FDCPE port map (shift_out(1),shift,Clk,NOT Global_Reset,'0');

FDCPE_shift_out2: FDCPE port map (shift_out(2),shift_out(1),Clk,NOT Global_Reset,'0');

FDCPE_shift_out3: FDCPE port map (shift_out(3),shift_out(2),Clk,NOT Global_Reset,'0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9572XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 TIE                              23 TIE                           
  2 TIE                              24 TDO                           
  3 TIE                              25 GND                           
  4 GND                              26 VCC                           
  5 TIE                              27 TIE                           
  6 TIE                              28 TIE                           
  7 TIE                              29 TIE                           
  8 TIE                              30 TIE                           
  9 TDI                              31 TIE                           
 10 TMS                              32 Serial_In                     
 11 TCK                              33 TIE                           
 12 TIE                              34 TIE                           
 13 shift                            35 VCC                           
 14 ff_latch                         36 Global_Reset                  
 15 VCC                              37 TIE                           
 16 go                               38 TIE                           
 17 GND                              39 Len                           
 18 clock                            40 Ldir                          
 19 TIE                              41 Ren                           
 20 TIE                              42 Rdir                          
 21 TIE                              43 Clk                           
 22 TIE                              44 TIE                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : FLOAT
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : OFF
Global Ouput Enable Optimization            : OFF
Input Limit                                 : 54
Pterm Limit                                 : 25
