/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [5:0] _02_;
  wire [2:0] _03_;
  wire [4:0] _04_;
  wire [18:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [18:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [18:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [3:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [5:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_69z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [3:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = ~(celloutsig_0_37z & celloutsig_0_45z);
  assign celloutsig_0_45z = ~(in_data[78] | celloutsig_0_25z[2]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_34z = ~celloutsig_0_3z[2];
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_1z | celloutsig_0_0z[15]));
  assign celloutsig_0_5z = in_data[0] ^ celloutsig_0_0z[15];
  assign celloutsig_0_66z = ~(_00_ ^ _01_);
  assign celloutsig_1_14z = ~(celloutsig_1_9z[15] ^ celloutsig_1_7z[5]);
  assign celloutsig_0_9z = ~(celloutsig_0_3z[2] ^ celloutsig_0_7z[1]);
  assign celloutsig_0_13z = ~(celloutsig_0_5z ^ celloutsig_0_4z);
  assign celloutsig_0_0z = in_data[47:29] + in_data[49:31];
  assign celloutsig_0_33z = { celloutsig_0_1z, celloutsig_0_26z } + celloutsig_0_28z;
  assign celloutsig_0_54z = celloutsig_0_14z[6:3] + celloutsig_0_42z[6:3];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } + in_data[108:106];
  assign celloutsig_0_28z = { celloutsig_0_18z[5:3], celloutsig_0_4z } + { celloutsig_0_6z[10], celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_20z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_0_38z[12:8], celloutsig_0_4z };
  reg [2:0] _21_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _21_ <= 3'h0;
    else _21_ <= celloutsig_0_0z[8:6];
  assign { _01_, _03_[1:0] } = _21_;
  reg [4:0] _22_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _22_ <= 5'h00;
    else _22_ <= celloutsig_0_38z[4:0];
  assign { _04_[4], _00_, _04_[2:0] } = _22_;
  assign celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_7z } & { celloutsig_1_7z, celloutsig_1_12z };
  assign celloutsig_0_7z = { celloutsig_0_0z[4:3], celloutsig_0_5z, celloutsig_0_1z } / { 1'h1, celloutsig_0_6z[7:5] };
  assign celloutsig_1_18z = { celloutsig_1_7z[4:2], celloutsig_1_13z, celloutsig_1_11z } / { 1'h1, in_data[147:146], celloutsig_1_17z, celloutsig_1_5z };
  assign celloutsig_0_37z = celloutsig_0_25z == celloutsig_0_28z;
  assign celloutsig_0_69z = { celloutsig_0_41z[1:0], celloutsig_0_50z } == { _03_[0], celloutsig_0_66z, celloutsig_0_15z };
  assign celloutsig_0_71z = { celloutsig_0_69z, _01_, _03_[1:0] } == { celloutsig_0_18z[1], celloutsig_0_17z, celloutsig_0_56z, celloutsig_0_22z };
  assign celloutsig_0_10z = in_data[73:68] == { in_data[49:48], celloutsig_0_7z };
  assign celloutsig_0_16z = { in_data[52:48], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_7z } == celloutsig_0_6z[10:0];
  assign celloutsig_0_22z = celloutsig_0_8z[6:2] == celloutsig_0_0z[10:6];
  assign celloutsig_0_70z = { in_data[24:9], celloutsig_0_56z, celloutsig_0_22z, celloutsig_0_56z, celloutsig_0_56z } === { celloutsig_0_19z, celloutsig_0_33z, celloutsig_0_33z, celloutsig_0_58z, _04_[4], _00_, _04_[2:0] };
  assign celloutsig_1_11z = celloutsig_1_10z[4:1] === { celloutsig_1_4z[2], celloutsig_1_4z };
  assign celloutsig_0_1z = celloutsig_0_0z[2:0] === celloutsig_0_0z[13:11];
  assign celloutsig_0_23z = { in_data[25:24], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z } === { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_17z };
  assign celloutsig_0_56z = { celloutsig_0_54z[2], celloutsig_0_12z, celloutsig_0_26z } > { celloutsig_0_34z, celloutsig_0_54z };
  assign celloutsig_0_11z = celloutsig_0_0z[11:1] > { celloutsig_0_6z[5:0], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_20z = celloutsig_0_3z < { celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_58z = { celloutsig_0_38z[15:11], celloutsig_0_22z } % { 1'h1, celloutsig_0_14z[3:1], celloutsig_0_30z, celloutsig_0_20z };
  assign celloutsig_1_4z = { in_data[150:149], celloutsig_1_0z } % { 1'h1, in_data[141:140] };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, celloutsig_1_2z, in_data[96] };
  assign celloutsig_0_14z = { celloutsig_0_8z[3:0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_12z } % { 1'h1, celloutsig_0_6z[10:5] };
  assign celloutsig_0_3z = celloutsig_0_0z[16] ? celloutsig_0_0z[15:9] : celloutsig_0_0z[9:3];
  assign celloutsig_0_2z[1:0] = in_data[72] ? celloutsig_0_0z[1:0] : { celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_25z = celloutsig_0_13z ? celloutsig_0_0z[6:3] : in_data[57:54];
  assign celloutsig_0_27z = celloutsig_0_18z[1] ? { in_data[85:81], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_24z } : { celloutsig_0_0z[10:5], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_42z = - { _02_[3], celloutsig_0_24z, celloutsig_0_18z };
  assign celloutsig_0_30z = celloutsig_0_7z[3:1] !== celloutsig_0_14z[6:4];
  assign celloutsig_0_17z = celloutsig_0_14z[3] & celloutsig_0_0z[7];
  assign celloutsig_0_19z = celloutsig_0_9z & celloutsig_0_15z;
  assign celloutsig_1_0z = | in_data[102:99];
  assign celloutsig_0_15z = | { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z[12:7] };
  assign celloutsig_0_24z = | { celloutsig_0_19z, celloutsig_0_14z[4:1] };
  assign celloutsig_1_6z = ^ { celloutsig_1_5z[2:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_12z = ^ { in_data[183:177], celloutsig_1_9z };
  assign celloutsig_0_12z = ^ celloutsig_0_6z[3:1];
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_0z } >> { celloutsig_1_5z[4:2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z } >> { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_2z[1], celloutsig_1_6z, celloutsig_1_6z } >> { celloutsig_1_13z[4], celloutsig_1_14z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_9z[16], celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z } >> { celloutsig_1_17z[1:0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_41z = celloutsig_0_25z[3:1] >> celloutsig_0_6z[4:2];
  assign celloutsig_0_6z = { in_data[14:12], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z } >> { celloutsig_0_0z[8:2], celloutsig_0_2z[1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_10z = in_data[104:99] >> { in_data[140:137], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = in_data[46:40] >> { in_data[91:88], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_3z[4:0], celloutsig_0_4z, celloutsig_0_13z } >> celloutsig_0_14z;
  assign celloutsig_0_38z = { celloutsig_0_0z[12:8], celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_37z, celloutsig_0_23z, celloutsig_0_18z } <<< { celloutsig_0_27z[16:0], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_26z = celloutsig_0_7z[2:0] ~^ { celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_10z };
  assign _03_[2] = _01_;
  assign _04_[3] = _00_;
  assign celloutsig_0_2z[15:2] = celloutsig_0_0z[15:2];
  assign { out_data[138:128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
