// Seed: 4220400038
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri id_3
);
  wire id_5;
  assign id_3 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output wand id_2,
    input tri id_3,
    output supply0 id_4,
    input wire id_5,
    output tri1 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri id_9,
    input uwire id_10,
    output tri0 id_11,
    output wor id_12,
    input tri0 id_13,
    output wand id_14,
    input supply0 id_15,
    input wor id_16,
    input tri1 id_17,
    inout wor id_18
    , id_25,
    input wand id_19,
    output tri0 id_20,
    input supply1 id_21,
    output tri1 id_22
    , id_26,
    output tri0 id_23
);
  assign id_14 = id_10;
  module_0(
      id_5, id_10, id_5, id_12
  );
  assign id_14 = 1 == 1;
endmodule
