Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jul 15 19:09:07 2024
| Host         : sxy-Lenovo-Legion-Y7000-2020 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_design_analysis -file ./report/sobel_resize_accel_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------+
|      Characteristics      |                                  Path #1                                 |
+---------------------------+--------------------------------------------------------------------------+
| Requirement               | 10.000                                                                   |
| Path Delay                | 6.497                                                                    |
| Logic Delay               | 1.433(23%)                                                               |
| Net Delay                 | 5.064(77%)                                                               |
| Clock Skew                | -0.049                                                                   |
| Slack                     | 2.895                                                                    |
| Clock Uncertainty         | 0.035                                                                    |
| Clock Relationship        | Safely Timed                                                             |
| Clock Delay Group         | Same Clock                                                               |
| Logic Levels              | 6                                                                        |
| Routes                    | NA                                                                       |
| Logical Path              | FDRE/C-(4)-LUT4-(1)-LUT6-(4)-LUT3-(9)-LUT6-(1)-LUT6-(5)-LUT5-(30)-FDRE/R |
| Start Point Clock         | ap_clk                                                                   |
| End Point Clock           | ap_clk                                                                   |
| DSP Block                 | None                                                                     |
| RAM Registers             | None-None                                                                |
| IO Crossings              | 0                                                                        |
| Config Crossings          | 0                                                                        |
| SLR Crossings             | 0                                                                        |
| PBlocks                   | 0                                                                        |
| High Fanout               | 30                                                                       |
| Dont Touch                | 0                                                                        |
| Mark Debug                | 0                                                                        |
| Start Point Pin Primitive | FDRE/C                                                                   |
| End Point Pin Primitive   | FDRE/R                                                                   |
| Start Point Pin           | bus_wide_gen.len_cnt_reg[5]/C                                            |
| End Point Pin             | bus_wide_gen.len_cnt_reg[0]/R                                            |
+---------------------------+--------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+-----+---+----+---+----+----+----+----+----+----+
| End Point Clock | Requirement |  0 |  3 |  4 |  5  |  6  | 7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 | 18 |
+-----------------+-------------+----+----+----+-----+-----+---+----+---+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 60 | 12 | 82 | 428 | 326 | 4 | 66 | 2 |  6 |  4 |  4 |  4 |  1 |  1 |
+-----------------+-------------+----+----+----+-----+-----+---+----+---+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


