
---------- Begin Simulation Statistics ----------
final_tick                               160361296000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233416                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661772                       # Number of bytes of host memory used
host_op_rate                                   233875                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   428.42                       # Real time elapsed on the host
host_tick_rate                              374309426                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160361                       # Number of seconds simulated
sim_ticks                                160361296000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.603613                       # CPI: cycles per instruction
system.cpu.discardedOps                        189416                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27749326                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.623592                       # IPC: instructions per cycle
system.cpu.numCycles                        160361296                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526893     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690519     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958210     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132611970                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370519                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       681975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          466                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365410                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            466                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485790                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735512                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80998                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103817                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101826                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905362                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65377                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             688                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              401                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51331130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51331130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51331640                       # number of overall hits
system.cpu.dcache.overall_hits::total        51331640                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       727312                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         727312                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       735221                       # number of overall misses
system.cpu.dcache.overall_misses::total        735221                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35211042999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35211042999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35211042999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35211042999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52058442                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52058442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52066861                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52066861                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013971                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014121                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014121                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48412.569845                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48412.569845                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47891.780837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47891.780837                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        98694                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3332                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.620048                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       605986                       # number of writebacks
system.cpu.dcache.writebacks::total            605986                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52555                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52555                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52555                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52555                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682662                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682662                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32266774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32266774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33093770999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33093770999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012962                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012962                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013111                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47819.843292                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47819.843292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48477.535001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48477.535001                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681638                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40720850                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40720850                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14608723000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14608723000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41109368                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41109368                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37601.148467                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37601.148467                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          459                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          459                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13815146000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13815146000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35600.632893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35600.632893                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10610280                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10610280                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20602319999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20602319999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030943                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030943                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60810.758157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60810.758157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52096                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52096                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286698                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286698                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18451628000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18451628000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026185                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026185                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64359.109586                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64359.109586                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    826996999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    826996999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104616.951170                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104616.951170                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 160361296000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.631570                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52014378                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682662                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.193457                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.631570                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104816536                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104816536                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160361296000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160361296000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160361296000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685789                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475006                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024868                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277940                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277940                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277940                       # number of overall hits
system.cpu.icache.overall_hits::total        10277940                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          775                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            775                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          775                       # number of overall misses
system.cpu.icache.overall_misses::total           775                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     73076000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73076000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73076000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73076000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278715                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278715                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278715                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278715                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94291.612903                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94291.612903                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94291.612903                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94291.612903                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          335                       # number of writebacks
system.cpu.icache.writebacks::total               335                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          775                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          775                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          775                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          775                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71526000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71526000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71526000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71526000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92291.612903                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92291.612903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92291.612903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92291.612903                       # average overall mshr miss latency
system.cpu.icache.replacements                    335                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277940                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277940                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          775                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           775                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73076000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73076000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94291.612903                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94291.612903                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          775                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71526000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71526000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92291.612903                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92291.612903                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 160361296000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           357.030209                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278715                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               775                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13262.858065                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   357.030209                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.697325                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.697325                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558205                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558205                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160361296000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160361296000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160361296000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 160361296000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               481512                       # number of demand (read+write) hits
system.l2.demand_hits::total                   481618                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 106                       # number of overall hits
system.l2.overall_hits::.cpu.data              481512                       # number of overall hits
system.l2.overall_hits::total                  481618                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201150                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201819                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            201150                       # number of overall misses
system.l2.overall_misses::total                201819                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66935000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20920308000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20987243000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66935000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20920308000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20987243000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              775                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682662                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683437                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             775                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682662                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683437                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.863226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.294655                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.295300                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.863226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.294655                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.295300                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100052.316891                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104003.519761                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103990.422111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100052.316891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104003.519761                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103990.422111                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111034                       # number of writebacks
system.l2.writebacks::total                    111034                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201813                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201813                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53555000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16896968000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16950523000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53555000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16896968000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16950523000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.863226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.294647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.295291                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.863226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.294647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.295291                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80052.316891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84004.335203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83991.234460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80052.316891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84004.335203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83991.234460                       # average overall mshr miss latency
system.l2.replacements                         169172                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       605986                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           605986                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       605986                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       605986                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          326                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              326                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          326                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          326                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150612                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150612                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136086                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136086                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14420090000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14420090000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.474667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105963.067472                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105963.067472                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11698370000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11698370000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.474667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85963.067472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85963.067472                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66935000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66935000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          775                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            775                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.863226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.863226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100052.316891                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100052.316891                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53555000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53555000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.863226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.863226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80052.316891                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80052.316891                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        330900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            330900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6500218000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6500218000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       395964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        395964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.164318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.164318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99904.985860                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99904.985860                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65058                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65058                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5198598000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5198598000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.164303                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.164303                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79907.129023                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79907.129023                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 160361296000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32149.114113                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365329                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201940                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.761063                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.228096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.431850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32018.454167                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981113                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          615                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8357                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23775                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11124620                       # Number of tag accesses
system.l2.tags.data_accesses                 11124620                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160361296000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012456154500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6614                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6614                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              546077                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104520                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201813                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111034                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201813                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111034                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201813                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111034                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  153107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.507409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.999095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.405461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6450     97.52%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           35      0.53%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          127      1.92%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6614                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.784850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.755279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.007521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4058     61.35%     61.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               75      1.13%     62.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2334     35.29%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              142      2.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6614                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12916032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7106176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     80.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  160340450000                       # Total gap between requests
system.mem_ctrls.avgGap                     512520.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12871168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7104960                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 266997.093862349459                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 80263556.862249359488                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 44305952.728144578636                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          669                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201144                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111034                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19215500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6553114750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3786485280750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28722.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32579.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  34102034.34                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12873216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12916032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7106176                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7106176                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          669                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201144                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201813                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111034                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111034                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       266997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     80276328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         80543325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       266997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       266997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     44313536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        44313536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     44313536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       266997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     80276328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       124856861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201781                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111015                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6489                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6997                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6922                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2788936500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008905000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6572330250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13821.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32571.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132465                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              69884                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.65                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       110447                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   181.253850                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.408557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   245.468478                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        76226     69.02%     69.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11874     10.75%     79.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5089      4.61%     84.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1364      1.23%     85.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8865      8.03%     93.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          744      0.67%     94.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          460      0.42%     94.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          375      0.34%     95.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5450      4.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       110447                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12913984                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7104960                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               80.530554                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               44.305953                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 160361296000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       397105380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       211066515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      721111440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292883760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12658510800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  32830963170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  33931610880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   81043251945                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.379128                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  87868179000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5354700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  67138417000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       391486200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       208079850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719604900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286614540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12658510800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  32495556930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  34214058240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   80973911460                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   504.946726                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  88606100250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5354700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  66400495750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 160361296000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65727                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111034                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57672                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136086                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136086                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65727                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572332                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572332                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20022208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20022208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201813                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201813                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 160361296000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           814655000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1090566500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396739                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       717020                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          335                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133790                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           775                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       395964                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1885                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2046962                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2048847                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        71040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82473472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82544512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169172                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7106176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           852609                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000637                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025228                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 852066     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    543      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             852609                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 160361296000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2578052000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2325000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2047991994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
