m255
K3
13
cModel Technology
Z0 dC:\altera\13.1
vSubBytesLP
!i10b 1
Z1 !s100 UZeea0?zD_@3^KfGe7hB[1
Z2 I]EXJ=bn@GcZE^O7<0n9[`2
Z3 VWm7fo9[R07af6K9k]JzMM0
Z4 dD:\Projetos\Git\SubBytesCombinacional-VHDL\SubBytesLowPowerVerilog
Z5 w1507158653
Z6 8D:/Projetos/Git/SubBytesCombinacional-VHDL/SubBytesLowPowerVerilog/SubBytesLP.v
Z7 FD:/Projetos/Git/SubBytesCombinacional-VHDL/SubBytesLowPowerVerilog/SubBytesLP.v
L0 4
Z8 OV;L;10.1d;51
r1
!s85 0
31
!s108 1507158680.056000
!s107 D:/Projetos/Git/SubBytesCombinacional-VHDL/SubBytesLowPowerVerilog/SubBytesLP.v|
Z9 !s90 -reportprogress|300|-work|work|D:/Projetos/Git/SubBytesCombinacional-VHDL/SubBytesLowPowerVerilog/SubBytesLP.v|
!s101 -O0
Z10 o-work work -O0
Z11 n@sub@bytes@l@p
