circuit short2bfloatComb :
  module PriorArbiter :
    input clock : Clock
    input reset : UInt<1>
    input io_selectIn : UInt<16>
    output io_selectOut : UInt<16>

    node _T = sub(io_selectIn, UInt<16>("h1")) @[ChiselLib.scala 14:31]
    node makeup = tail(_T, 1) @[ChiselLib.scala 14:31]
    node _T_1 = not(makeup) @[ChiselLib.scala 15:36]
    node _T_2 = and(io_selectIn, _T_1) @[ChiselLib.scala 15:34]
    io_selectOut <= _T_2 @[ChiselLib.scala 15:21]

  module Pos2Bin :
    input clock : Clock
    input reset : UInt<1>
    input io_selectIn : UInt<16>
    output io_selectOut : UInt<4>

    node _T = bits(io_selectIn, 0, 0) @[ChiselLib.scala 35:40]
    node _T_1 = bits(io_selectIn, 1, 1) @[ChiselLib.scala 35:40]
    node _T_2 = bits(io_selectIn, 2, 2) @[ChiselLib.scala 35:40]
    node _T_3 = bits(io_selectIn, 3, 3) @[ChiselLib.scala 35:40]
    node _T_4 = bits(io_selectIn, 4, 4) @[ChiselLib.scala 35:40]
    node _T_5 = bits(io_selectIn, 5, 5) @[ChiselLib.scala 35:40]
    node _T_6 = bits(io_selectIn, 6, 6) @[ChiselLib.scala 35:40]
    node _T_7 = bits(io_selectIn, 7, 7) @[ChiselLib.scala 35:40]
    node _T_8 = bits(io_selectIn, 8, 8) @[ChiselLib.scala 35:40]
    node _T_9 = bits(io_selectIn, 9, 9) @[ChiselLib.scala 35:40]
    node _T_10 = bits(io_selectIn, 10, 10) @[ChiselLib.scala 35:40]
    node _T_11 = bits(io_selectIn, 11, 11) @[ChiselLib.scala 35:40]
    node _T_12 = bits(io_selectIn, 12, 12) @[ChiselLib.scala 35:40]
    node _T_13 = bits(io_selectIn, 13, 13) @[ChiselLib.scala 35:40]
    node _T_14 = bits(io_selectIn, 14, 14) @[ChiselLib.scala 35:40]
    node _T_15 = bits(io_selectIn, 15, 15) @[ChiselLib.scala 35:40]
    node Reducted_0_0 = _T @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node Reducted_0_1 = _T_1 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node _T_16 = or(Reducted_0_0, Reducted_0_1) @[ChiselLib.scala 42:51]
    node _T_17 = eq(Reducted_0_1, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_0_1 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_18 = dshl(TmpContainer_0_1, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_19 = or(_T_18, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_0_0 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_20 = dshl(TmpContainer_0_0, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_0 = mux(_T_17, _T_19, _T_20) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node Reducted_0_2 = _T_2 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node Reducted_0_3 = _T_3 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node _T_21 = or(Reducted_0_2, Reducted_0_3) @[ChiselLib.scala 42:51]
    node _T_22 = eq(Reducted_0_3, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_0_3 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_23 = dshl(TmpContainer_0_3, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_24 = or(_T_23, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_0_2 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_25 = dshl(TmpContainer_0_2, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_1 = mux(_T_22, _T_24, _T_25) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node Reducted_0_4 = _T_4 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node Reducted_0_5 = _T_5 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node _T_26 = or(Reducted_0_4, Reducted_0_5) @[ChiselLib.scala 42:51]
    node _T_27 = eq(Reducted_0_5, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_0_5 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_28 = dshl(TmpContainer_0_5, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_29 = or(_T_28, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_0_4 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_30 = dshl(TmpContainer_0_4, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_2 = mux(_T_27, _T_29, _T_30) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node Reducted_0_6 = _T_6 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node Reducted_0_7 = _T_7 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node _T_31 = or(Reducted_0_6, Reducted_0_7) @[ChiselLib.scala 42:51]
    node _T_32 = eq(Reducted_0_7, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_0_7 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_33 = dshl(TmpContainer_0_7, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_34 = or(_T_33, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_0_6 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_35 = dshl(TmpContainer_0_6, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_3 = mux(_T_32, _T_34, _T_35) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node Reducted_0_8 = _T_8 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node Reducted_0_9 = _T_9 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node _T_36 = or(Reducted_0_8, Reducted_0_9) @[ChiselLib.scala 42:51]
    node _T_37 = eq(Reducted_0_9, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_0_9 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_38 = dshl(TmpContainer_0_9, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_39 = or(_T_38, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_0_8 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_40 = dshl(TmpContainer_0_8, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_4 = mux(_T_37, _T_39, _T_40) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node Reducted_0_10 = _T_10 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node Reducted_0_11 = _T_11 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node _T_41 = or(Reducted_0_10, Reducted_0_11) @[ChiselLib.scala 42:51]
    node _T_42 = eq(Reducted_0_11, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_0_11 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_43 = dshl(TmpContainer_0_11, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_44 = or(_T_43, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_0_10 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_45 = dshl(TmpContainer_0_10, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_5 = mux(_T_42, _T_44, _T_45) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node Reducted_0_12 = _T_12 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node Reducted_0_13 = _T_13 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node _T_46 = or(Reducted_0_12, Reducted_0_13) @[ChiselLib.scala 42:51]
    node _T_47 = eq(Reducted_0_13, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_0_13 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_48 = dshl(TmpContainer_0_13, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_49 = or(_T_48, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_0_12 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_50 = dshl(TmpContainer_0_12, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_6 = mux(_T_47, _T_49, _T_50) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node Reducted_0_14 = _T_14 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node Reducted_0_15 = _T_15 @[ChiselLib.scala 25:26 ChiselLib.scala 35:27]
    node _T_51 = or(Reducted_0_14, Reducted_0_15) @[ChiselLib.scala 42:51]
    node _T_52 = eq(Reducted_0_15, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_0_15 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_53 = dshl(TmpContainer_0_15, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_54 = or(_T_53, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_0_14 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node _T_55 = dshl(TmpContainer_0_14, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_7 = mux(_T_52, _T_54, _T_55) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node Reducted_1_0 = _T_16 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node Reducted_1_1 = _T_21 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node _T_56 = or(Reducted_1_0, Reducted_1_1) @[ChiselLib.scala 42:51]
    node _T_57 = eq(Reducted_1_1, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_1_1 = bits(_GEN_1, 3, 0) @[ChiselLib.scala 24:30]
    node _T_58 = dshl(TmpContainer_1_1, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_59 = or(_T_58, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_1_0 = bits(_GEN_0, 3, 0) @[ChiselLib.scala 24:30]
    node _T_60 = dshl(TmpContainer_1_0, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_8 = mux(_T_57, _T_59, _T_60) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node Reducted_1_2 = _T_26 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node Reducted_1_3 = _T_31 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node _T_61 = or(Reducted_1_2, Reducted_1_3) @[ChiselLib.scala 42:51]
    node _T_62 = eq(Reducted_1_3, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_1_3 = bits(_GEN_3, 3, 0) @[ChiselLib.scala 24:30]
    node _T_63 = dshl(TmpContainer_1_3, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_64 = or(_T_63, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_1_2 = bits(_GEN_2, 3, 0) @[ChiselLib.scala 24:30]
    node _T_65 = dshl(TmpContainer_1_2, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_9 = mux(_T_62, _T_64, _T_65) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node Reducted_1_4 = _T_36 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node Reducted_1_5 = _T_41 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node _T_66 = or(Reducted_1_4, Reducted_1_5) @[ChiselLib.scala 42:51]
    node _T_67 = eq(Reducted_1_5, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_1_5 = bits(_GEN_5, 3, 0) @[ChiselLib.scala 24:30]
    node _T_68 = dshl(TmpContainer_1_5, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_69 = or(_T_68, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_1_4 = bits(_GEN_4, 3, 0) @[ChiselLib.scala 24:30]
    node _T_70 = dshl(TmpContainer_1_4, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_10 = mux(_T_67, _T_69, _T_70) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node Reducted_1_6 = _T_46 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node Reducted_1_7 = _T_51 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node _T_71 = or(Reducted_1_6, Reducted_1_7) @[ChiselLib.scala 42:51]
    node _T_72 = eq(Reducted_1_7, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_1_7 = bits(_GEN_7, 3, 0) @[ChiselLib.scala 24:30]
    node _T_73 = dshl(TmpContainer_1_7, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_74 = or(_T_73, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_1_6 = bits(_GEN_6, 3, 0) @[ChiselLib.scala 24:30]
    node _T_75 = dshl(TmpContainer_1_6, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_11 = mux(_T_72, _T_74, _T_75) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node Reducted_2_0 = _T_56 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node Reducted_2_1 = _T_61 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node _T_76 = or(Reducted_2_0, Reducted_2_1) @[ChiselLib.scala 42:51]
    node _T_77 = eq(Reducted_2_1, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_2_1 = bits(_GEN_9, 3, 0) @[ChiselLib.scala 24:30]
    node _T_78 = dshl(TmpContainer_2_1, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_79 = or(_T_78, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_2_0 = bits(_GEN_8, 3, 0) @[ChiselLib.scala 24:30]
    node _T_80 = dshl(TmpContainer_2_0, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_12 = mux(_T_77, _T_79, _T_80) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node Reducted_2_2 = _T_66 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node Reducted_2_3 = _T_71 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node _T_81 = or(Reducted_2_2, Reducted_2_3) @[ChiselLib.scala 42:51]
    node _T_82 = eq(Reducted_2_3, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_2_3 = bits(_GEN_11, 3, 0) @[ChiselLib.scala 24:30]
    node _T_83 = dshl(TmpContainer_2_3, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_84 = or(_T_83, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_2_2 = bits(_GEN_10, 3, 0) @[ChiselLib.scala 24:30]
    node _T_85 = dshl(TmpContainer_2_2, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_13 = mux(_T_82, _T_84, _T_85) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node Reducted_3_0 = _T_76 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node Reducted_3_1 = _T_81 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node _T_86 = or(Reducted_3_0, Reducted_3_1) @[ChiselLib.scala 42:51]
    node _T_87 = eq(Reducted_3_1, UInt<1>("h1")) @[ChiselLib.scala 43:42]
    node TmpContainer_3_1 = bits(_GEN_13, 3, 0) @[ChiselLib.scala 24:30]
    node _T_88 = dshl(TmpContainer_3_1, UInt<1>("h1")) @[ChiselLib.scala 44:66]
    node _T_89 = or(_T_88, UInt<4>("h1")) @[ChiselLib.scala 44:72]
    node TmpContainer_3_0 = bits(_GEN_12, 3, 0) @[ChiselLib.scala 24:30]
    node _T_90 = dshl(TmpContainer_3_0, UInt<1>("h1")) @[ChiselLib.scala 47:64]
    node _GEN_14 = mux(_T_87, _T_89, _T_90) @[ChiselLib.scala 43:54 ChiselLib.scala 44:39 ChiselLib.scala 47:39]
    node TmpContainer_4_0 = bits(_GEN_14, 3, 0) @[ChiselLib.scala 24:30]
    node _T_91 = bits(TmpContainer_4_0, 3, 3) @[ChiselLib.scala 53:65]
    node _T_92 = bits(TmpContainer_4_0, 2, 2) @[ChiselLib.scala 53:65]
    node _T_93 = bits(TmpContainer_4_0, 1, 1) @[ChiselLib.scala 53:65]
    node _T_94 = bits(TmpContainer_4_0, 0, 0) @[ChiselLib.scala 53:65]
    node reversedOut_1 = _T_92 @[ChiselLib.scala 51:29 ChiselLib.scala 53:27]
    node reversedOut_0 = _T_91 @[ChiselLib.scala 51:29 ChiselLib.scala 53:27]
    node lo = cat(reversedOut_1, reversedOut_0) @[ChiselLib.scala 55:41]
    node reversedOut_3 = _T_94 @[ChiselLib.scala 51:29 ChiselLib.scala 53:27]
    node reversedOut_2 = _T_93 @[ChiselLib.scala 51:29 ChiselLib.scala 53:27]
    node hi = cat(reversedOut_3, reversedOut_2) @[ChiselLib.scala 55:41]
    node _T_95 = cat(hi, lo) @[ChiselLib.scala 55:41]
    node TmpContainer_1_8 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_1_9 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_1_10 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_1_11 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_1_12 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_1_13 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_1_14 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_1_15 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_2_4 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_2_5 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_2_6 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_2_7 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_2_8 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_2_9 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_2_10 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_2_11 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_2_12 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_2_13 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_2_14 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_2_15 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_3_2 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_3_3 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_3_4 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_3_5 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_3_6 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_3_7 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_3_8 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_3_9 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_3_10 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_3_11 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_3_12 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_3_13 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_3_14 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_3_15 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_1 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_2 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_3 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_4 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_5 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_6 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_7 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_8 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_9 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_10 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_11 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_12 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_13 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_14 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node TmpContainer_4_15 = UInt<4>("h0") @[ChiselLib.scala 24:30 ChiselLib.scala 30:39]
    node Reducted_1_8 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_1_9 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_1_10 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_1_11 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_1_12 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_1_13 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_1_14 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_1_15 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_2_4 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_2_5 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_2_6 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_2_7 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_2_8 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_2_9 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_2_10 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_2_11 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_2_12 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_2_13 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_2_14 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_2_15 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_3_2 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_3_3 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_3_4 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_3_5 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_3_6 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_3_7 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_3_8 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_3_9 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_3_10 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_3_11 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_3_12 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_3_13 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_3_14 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_3_15 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_0 = _T_86 @[ChiselLib.scala 25:26 ChiselLib.scala 42:31]
    node Reducted_4_1 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_2 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_3 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_4 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_5 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_6 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_7 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_8 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_9 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_10 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_11 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_12 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_13 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_14 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    node Reducted_4_15 = UInt<1>("h0") @[ChiselLib.scala 25:26 ChiselLib.scala 28:31]
    io_selectOut <= _T_95 @[ChiselLib.scala 55:21]

  module PriorMux :
    input clock : Clock
    input reset : UInt<1>
    input io_selectIn : UInt<16>
    output io_selectOut : UInt<4>
    output io_selectOutVec : UInt<16>

    inst priorityArbiter of PriorArbiter @[ChiselLib.scala 64:37]
    inst position2binary of Pos2Bin @[ChiselLib.scala 67:37]
    io_selectOut <= position2binary.io_selectOut @[ChiselLib.scala 69:21]
    io_selectOutVec <= priorityArbiter.io_selectOut @[ChiselLib.scala 66:24]
    priorityArbiter.clock <= clock
    priorityArbiter.reset <= reset
    priorityArbiter.io_selectIn <= io_selectIn @[ChiselLib.scala 65:36]
    position2binary.clock <= clock
    position2binary.reset <= reset
    position2binary.io_selectIn <= priorityArbiter.io_selectOut @[ChiselLib.scala 68:36]

  module short2bfloatComb :
    input clock : Clock
    input reset : UInt<1>
    input io_fpuA : UInt<16>
    output io_fpuC : UInt<16>

    inst pMux of PriorMux @[bfpu.scala 817:26]
    node _T = sub(io_fpuA, UInt<1>("h1")) @[bfpu.scala 815:34]
    node _T_1 = tail(_T, 1) @[bfpu.scala 815:34]
    node _T_2 = not(_T_1) @[bfpu.scala 815:25]
    node _T_4 = eq(io_fpuA, UInt<1>("h0")) @[bfpu.scala 831:21]
    node complementary = _T_2 @[bfpu.scala 814:31 bfpu.scala 815:22]
    node _T_7 = bits(complementary, 14, 14) @[bfpu.scala 835:40]
    node _T_22 = asSInt(io_fpuA) @[bfpu.scala 843:26]
    node _T_23 = lt(_T_22, asSInt(UInt<1>("h0"))) @[bfpu.scala 843:32]
    node _T_25 = bits(complementary, 14, 14) @[bfpu.scala 845:44]
    node _T_56 = bits(io_fpuA, 14, 14) @[bfpu.scala 856:38]
    node _GEN_1 = mux(_T_23, _T_25, _T_56) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_29 = mux(_T_4, _T_7, _GEN_1) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_1 = _GEN_29 @[bfpu.scala 816:23]
    node _T_6 = bits(complementary, 15, 15) @[bfpu.scala 835:40]
    node _T_24 = bits(complementary, 15, 15) @[bfpu.scala 845:44]
    node _T_55 = bits(io_fpuA, 15, 15) @[bfpu.scala 856:38]
    node _GEN_0 = mux(_T_23, _T_24, _T_55) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_28 = mux(_T_4, _T_6, _GEN_0) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_0 = _GEN_28 @[bfpu.scala 816:23]
    node lo_lo_lo = cat(muxIn_1, muxIn_0) @[bfpu.scala 826:33]
    node _T_9 = bits(complementary, 12, 12) @[bfpu.scala 835:40]
    node _T_27 = bits(complementary, 12, 12) @[bfpu.scala 845:44]
    node _T_58 = bits(io_fpuA, 12, 12) @[bfpu.scala 856:38]
    node _GEN_3 = mux(_T_23, _T_27, _T_58) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_31 = mux(_T_4, _T_9, _GEN_3) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_3 = _GEN_31 @[bfpu.scala 816:23]
    node _T_8 = bits(complementary, 13, 13) @[bfpu.scala 835:40]
    node _T_26 = bits(complementary, 13, 13) @[bfpu.scala 845:44]
    node _T_57 = bits(io_fpuA, 13, 13) @[bfpu.scala 856:38]
    node _GEN_2 = mux(_T_23, _T_26, _T_57) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_30 = mux(_T_4, _T_8, _GEN_2) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_2 = _GEN_30 @[bfpu.scala 816:23]
    node lo_lo_hi = cat(muxIn_3, muxIn_2) @[bfpu.scala 826:33]
    node lo_lo = cat(lo_lo_hi, lo_lo_lo) @[bfpu.scala 826:33]
    node _T_11 = bits(complementary, 10, 10) @[bfpu.scala 835:40]
    node _T_29 = bits(complementary, 10, 10) @[bfpu.scala 845:44]
    node _T_60 = bits(io_fpuA, 10, 10) @[bfpu.scala 856:38]
    node _GEN_5 = mux(_T_23, _T_29, _T_60) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_33 = mux(_T_4, _T_11, _GEN_5) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_5 = _GEN_33 @[bfpu.scala 816:23]
    node _T_10 = bits(complementary, 11, 11) @[bfpu.scala 835:40]
    node _T_28 = bits(complementary, 11, 11) @[bfpu.scala 845:44]
    node _T_59 = bits(io_fpuA, 11, 11) @[bfpu.scala 856:38]
    node _GEN_4 = mux(_T_23, _T_28, _T_59) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_32 = mux(_T_4, _T_10, _GEN_4) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_4 = _GEN_32 @[bfpu.scala 816:23]
    node lo_hi_lo = cat(muxIn_5, muxIn_4) @[bfpu.scala 826:33]
    node _T_13 = bits(complementary, 8, 8) @[bfpu.scala 835:40]
    node _T_31 = bits(complementary, 8, 8) @[bfpu.scala 845:44]
    node _T_62 = bits(io_fpuA, 8, 8) @[bfpu.scala 856:38]
    node _GEN_7 = mux(_T_23, _T_31, _T_62) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_35 = mux(_T_4, _T_13, _GEN_7) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_7 = _GEN_35 @[bfpu.scala 816:23]
    node _T_12 = bits(complementary, 9, 9) @[bfpu.scala 835:40]
    node _T_30 = bits(complementary, 9, 9) @[bfpu.scala 845:44]
    node _T_61 = bits(io_fpuA, 9, 9) @[bfpu.scala 856:38]
    node _GEN_6 = mux(_T_23, _T_30, _T_61) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_34 = mux(_T_4, _T_12, _GEN_6) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_6 = _GEN_34 @[bfpu.scala 816:23]
    node lo_hi_hi = cat(muxIn_7, muxIn_6) @[bfpu.scala 826:33]
    node lo_hi = cat(lo_hi_hi, lo_hi_lo) @[bfpu.scala 826:33]
    node lo = cat(lo_hi, lo_lo) @[bfpu.scala 826:33]
    node _T_15 = bits(complementary, 6, 6) @[bfpu.scala 835:40]
    node _T_33 = bits(complementary, 6, 6) @[bfpu.scala 845:44]
    node _T_64 = bits(io_fpuA, 6, 6) @[bfpu.scala 856:38]
    node _GEN_9 = mux(_T_23, _T_33, _T_64) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_37 = mux(_T_4, _T_15, _GEN_9) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_9 = _GEN_37 @[bfpu.scala 816:23]
    node _T_14 = bits(complementary, 7, 7) @[bfpu.scala 835:40]
    node _T_32 = bits(complementary, 7, 7) @[bfpu.scala 845:44]
    node _T_63 = bits(io_fpuA, 7, 7) @[bfpu.scala 856:38]
    node _GEN_8 = mux(_T_23, _T_32, _T_63) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_36 = mux(_T_4, _T_14, _GEN_8) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_8 = _GEN_36 @[bfpu.scala 816:23]
    node hi_lo_lo = cat(muxIn_9, muxIn_8) @[bfpu.scala 826:33]
    node _T_17 = bits(complementary, 4, 4) @[bfpu.scala 835:40]
    node _T_35 = bits(complementary, 4, 4) @[bfpu.scala 845:44]
    node _T_66 = bits(io_fpuA, 4, 4) @[bfpu.scala 856:38]
    node _GEN_11 = mux(_T_23, _T_35, _T_66) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_39 = mux(_T_4, _T_17, _GEN_11) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_11 = _GEN_39 @[bfpu.scala 816:23]
    node _T_16 = bits(complementary, 5, 5) @[bfpu.scala 835:40]
    node _T_34 = bits(complementary, 5, 5) @[bfpu.scala 845:44]
    node _T_65 = bits(io_fpuA, 5, 5) @[bfpu.scala 856:38]
    node _GEN_10 = mux(_T_23, _T_34, _T_65) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_38 = mux(_T_4, _T_16, _GEN_10) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_10 = _GEN_38 @[bfpu.scala 816:23]
    node hi_lo_hi = cat(muxIn_11, muxIn_10) @[bfpu.scala 826:33]
    node hi_lo = cat(hi_lo_hi, hi_lo_lo) @[bfpu.scala 826:33]
    node _T_19 = bits(complementary, 2, 2) @[bfpu.scala 835:40]
    node _T_37 = bits(complementary, 2, 2) @[bfpu.scala 845:44]
    node _T_68 = bits(io_fpuA, 2, 2) @[bfpu.scala 856:38]
    node _GEN_13 = mux(_T_23, _T_37, _T_68) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_41 = mux(_T_4, _T_19, _GEN_13) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_13 = _GEN_41 @[bfpu.scala 816:23]
    node _T_18 = bits(complementary, 3, 3) @[bfpu.scala 835:40]
    node _T_36 = bits(complementary, 3, 3) @[bfpu.scala 845:44]
    node _T_67 = bits(io_fpuA, 3, 3) @[bfpu.scala 856:38]
    node _GEN_12 = mux(_T_23, _T_36, _T_67) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_40 = mux(_T_4, _T_18, _GEN_12) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_12 = _GEN_40 @[bfpu.scala 816:23]
    node hi_hi_lo = cat(muxIn_13, muxIn_12) @[bfpu.scala 826:33]
    node _T_21 = bits(complementary, 0, 0) @[bfpu.scala 835:40]
    node _T_39 = bits(complementary, 0, 0) @[bfpu.scala 845:44]
    node _T_70 = bits(io_fpuA, 0, 0) @[bfpu.scala 856:38]
    node _GEN_15 = mux(_T_23, _T_39, _T_70) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_43 = mux(_T_4, _T_21, _GEN_15) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_15 = _GEN_43 @[bfpu.scala 816:23]
    node _T_20 = bits(complementary, 1, 1) @[bfpu.scala 835:40]
    node _T_38 = bits(complementary, 1, 1) @[bfpu.scala 845:44]
    node _T_69 = bits(io_fpuA, 1, 1) @[bfpu.scala 856:38]
    node _GEN_14 = mux(_T_23, _T_38, _T_69) @[bfpu.scala 843:37 bfpu.scala 845:29 bfpu.scala 856:29]
    node _GEN_42 = mux(_T_4, _T_20, _GEN_14) @[bfpu.scala 831:28 bfpu.scala 835:25]
    node muxIn_14 = _GEN_42 @[bfpu.scala 816:23]
    node hi_hi_hi = cat(muxIn_15, muxIn_14) @[bfpu.scala 826:33]
    node hi_hi = cat(hi_hi_hi, hi_hi_lo) @[bfpu.scala 826:33]
    node hi = cat(hi_hi, hi_lo) @[bfpu.scala 826:33]
    node _T_3 = cat(hi, lo) @[bfpu.scala 826:33]
    node hi_1 = cat(UInt<1>("h0"), UInt<8>("h0")) @[Cat.scala 30:58]
    node _T_5 = cat(hi_1, UInt<23>("h0")) @[Cat.scala 30:58]
    node chosen = pMux.io_selectOut @[bfpu.scala 819:24 bfpu.scala 827:15]
    node _T_40 = add(chosen, UInt<1>("h1")) @[bfpu.scala 847:50]
    node _T_41 = tail(_T_40, 1) @[bfpu.scala 847:50]
    node _T_42 = dshl(complementary, _T_41) @[bfpu.scala 847:41]
    node _T_71 = add(chosen, UInt<1>("h1")) @[bfpu.scala 858:44]
    node _T_72 = tail(_T_71, 1) @[bfpu.scala 858:44]
    node _T_73 = dshl(io_fpuA, _T_72) @[bfpu.scala 858:35]
    node _GEN_16 = mux(_T_23, _T_42, _T_73) @[bfpu.scala 843:37 bfpu.scala 847:24 bfpu.scala 858:24]
    node _GEN_27 = mux(_T_4, UInt<1>("h0"), _GEN_16) @[bfpu.scala 831:28 bfpu.scala 833:20]
    node maskVec = bits(_GEN_27, 15, 0) @[bfpu.scala 821:25]
    node _T_43 = bits(maskVec, 9, 9) @[bfpu.scala 849:37]
    node _T_44 = bits(maskVec, 10, 10) @[bfpu.scala 849:37]
    node _T_45 = bits(maskVec, 11, 11) @[bfpu.scala 849:37]
    node _T_46 = bits(maskVec, 12, 12) @[bfpu.scala 849:37]
    node _T_47 = bits(maskVec, 13, 13) @[bfpu.scala 849:37]
    node _T_48 = bits(maskVec, 14, 14) @[bfpu.scala 849:37]
    node _T_49 = bits(maskVec, 15, 15) @[bfpu.scala 849:37]
    node _T_50 = add(UInt<8>("h7f"), UInt<8>("hf")) @[bfpu.scala 851:36]
    node _T_51 = tail(_T_50, 1) @[bfpu.scala 851:36]
    node _T_52 = sub(_T_51, chosen) @[bfpu.scala 851:46]
    node _T_53 = tail(_T_52, 1) @[bfpu.scala 851:46]
    node _T_76 = bits(maskVec, 11, 11) @[bfpu.scala 860:37]
    node _GEN_19 = mux(_T_23, _T_45, _T_76) @[bfpu.scala 843:37 bfpu.scala 849:28 bfpu.scala 860:28]
    node _GEN_46 = mux(_T_4, UInt<1>("h0"), _GEN_19) @[bfpu.scala 831:28 bfpu.scala 838:24]
    node tail_2 = _GEN_46 @[bfpu.scala 823:22]
    node _T_75 = bits(maskVec, 10, 10) @[bfpu.scala 860:37]
    node _GEN_18 = mux(_T_23, _T_44, _T_75) @[bfpu.scala 843:37 bfpu.scala 849:28 bfpu.scala 860:28]
    node _GEN_45 = mux(_T_4, UInt<1>("h0"), _GEN_18) @[bfpu.scala 831:28 bfpu.scala 838:24]
    node tail_1 = _GEN_45 @[bfpu.scala 823:22]
    node lo_hi_1 = cat(tail_2, tail_1) @[bfpu.scala 852:52]
    node _T_74 = bits(maskVec, 9, 9) @[bfpu.scala 860:37]
    node _GEN_17 = mux(_T_23, _T_43, _T_74) @[bfpu.scala 843:37 bfpu.scala 849:28 bfpu.scala 860:28]
    node _GEN_44 = mux(_T_4, UInt<1>("h0"), _GEN_17) @[bfpu.scala 831:28 bfpu.scala 838:24]
    node tail_0 = _GEN_44 @[bfpu.scala 823:22]
    node lo_1 = cat(lo_hi_1, tail_0) @[bfpu.scala 852:52]
    node _T_78 = bits(maskVec, 13, 13) @[bfpu.scala 860:37]
    node _GEN_21 = mux(_T_23, _T_47, _T_78) @[bfpu.scala 843:37 bfpu.scala 849:28 bfpu.scala 860:28]
    node _GEN_48 = mux(_T_4, UInt<1>("h0"), _GEN_21) @[bfpu.scala 831:28 bfpu.scala 838:24]
    node tail_4 = _GEN_48 @[bfpu.scala 823:22]
    node _T_77 = bits(maskVec, 12, 12) @[bfpu.scala 860:37]
    node _GEN_20 = mux(_T_23, _T_46, _T_77) @[bfpu.scala 843:37 bfpu.scala 849:28 bfpu.scala 860:28]
    node _GEN_47 = mux(_T_4, UInt<1>("h0"), _GEN_20) @[bfpu.scala 831:28 bfpu.scala 838:24]
    node tail_3 = _GEN_47 @[bfpu.scala 823:22]
    node hi_lo_1 = cat(tail_4, tail_3) @[bfpu.scala 852:52]
    node _T_80 = bits(maskVec, 15, 15) @[bfpu.scala 860:37]
    node _GEN_23 = mux(_T_23, _T_49, _T_80) @[bfpu.scala 843:37 bfpu.scala 849:28 bfpu.scala 860:28]
    node _GEN_50 = mux(_T_4, UInt<1>("h0"), _GEN_23) @[bfpu.scala 831:28 bfpu.scala 838:24]
    node tail_6 = _GEN_50 @[bfpu.scala 823:22]
    node _T_79 = bits(maskVec, 14, 14) @[bfpu.scala 860:37]
    node _GEN_22 = mux(_T_23, _T_48, _T_79) @[bfpu.scala 843:37 bfpu.scala 849:28 bfpu.scala 860:28]
    node _GEN_49 = mux(_T_4, UInt<1>("h0"), _GEN_22) @[bfpu.scala 831:28 bfpu.scala 838:24]
    node tail_5 = _GEN_49 @[bfpu.scala 823:22]
    node hi_hi_1 = cat(tail_6, tail_5) @[bfpu.scala 852:52]
    node hi_2 = cat(hi_hi_1, hi_lo_1) @[bfpu.scala 852:52]
    node lo_2 = cat(hi_2, lo_1) @[bfpu.scala 852:52]
    node _lo_T = add(UInt<8>("h7f"), UInt<8>("hf")) @[bfpu.scala 862:36]
    node _lo_T_1 = tail(_lo_T, 1) @[bfpu.scala 862:36]
    node _lo_T_2 = sub(_lo_T_1, chosen) @[bfpu.scala 862:46]
    node _lo_T_3 = tail(_lo_T_2, 1) @[bfpu.scala 862:46]
    node _GEN_24 = mux(_T_23, _T_53, _lo_T_3) @[bfpu.scala 843:37 bfpu.scala 851:24 bfpu.scala 862:24]
    node _GEN_51 = mux(_T_4, UInt<1>("h0"), _GEN_24) @[bfpu.scala 831:28 bfpu.scala 840:20]
    node expBits = _GEN_51 @[bfpu.scala 824:25]
    node hi_3 = cat(UInt<1>("h1"), expBits) @[Cat.scala 30:58]
    node _T_54 = cat(hi_3, lo_2) @[Cat.scala 30:58]
    node lo_hi_2 = cat(tail_2, tail_1) @[bfpu.scala 863:52]
    node lo_3 = cat(lo_hi_2, tail_0) @[bfpu.scala 863:52]
    node hi_lo_2 = cat(tail_4, tail_3) @[bfpu.scala 863:52]
    node hi_hi_2 = cat(tail_6, tail_5) @[bfpu.scala 863:52]
    node hi_4 = cat(hi_hi_2, hi_lo_2) @[bfpu.scala 863:52]
    node lo_4 = cat(hi_4, lo_3) @[bfpu.scala 863:52]
    node hi_5 = cat(UInt<1>("h0"), expBits) @[Cat.scala 30:58]
    node _T_81 = cat(hi_5, lo_4) @[Cat.scala 30:58]
    node _GEN_25 = mux(_T_23, _T_54, _T_81) @[bfpu.scala 843:37 bfpu.scala 852:24 bfpu.scala 863:24]
    node _GEN_26 = mux(_T_4, _T_5, _GEN_25) @[bfpu.scala 831:28 bfpu.scala 832:20]
    io_fpuC <= bits(_GEN_26, 15, 0)
    pMux.clock <= clock
    pMux.reset <= reset
    pMux.io_selectIn <= _T_3 @[bfpu.scala 826:25]
