{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643843009320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643843009322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  2 18:03:29 2022 " "Processing started: Wed Feb  2 18:03:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643843009322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643843009322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC -c PC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC -c PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643843009323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1643843009953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Behavior " "Found design unit 1: pc-Behavior" {  } { { "pc.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643843010843 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643843010843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643843010843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-Behavior " "Found design unit 1: register32-Behavior" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/register32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643843010868 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643843010868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643843010868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-Behavior " "Found design unit 1: add-Behavior" {  } { { "add.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/add.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643843010937 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/add.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643843010937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643843010937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-Behavior " "Found design unit 1: mux2to1-Behavior" {  } { { "mux2to1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/mux2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643843010976 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643843010976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643843010976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pc " "Elaborating entity \"pc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1643843011174 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "add_out pc.vhd(43) " "VHDL Signal Declaration warning at pc.vhd(43): used implicit default value for signal \"add_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pc.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1643843011177 "|pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:add0 " "Elaborating entity \"add\" for hierarchy \"add:add0\"" {  } { { "pc.vhd" "add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643843011267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux0 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux0\"" {  } { { "pc.vhd" "mux0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643843011272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 register32:reg0 " "Elaborating entity \"register32\" for hierarchy \"register32:reg0\"" {  } { { "pc.vhd" "reg0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643843011275 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011475 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011475 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011476 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011477 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011477 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011477 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011477 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011477 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011477 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011477 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011477 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011477 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011477 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011477 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011477 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011477 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "add:add0 B Input Output " "Port direction mismatch for entity \"add:add0\" at port \"B\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "pc.vhd" "add:add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab2/PC/pc.vhd" 49 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1643843011477 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1643843011622 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 32 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 32 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "896 " "Peak virtual memory: 896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643843012318 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb  2 18:03:32 2022 " "Processing ended: Wed Feb  2 18:03:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643843012318 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643843012318 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643843012318 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643843012318 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 34 s 2 s " "Quartus II Full Compilation was unsuccessful. 34 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643843013162 ""}
