Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e4379ef2a9e24a98bc83449959fbd110 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tp_fsm_behav xil_defaultlib.tb_tp_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/hicha/OneDrive/Bureau/TP3/tb_tp_fsm.vhd:17]
ERROR: [VRFC 10-3667] range extends beyond constraint of type 'positive' [C:/Users/hicha/OneDrive/Bureau/TP3/tp_fsm.vhd:29]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_tp_fsm in library work failed.
