
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o FINALPROJECT_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui FINALPROJECT_impl_1.udb 
// Netlist created on Sat Dec  2 15:12:12 2023
// Netlist written on Sat Dec  2 15:12:16 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( rgb, VSYNC, HSYNC, output_freq, clk );
  input  clk;
  output [5:0] rgb;
  output VSYNC, HSYNC, output_freq;
  wire   \gravity_1.birdpos_9__N_116[17] , \gravity_1.birdpos_9__N_116[16] , 
         \gravity_1.n4627 , \birdpos[9] , \gravity_1.n2270 , \birdpos[8] , 
         VSYNC_c, \gravity_1.birdpos_9__N_116[15] , 
         \gravity_1.birdpos_9__N_116[14] , \gravity_1.n4624 , 
         \gravity_1.dt[19] , \birdpos[7] , \gravity_1.n2268 , 
         \gravity_1.dt[18] , \birdpos[6] , \gravity_1.birdpos_9__N_116[13] , 
         \gravity_1.birdpos_9__N_116[12] , \gravity_1.n4621 , 
         \gravity_1.dt[17] , \birdpos[5] , \gravity_1.n2266 , 
         \gravity_1.dt[16] , \birdpos[4] , \gravity_1.velocity_15__N_126[15] , 
         \gravity_1.velocity_15__N_126[14] , \gravity_1.n4486 , 
         \gravity_1.velocity[15] , \gravity_1.n2346 , \gravity_1.velocity[14] , 
         \gravity_1.velocity_5__N_157 , \gravity_1.velocity_5__N_158 , 
         \gravity_1.birdpos_9__N_116[11] , \gravity_1.birdpos_9__N_116[10] , 
         \gravity_1.n4618 , \gravity_1.dt[15] , \birdpos[3] , 
         \gravity_1.n2264 , \gravity_1.dt[14] , \birdpos[2] , 
         \gravity_1.velocity_15__N_126[13] , 
         \gravity_1.velocity_15__N_126[12] , \gravity_1.n4483 , 
         \gravity_1.velocity[13] , \gravity_1.n2344 , \gravity_1.velocity[12] , 
         \gravity_1.birdpos_9__N_116[9] , \gravity_1.birdpos_9__N_116[8] , 
         \gravity_1.n4615 , \gravity_1.dt[13] , \birdpos[1] , 
         \gravity_1.n2262 , \gravity_1.dt[12] , \birdpos[0] , 
         \gravity_1.velocity_15__N_126[11] , 
         \gravity_1.velocity_15__N_126[10] , \gravity_1.n4480 , 
         \gravity_1.velocity[11] , \gravity_1.n2342 , \gravity_1.velocity[10] , 
         \gravity_1.velocity_15__N_126[9] , \gravity_1.velocity_15__N_126[8] , 
         \gravity_1.n4477 , \gravity_1.velocity[9] , \gravity_1.n2340 , 
         \gravity_1.velocity[8] , \gravity_1.birdpos_9__N_116[7] , 
         \gravity_1.birdpos_9__N_116[6] , \gravity_1.n4612 , 
         \gravity_1.dt[11] , \gravity_1.pos[11] , \gravity_1.n2260 , 
         \gravity_1.dt[10] , \gravity_1.pos[10] , 
         \gravity_1.birdpos_9__N_116[5] , \gravity_1.n4609 , \gravity_1.dt[9] , 
         \gravity_1.pos[9] , \gravity_1.velocity_15__N_126[7] , 
         \gravity_1.velocity_15__N_126[6] , \gravity_1.n4474 , 
         \gravity_1.velocity[7] , \gravity_1.n2338 , \gravity_1.velocity[6] , 
         \gravity_1.velocity_15__N_126[5] , \gravity_1.n4471 , 
         \gravity_1.velocity[5] , VCC_net, \vga_1.row_9__N_1[9] , 
         \vga_1.n4681 , \vga_1.n2303 , \row[9] , \vga_1.column_0__N_49 , 
         vga_clk, \vga_1.row_9__N_1[8] , \vga_1.row_9__N_1[7] , \vga_1.n4678 , 
         \row[8] , \vga_1.n2301 , \row[7] , \vga_1.row_9__N_1[6] , 
         \vga_1.row_9__N_1[5] , \vga_1.n4675 , \row[6] , \vga_1.n2299 , 
         \row[5] , \vga_1.row_9__N_1[4] , \vga_1.row_9__N_1[3] , \vga_1.n4672 , 
         \row[4] , \vga_1.n2297 , \row[3] , \vga_1.row_9__N_1[2] , 
         \vga_1.row_9__N_1[1] , \vga_1.n4669 , \row[2] , \vga_1.n2295 , 
         \row[1] , \vga_1.row_9__N_1[0] , \vga_1.n4603 , \vga_1.row[0]_2 , 
         \vga_1.column_9__N_21[9] , \vga_1.n4642 , \vga_1.n2324 , \column[9] , 
         \vga_1.column_0__N_50 , \vga_1.column_9__N_21[8] , 
         \vga_1.column_9__N_21[7] , \vga_1.n4639 , \column[8] , \vga_1.n2322 , 
         \column[7] , \vga_1.column_9__N_21[6] , \vga_1.column_9__N_21[5] , 
         \vga_1.n4636 , \column[6] , \vga_1.n2320 , \column[5] , 
         \vga_1.column_9__N_21[4] , \vga_1.column_9__N_21[3] , \vga_1.n4633 , 
         \column[4] , \vga_1.n2318 , \column[3] , \vga_1.column_9__N_21[2] , 
         \vga_1.column_9__N_21[1] , \vga_1.n4630 , \column[2] , \vga_1.n2316 , 
         \column[1] , \vga_1.column_9__N_21[0] , \vga_1.n4591 , \column[0] , 
         \pattern_gen_1.n4576 , \pattern_gen_1.n52[0] , \pattern_gen_1.n2250 , 
         \pattern_gen_1.n4540 , \towerypos[9] , \pattern_gen_1.n2246 , 
         \towerypos[8] , \pattern_gen_1.n52_adj_232[7] , 
         \pattern_gen_1.n52_adj_232[8] , \pattern_gen_1.n4537 , \towerypos[7] , 
         \pattern_gen_1.n2244 , \towerypos[6] , \pattern_gen_1.n52_adj_232[5] , 
         \pattern_gen_1.n52_adj_232[6] , \pattern_gen_1.n4534 , \towerypos[5] , 
         \pattern_gen_1.n2242 , \towerypos[4] , \pattern_gen_1.n52_adj_232[3] , 
         \pattern_gen_1.n52_adj_232[4] , \pattern_gen_1.n4531 , \towerypos[3] , 
         \pattern_gen_1.n2240 , \towerypos[2] , \pattern_gen_1.n52_adj_232[1] , 
         \pattern_gen_1.n52_adj_232[2] , \pattern_gen_1.n4573 , 
         \pattern_gen_1.n2335 , n10, \pattern_gen_1.n52_adj_233[8] , 
         \pattern_gen_1.cout , \pattern_gen_1.n4567 , n19, 
         \pattern_gen_1.n52_adj_233[7] , \pattern_gen_1.n2333 , n15, 
         \pattern_gen_1.n52_adj_233[6] , \pattern_gen_1.n4561 , 
         \pattern_gen_1.n1_2[6] , \pattern_gen_1.n52_adj_233[5] , 
         \pattern_gen_1.n2331 , n11, \pattern_gen_1.n52_adj_233[4] , 
         \pattern_gen_1.n4555 , n9, \pattern_gen_1.n52_adj_233[3] , 
         \pattern_gen_1.n2329 , n14, \pattern_gen_1.n52_adj_233[2] , 
         \pattern_gen_1.n4546 , n6, \pattern_gen_1.n52_adj_233[1] , 
         \pattern_gen_1.n2327 , n2, \pattern_gen_1.n52_adj_233[0] , 
         \pattern_gen_1.n4588 , \pattern_gen_1.n2256 , \pattern_gen_1.n52[7] , 
         \pattern_gen_1.n52[8] , \pattern_gen_1.n4543 , n1, 
         \pattern_gen_1.n4528 , \towerypos[1] , \pattern_gen_1.n52_adj_232[0] , 
         \pattern_gen_1.n4585 , \pattern_gen_1.n2254 , \pattern_gen_1.n52[5] , 
         \pattern_gen_1.n52[6] , \pattern_gen_1.n4582 , \pattern_gen_1.n2252 , 
         \pattern_gen_1.n52[3] , \pattern_gen_1.n52[4] , \pattern_gen_1.n4570 , 
         \towerxpos[9] , \pattern_gen_1.n2312 , \towerxpos[8] , 
         \pattern_gen_1.n4564 , \towerxpos[7] , \pattern_gen_1.n2310 , 
         \towerxpos[6] , \pattern_gen_1.n4558 , \towerxpos[5] , 
         \pattern_gen_1.n2308 , \towerxpos[4] , \pattern_gen_1.n4552 , 
         \towerxpos[3] , \pattern_gen_1.n2306 , \towerxpos[2] , 
         \pattern_gen_1.n4549 , \towerxpos[1] , \pattern_gen_1.n4579 , 
         \pattern_gen_1.n52[1] , \pattern_gen_1.n52[2] , \tower_1.n4525 , 
         \tower_1.n2361 , \tower_1.n457 , \tower_1.n619[8] , \tower_1.n4519 , 
         \tower_1.n458 , \tower_1.n2359 , \tower_1.n459 , \tower_1.n619[6] , 
         \tower_1.n619[7] , \tower_1.n4513 , \tower_1.n460 , \tower_1.n2357 , 
         \tower_1.n461 , \tower_1.n619[4] , \tower_1.n619[5] , 
         \tower_1.towerypos_0__N_115[8] , \tower_1.towerypos_0__N_115[7] , 
         \tower_1.n4648 , \tower_1.counter[8] , \tower_1.towerxpos_1__N_68 , 
         \tower_1.n2235 , \tower_1.counter[7] , \tower_1.n2237 , 
         \tower_1.towerypos_0__N_115[0] , \tower_1.n4597 , \towerypos[0] , 
         \tower_1.n2229 , \tower_1.n4495 , \tower_1.counter[3] , 
         \tower_1.n619[3] , \tower_1.n4507 , \tower_1.n2354 , 
         \tower_1.counter[9] , \tower_1.n445[9] , \tower_1.n4504 , 
         \tower_1.n2352 , \tower_1.n445[7] , \tower_1.n445[8] , 
         \tower_1.n4501 , \tower_1.counter[6] , \tower_1.n2350 , 
         \tower_1.counter[5] , \tower_1.n445[5] , \tower_1.n445[6] , 
         \tower_1.n4522 , \tower_1.towerypos_8__N_77 , 
         \tower_1.towerypos_9__N_71[8] , \tower_1.n4516 , 
         \tower_1.towerypos_9__N_71[7] , \tower_1.towerypos_6__N_88 , 
         \tower_1.towerypos_9__N_71[6] , \tower_1.towerypos_0__N_115[6] , 
         \tower_1.towerypos_0__N_115[5] , \tower_1.n4645 , \tower_1.n2233 , 
         \tower_1.n4498 , \tower_1.counter[4] , \tower_1.n445[4] , 
         \tower_1.n4510 , \tower_1.towerypos_9__N_71[5] , 
         \tower_1.towerypos_4__N_100 , \tower_1.towerypos_9__N_71[4] , 
         \tower_1.n4492 , \tower_1.towerypos_9__N_71[3] , 
         \tower_1.towerypos_2__N_110 , \tower_1.counter[2] , \tower_1.n4489 , 
         \tower_1.counter[1] , \tower_1.towerypos_0__N_115[4] , 
         \tower_1.towerypos_0__N_115[3] , \tower_1.n4606 , \tower_1.n2231 , 
         \tower_1.towerxpos_9__N_51[9] , \tower_1.towerxpos_9__N_51[8] , 
         \tower_1.n4666 , \tower_1.n2282 , \tower_1.towerxpos_9__N_51[7] , 
         \tower_1.towerxpos_9__N_51[6] , \tower_1.n4663 , \tower_1.n2280 , 
         \tower_1.towerxpos_9__N_51[5] , \tower_1.towerxpos_9__N_51[4] , 
         \tower_1.n4660 , \tower_1.n2278 , \tower_1.towerxpos_9__N_51[3] , 
         \tower_1.towerxpos_9__N_51[2] , \tower_1.n4657 , \tower_1.n2276 , 
         \tower_1.towerypos_0__N_115[9] , \tower_1.n4651 , 
         \tower_1.towerypos_0__N_115[2] , \tower_1.towerypos_0__N_115[1] , 
         \tower_1.n4600 , \tower_1.towerxpos_9__N_51[1] , \tower_1.n4654 , 
         \gravity_1.velocity[15].sig_000.FeedThruLUT , 
         \gravity_1.velocity[13].sig_002.FeedThruLUT , 
         \gravity_1.velocity[14].sig_001.FeedThruLUT , 
         \gravity_1.velocity[11].sig_004.FeedThruLUT , 
         \gravity_1.velocity[12].sig_003.FeedThruLUT , 
         \gravity_1.velocity[9].sig_006.FeedThruLUT , 
         \gravity_1.velocity[10].sig_005.FeedThruLUT , 
         \gravity_1.velocity[7].sig_008.FeedThruLUT , 
         \gravity_1.velocity[8].sig_007.FeedThruLUT , 
         \gravity_1.velocity[5].sig_010.FeedThruLUT , 
         \gravity_1.velocity[6].sig_009.FeedThruLUT , \vga_1.valid_N_173 , 
         \vga_1.valid_N_174 , valid, \pattern_gen_1.n18_adj_231 , 
         \pattern_gen_1.n54 , \pattern_gen_1.n18 , \pattern_gen_1.n55 , 
         \tower_1.n6 , \tower_1.n1702 , \tower_1.n467 , \gravity_1.n8 , 
         \gravity_1.n7 , \gravity_1.n7_adj_238 , \gravity_1.n8_adj_237 , 
         \gravity_1.n6 , \gravity_1.n2814 , \gravity_1.n8_adj_239 , 
         \vga_1.n16 , \vga_1.n18 , \vga_1.n14_c , \vga_1.n12 , \vga_1.n7 , 
         \vga_1.n8_c , n8, \pattern_gen_1.n2797 , \vga_1.n17 , 
         \vga_1.HSYNC_c_N_168 , \pattern_gen_1.n4 , \pattern_gen_1.n6_c , 
         \pattern_gen_1.n8_c , \pattern_gen_1.n10_c , \pattern_gen_1.n12 , 
         \pattern_gen_1.n14_c , \pattern_gen_1.n16 , 
         \pattern_gen_1.n6_adj_181 , \pattern_gen_1.n8_adj_182 , 
         \pattern_gen_1.n10_adj_187 , \pattern_gen_1.n12_adj_188 , 
         \pattern_gen_1.n14_adj_189 , \pattern_gen_1.n16_adj_196 , 
         \pattern_gen_1.n18_adj_197 , \pattern_gen_1.n20 , 
         \pattern_gen_1.n4_adj_200 , \pattern_gen_1.n6_adj_201 , 
         \pattern_gen_1.n8_adj_202 , \pattern_gen_1.n10_adj_203 , 
         \pattern_gen_1.n12_adj_204 , \pattern_gen_1.n14_adj_205 , 
         \pattern_gen_1.n16_adj_206 , \pattern_gen_1.n18_adj_222 , 
         \pattern_gen_1.n4_adj_207 , \pattern_gen_1.n6_adj_209 , 
         \pattern_gen_1.n8_adj_211 , \pattern_gen_1.n10_adj_213 , 
         \pattern_gen_1.n12_adj_215 , \pattern_gen_1.n14_adj_217 , 
         \pattern_gen_1.n16_adj_219 , \pattern_gen_1.n18_adj_220 , 
         \pattern_gen_1.n17 , \pattern_gen_1.n4_adj_223 , 
         \pattern_gen_1.rgb_c_0_N_172 , \pattern_gen_1.n4_adj_224 , 
         \pattern_gen_1.n6_adj_225 , \pattern_gen_1.n8_adj_226 , 
         \pattern_gen_1.n10_adj_227 , \pattern_gen_1.n12_adj_228 , 
         \pattern_gen_1.n14_adj_229 , \pattern_gen_1.n16_adj_230 , n1233, 
         n1255, \pattern_gen_1.n1235 , \pattern_gen_1.rgb_c_0_N_170 , 
         \pattern_gen_1.rgb_c_0_N_171 , rgb_c_0, \tower_1.n1714 , \tower_1.n5 , 
         \vga_1.n3104 , \vga_1.VSYNC_c_N_169 , \vga_1.n7_adj_234 , HSYNC_c, 
         clk_c, \mypll_1.lscc_pll_inst.feedback_w , output_freq_c;

  gravity_1_SLICE_0 \gravity_1.SLICE_0 ( 
    .DI1(\gravity_1.birdpos_9__N_116[17] ), 
    .DI0(\gravity_1.birdpos_9__N_116[16] ), .D1(\gravity_1.n4627 ), 
    .B1(\birdpos[9] ), .D0(\gravity_1.n2270 ), .B0(\birdpos[8] ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n2270 ), .CIN1(\gravity_1.n4627 ), 
    .Q0(\birdpos[8] ), .Q1(\birdpos[9] ), 
    .F0(\gravity_1.birdpos_9__N_116[16] ), 
    .F1(\gravity_1.birdpos_9__N_116[17] ), .COUT0(\gravity_1.n4627 ));
  gravity_1_SLICE_1 \gravity_1.SLICE_1 ( 
    .DI1(\gravity_1.birdpos_9__N_116[15] ), 
    .DI0(\gravity_1.birdpos_9__N_116[14] ), .D1(\gravity_1.n4624 ), 
    .C1(\gravity_1.dt[19] ), .B1(\birdpos[7] ), .D0(\gravity_1.n2268 ), 
    .C0(\gravity_1.dt[18] ), .B0(\birdpos[6] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2268 ), .CIN1(\gravity_1.n4624 ), .Q0(\birdpos[6] ), 
    .Q1(\birdpos[7] ), .F0(\gravity_1.birdpos_9__N_116[14] ), 
    .F1(\gravity_1.birdpos_9__N_116[15] ), .COUT1(\gravity_1.n2270 ), 
    .COUT0(\gravity_1.n4624 ));
  gravity_1_SLICE_2 \gravity_1.SLICE_2 ( 
    .DI1(\gravity_1.birdpos_9__N_116[13] ), 
    .DI0(\gravity_1.birdpos_9__N_116[12] ), .D1(\gravity_1.n4621 ), 
    .C1(\gravity_1.dt[17] ), .B1(\birdpos[5] ), .D0(\gravity_1.n2266 ), 
    .C0(\gravity_1.dt[16] ), .B0(\birdpos[4] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2266 ), .CIN1(\gravity_1.n4621 ), .Q0(\birdpos[4] ), 
    .Q1(\birdpos[5] ), .F0(\gravity_1.birdpos_9__N_116[12] ), 
    .F1(\gravity_1.birdpos_9__N_116[13] ), .COUT1(\gravity_1.n2268 ), 
    .COUT0(\gravity_1.n4621 ));
  gravity_1_SLICE_3 \gravity_1.SLICE_3 ( 
    .DI1(\gravity_1.velocity_15__N_126[15] ), 
    .DI0(\gravity_1.velocity_15__N_126[14] ), .D1(\gravity_1.n4486 ), 
    .C1(\gravity_1.velocity[15] ), .D0(\gravity_1.n2346 ), 
    .C0(\gravity_1.velocity[14] ), .CE(\gravity_1.velocity_5__N_157 ), 
    .LSR(\gravity_1.velocity_5__N_158 ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2346 ), .CIN1(\gravity_1.n4486 ), 
    .Q0(\gravity_1.velocity[14] ), .Q1(\gravity_1.velocity[15] ), 
    .F0(\gravity_1.velocity_15__N_126[14] ), 
    .F1(\gravity_1.velocity_15__N_126[15] ), .COUT0(\gravity_1.n4486 ));
  gravity_1_SLICE_4 \gravity_1.SLICE_4 ( 
    .DI1(\gravity_1.birdpos_9__N_116[11] ), 
    .DI0(\gravity_1.birdpos_9__N_116[10] ), .D1(\gravity_1.n4618 ), 
    .C1(\gravity_1.dt[15] ), .B1(\birdpos[3] ), .D0(\gravity_1.n2264 ), 
    .C0(\gravity_1.dt[14] ), .B0(\birdpos[2] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2264 ), .CIN1(\gravity_1.n4618 ), .Q0(\birdpos[2] ), 
    .Q1(\birdpos[3] ), .F0(\gravity_1.birdpos_9__N_116[10] ), 
    .F1(\gravity_1.birdpos_9__N_116[11] ), .COUT1(\gravity_1.n2266 ), 
    .COUT0(\gravity_1.n4618 ));
  gravity_1_SLICE_5 \gravity_1.SLICE_5 ( 
    .DI1(\gravity_1.velocity_15__N_126[13] ), 
    .DI0(\gravity_1.velocity_15__N_126[12] ), .D1(\gravity_1.n4483 ), 
    .C1(\gravity_1.velocity[13] ), .D0(\gravity_1.n2344 ), 
    .C0(\gravity_1.velocity[12] ), .CE(\gravity_1.velocity_5__N_157 ), 
    .LSR(\gravity_1.velocity_5__N_158 ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2344 ), .CIN1(\gravity_1.n4483 ), 
    .Q0(\gravity_1.velocity[12] ), .Q1(\gravity_1.velocity[13] ), 
    .F0(\gravity_1.velocity_15__N_126[12] ), 
    .F1(\gravity_1.velocity_15__N_126[13] ), .COUT1(\gravity_1.n2346 ), 
    .COUT0(\gravity_1.n4483 ));
  gravity_1_SLICE_6 \gravity_1.SLICE_6 ( .DI1(\gravity_1.birdpos_9__N_116[9] ), 
    .DI0(\gravity_1.birdpos_9__N_116[8] ), .D1(\gravity_1.n4615 ), 
    .C1(\gravity_1.dt[13] ), .B1(\birdpos[1] ), .D0(\gravity_1.n2262 ), 
    .C0(\gravity_1.dt[12] ), .B0(\birdpos[0] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2262 ), .CIN1(\gravity_1.n4615 ), .Q0(\birdpos[0] ), 
    .Q1(\birdpos[1] ), .F0(\gravity_1.birdpos_9__N_116[8] ), 
    .F1(\gravity_1.birdpos_9__N_116[9] ), .COUT1(\gravity_1.n2264 ), 
    .COUT0(\gravity_1.n4615 ));
  gravity_1_SLICE_7 \gravity_1.SLICE_7 ( 
    .DI1(\gravity_1.velocity_15__N_126[11] ), 
    .DI0(\gravity_1.velocity_15__N_126[10] ), .D1(\gravity_1.n4480 ), 
    .C1(\gravity_1.velocity[11] ), .D0(\gravity_1.n2342 ), 
    .C0(\gravity_1.velocity[10] ), .CE(\gravity_1.velocity_5__N_157 ), 
    .LSR(\gravity_1.velocity_5__N_158 ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2342 ), .CIN1(\gravity_1.n4480 ), 
    .Q0(\gravity_1.velocity[10] ), .Q1(\gravity_1.velocity[11] ), 
    .F0(\gravity_1.velocity_15__N_126[10] ), 
    .F1(\gravity_1.velocity_15__N_126[11] ), .COUT1(\gravity_1.n2344 ), 
    .COUT0(\gravity_1.n4480 ));
  gravity_1_SLICE_8 \gravity_1.SLICE_8 ( 
    .DI1(\gravity_1.velocity_15__N_126[9] ), 
    .DI0(\gravity_1.velocity_15__N_126[8] ), .D1(\gravity_1.n4477 ), 
    .C1(\gravity_1.velocity[9] ), .D0(\gravity_1.n2340 ), 
    .C0(\gravity_1.velocity[8] ), .CE(\gravity_1.velocity_5__N_157 ), 
    .LSR(\gravity_1.velocity_5__N_158 ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2340 ), .CIN1(\gravity_1.n4477 ), 
    .Q0(\gravity_1.velocity[8] ), .Q1(\gravity_1.velocity[9] ), 
    .F0(\gravity_1.velocity_15__N_126[8] ), 
    .F1(\gravity_1.velocity_15__N_126[9] ), .COUT1(\gravity_1.n2342 ), 
    .COUT0(\gravity_1.n4477 ));
  gravity_1_SLICE_9 \gravity_1.SLICE_9 ( .DI1(\gravity_1.birdpos_9__N_116[7] ), 
    .DI0(\gravity_1.birdpos_9__N_116[6] ), .D1(\gravity_1.n4612 ), 
    .C1(\gravity_1.dt[11] ), .B1(\gravity_1.pos[11] ), .D0(\gravity_1.n2260 ), 
    .C0(\gravity_1.dt[10] ), .B0(\gravity_1.pos[10] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2260 ), .CIN1(\gravity_1.n4612 ), 
    .Q0(\gravity_1.pos[10] ), .Q1(\gravity_1.pos[11] ), 
    .F0(\gravity_1.birdpos_9__N_116[6] ), .F1(\gravity_1.birdpos_9__N_116[7] ), 
    .COUT1(\gravity_1.n2262 ), .COUT0(\gravity_1.n4612 ));
  gravity_1_SLICE_10 \gravity_1.SLICE_10 ( 
    .DI1(\gravity_1.birdpos_9__N_116[5] ), .D1(\gravity_1.n4609 ), 
    .C1(\gravity_1.dt[9] ), .B1(\gravity_1.pos[9] ), .CLK(VSYNC_c), 
    .CIN1(\gravity_1.n4609 ), .Q1(\gravity_1.pos[9] ), 
    .F1(\gravity_1.birdpos_9__N_116[5] ), .COUT1(\gravity_1.n2260 ), 
    .COUT0(\gravity_1.n4609 ));
  gravity_1_SLICE_11 \gravity_1.SLICE_11 ( 
    .DI1(\gravity_1.velocity_15__N_126[7] ), 
    .DI0(\gravity_1.velocity_15__N_126[6] ), .D1(\gravity_1.n4474 ), 
    .C1(\gravity_1.velocity[7] ), .D0(\gravity_1.n2338 ), 
    .C0(\gravity_1.velocity[6] ), .CE(\gravity_1.velocity_5__N_157 ), 
    .LSR(\gravity_1.velocity_5__N_158 ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2338 ), .CIN1(\gravity_1.n4474 ), 
    .Q0(\gravity_1.velocity[6] ), .Q1(\gravity_1.velocity[7] ), 
    .F0(\gravity_1.velocity_15__N_126[6] ), 
    .F1(\gravity_1.velocity_15__N_126[7] ), .COUT1(\gravity_1.n2340 ), 
    .COUT0(\gravity_1.n4474 ));
  gravity_1_SLICE_12 \gravity_1.SLICE_12 ( 
    .DI1(\gravity_1.velocity_15__N_126[5] ), .D1(\gravity_1.n4471 ), 
    .C1(\gravity_1.velocity[5] ), .B1(VCC_net), 
    .CE(\gravity_1.velocity_5__N_157 ), .LSR(\gravity_1.velocity_5__N_158 ), 
    .CLK(VSYNC_c), .CIN1(\gravity_1.n4471 ), .Q1(\gravity_1.velocity[5] ), 
    .F1(\gravity_1.velocity_15__N_126[5] ), .COUT1(\gravity_1.n2338 ), 
    .COUT0(\gravity_1.n4471 ));
  vga_1_SLICE_13 \vga_1.SLICE_13 ( .DI0(\vga_1.row_9__N_1[9] ), 
    .D1(\vga_1.n4681 ), .D0(\vga_1.n2303 ), .C0(\row[9] ), 
    .LSR(\vga_1.column_0__N_49 ), .CLK(vga_clk), .CIN0(\vga_1.n2303 ), 
    .CIN1(\vga_1.n4681 ), .Q0(\row[9] ), .F0(\vga_1.row_9__N_1[9] ), 
    .COUT0(\vga_1.n4681 ));
  vga_1_SLICE_14 \vga_1.SLICE_14 ( .DI1(\vga_1.row_9__N_1[8] ), 
    .DI0(\vga_1.row_9__N_1[7] ), .D1(\vga_1.n4678 ), .C1(\row[8] ), 
    .D0(\vga_1.n2301 ), .C0(\row[7] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n2301 ), .CIN1(\vga_1.n4678 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\vga_1.row_9__N_1[7] ), .F1(\vga_1.row_9__N_1[8] ), 
    .COUT1(\vga_1.n2303 ), .COUT0(\vga_1.n4678 ));
  vga_1_SLICE_15 \vga_1.SLICE_15 ( .DI1(\vga_1.row_9__N_1[6] ), 
    .DI0(\vga_1.row_9__N_1[5] ), .D1(\vga_1.n4675 ), .C1(\row[6] ), 
    .D0(\vga_1.n2299 ), .C0(\row[5] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n2299 ), .CIN1(\vga_1.n4675 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\vga_1.row_9__N_1[5] ), .F1(\vga_1.row_9__N_1[6] ), 
    .COUT1(\vga_1.n2301 ), .COUT0(\vga_1.n4675 ));
  vga_1_SLICE_16 \vga_1.SLICE_16 ( .DI1(\vga_1.row_9__N_1[4] ), 
    .DI0(\vga_1.row_9__N_1[3] ), .D1(\vga_1.n4672 ), .C1(\row[4] ), 
    .D0(\vga_1.n2297 ), .C0(\row[3] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n2297 ), .CIN1(\vga_1.n4672 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\vga_1.row_9__N_1[3] ), .F1(\vga_1.row_9__N_1[4] ), 
    .COUT1(\vga_1.n2299 ), .COUT0(\vga_1.n4672 ));
  vga_1_SLICE_17 \vga_1.SLICE_17 ( .DI1(\vga_1.row_9__N_1[2] ), 
    .DI0(\vga_1.row_9__N_1[1] ), .D1(\vga_1.n4669 ), .C1(\row[2] ), 
    .D0(\vga_1.n2295 ), .C0(\row[1] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n2295 ), .CIN1(\vga_1.n4669 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\vga_1.row_9__N_1[1] ), .F1(\vga_1.row_9__N_1[2] ), 
    .COUT1(\vga_1.n2297 ), .COUT0(\vga_1.n4669 ));
  vga_1_SLICE_18 \vga_1.SLICE_18 ( .DI1(\vga_1.row_9__N_1[0] ), 
    .D1(\vga_1.n4603 ), .C1(\vga_1.row[0]_2 ), .B1(VCC_net), 
    .LSR(\vga_1.column_0__N_49 ), .CLK(vga_clk), .CIN1(\vga_1.n4603 ), 
    .Q1(\vga_1.row[0]_2 ), .F1(\vga_1.row_9__N_1[0] ), .COUT1(\vga_1.n2295 ), 
    .COUT0(\vga_1.n4603 ));
  vga_1_SLICE_19 \vga_1.SLICE_19 ( .DI0(\vga_1.column_9__N_21[9] ), 
    .D1(\vga_1.n4642 ), .D0(\vga_1.n2324 ), .B0(\column[9] ), 
    .CE(\vga_1.column_0__N_49 ), .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), 
    .CIN0(\vga_1.n2324 ), .CIN1(\vga_1.n4642 ), .Q0(\column[9] ), 
    .F0(\vga_1.column_9__N_21[9] ), .COUT0(\vga_1.n4642 ));
  vga_1_SLICE_20 \vga_1.SLICE_20 ( .DI1(\vga_1.column_9__N_21[8] ), 
    .DI0(\vga_1.column_9__N_21[7] ), .D1(\vga_1.n4639 ), .B1(\column[8] ), 
    .D0(\vga_1.n2322 ), .B0(\column[7] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n2322 ), 
    .CIN1(\vga_1.n4639 ), .Q0(\column[7] ), .Q1(\column[8] ), 
    .F0(\vga_1.column_9__N_21[7] ), .F1(\vga_1.column_9__N_21[8] ), 
    .COUT1(\vga_1.n2324 ), .COUT0(\vga_1.n4639 ));
  vga_1_SLICE_21 \vga_1.SLICE_21 ( .DI1(\vga_1.column_9__N_21[6] ), 
    .DI0(\vga_1.column_9__N_21[5] ), .D1(\vga_1.n4636 ), .B1(\column[6] ), 
    .D0(\vga_1.n2320 ), .B0(\column[5] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n2320 ), 
    .CIN1(\vga_1.n4636 ), .Q0(\column[5] ), .Q1(\column[6] ), 
    .F0(\vga_1.column_9__N_21[5] ), .F1(\vga_1.column_9__N_21[6] ), 
    .COUT1(\vga_1.n2322 ), .COUT0(\vga_1.n4636 ));
  vga_1_SLICE_22 \vga_1.SLICE_22 ( .DI1(\vga_1.column_9__N_21[4] ), 
    .DI0(\vga_1.column_9__N_21[3] ), .D1(\vga_1.n4633 ), .B1(\column[4] ), 
    .D0(\vga_1.n2318 ), .B0(\column[3] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n2318 ), 
    .CIN1(\vga_1.n4633 ), .Q0(\column[3] ), .Q1(\column[4] ), 
    .F0(\vga_1.column_9__N_21[3] ), .F1(\vga_1.column_9__N_21[4] ), 
    .COUT1(\vga_1.n2320 ), .COUT0(\vga_1.n4633 ));
  vga_1_SLICE_23 \vga_1.SLICE_23 ( .DI1(\vga_1.column_9__N_21[2] ), 
    .DI0(\vga_1.column_9__N_21[1] ), .D1(\vga_1.n4630 ), .B1(\column[2] ), 
    .D0(\vga_1.n2316 ), .B0(\column[1] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n2316 ), 
    .CIN1(\vga_1.n4630 ), .Q0(\column[1] ), .Q1(\column[2] ), 
    .F0(\vga_1.column_9__N_21[1] ), .F1(\vga_1.column_9__N_21[2] ), 
    .COUT1(\vga_1.n2318 ), .COUT0(\vga_1.n4630 ));
  vga_1_SLICE_24 \vga_1.SLICE_24 ( .DI1(\vga_1.column_9__N_21[0] ), 
    .D1(\vga_1.n4591 ), .C1(VCC_net), .B1(\column[0] ), 
    .CE(\vga_1.column_0__N_49 ), .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), 
    .CIN1(\vga_1.n4591 ), .Q1(\column[0] ), .F1(\vga_1.column_9__N_21[0] ), 
    .COUT1(\vga_1.n2316 ), .COUT0(\vga_1.n4591 ));
  pattern_gen_1_SLICE_25 \pattern_gen_1.SLICE_25 ( .D1(\pattern_gen_1.n4576 ), 
    .C1(VCC_net), .B1(\birdpos[1] ), .CIN1(\pattern_gen_1.n4576 ), 
    .F1(\pattern_gen_1.n52[0] ), .COUT1(\pattern_gen_1.n2250 ), 
    .COUT0(\pattern_gen_1.n4576 ));
  pattern_gen_1_SLICE_26 \pattern_gen_1.SLICE_26 ( .D1(\pattern_gen_1.n4540 ), 
    .B1(\towerypos[9] ), .D0(\pattern_gen_1.n2246 ), .B0(\towerypos[8] ), 
    .CIN0(\pattern_gen_1.n2246 ), .CIN1(\pattern_gen_1.n4540 ), 
    .F0(\pattern_gen_1.n52_adj_232[7] ), .F1(\pattern_gen_1.n52_adj_232[8] ), 
    .COUT0(\pattern_gen_1.n4540 ));
  pattern_gen_1_SLICE_27 \pattern_gen_1.SLICE_27 ( .D1(\pattern_gen_1.n4537 ), 
    .B1(\towerypos[7] ), .D0(\pattern_gen_1.n2244 ), .B0(\towerypos[6] ), 
    .CIN0(\pattern_gen_1.n2244 ), .CIN1(\pattern_gen_1.n4537 ), 
    .F0(\pattern_gen_1.n52_adj_232[5] ), .F1(\pattern_gen_1.n52_adj_232[6] ), 
    .COUT1(\pattern_gen_1.n2246 ), .COUT0(\pattern_gen_1.n4537 ));
  pattern_gen_1_SLICE_28 \pattern_gen_1.SLICE_28 ( .D1(\pattern_gen_1.n4534 ), 
    .C1(VCC_net), .B1(\towerypos[5] ), .D0(\pattern_gen_1.n2242 ), 
    .C0(VCC_net), .B0(\towerypos[4] ), .CIN0(\pattern_gen_1.n2242 ), 
    .CIN1(\pattern_gen_1.n4534 ), .F0(\pattern_gen_1.n52_adj_232[3] ), 
    .F1(\pattern_gen_1.n52_adj_232[4] ), .COUT1(\pattern_gen_1.n2244 ), 
    .COUT0(\pattern_gen_1.n4534 ));
  pattern_gen_1_SLICE_29 \pattern_gen_1.SLICE_29 ( .D1(\pattern_gen_1.n4531 ), 
    .B1(\towerypos[3] ), .D0(\pattern_gen_1.n2240 ), .B0(\towerypos[2] ), 
    .CIN0(\pattern_gen_1.n2240 ), .CIN1(\pattern_gen_1.n4531 ), 
    .F0(\pattern_gen_1.n52_adj_232[1] ), .F1(\pattern_gen_1.n52_adj_232[2] ), 
    .COUT1(\pattern_gen_1.n2242 ), .COUT0(\pattern_gen_1.n4531 ));
  pattern_gen_1_SLICE_30 \pattern_gen_1.SLICE_30 ( .D1(\pattern_gen_1.n4573 ), 
    .D0(\pattern_gen_1.n2335 ), .C0(n10), .B0(\pattern_gen_1.n52_adj_233[8] ), 
    .CIN0(\pattern_gen_1.n2335 ), .CIN1(\pattern_gen_1.n4573 ), 
    .F1(\pattern_gen_1.cout ), .COUT0(\pattern_gen_1.n4573 ));
  pattern_gen_1_SLICE_31 \pattern_gen_1.SLICE_31 ( .D1(\pattern_gen_1.n4567 ), 
    .C1(n19), .B1(\pattern_gen_1.n52_adj_233[7] ), .D0(\pattern_gen_1.n2333 ), 
    .C0(n15), .B0(\pattern_gen_1.n52_adj_233[6] ), 
    .CIN0(\pattern_gen_1.n2333 ), .CIN1(\pattern_gen_1.n4567 ), 
    .COUT1(\pattern_gen_1.n2335 ), .COUT0(\pattern_gen_1.n4567 ));
  pattern_gen_1_SLICE_32 \pattern_gen_1.SLICE_32 ( .D1(\pattern_gen_1.n4561 ), 
    .C1(\pattern_gen_1.n1_2[6] ), .B1(\pattern_gen_1.n52_adj_233[5] ), 
    .D0(\pattern_gen_1.n2331 ), .C0(n11), .B0(\pattern_gen_1.n52_adj_233[4] ), 
    .CIN0(\pattern_gen_1.n2331 ), .CIN1(\pattern_gen_1.n4561 ), 
    .COUT1(\pattern_gen_1.n2333 ), .COUT0(\pattern_gen_1.n4561 ));
  pattern_gen_1_SLICE_33 \pattern_gen_1.SLICE_33 ( .D1(\pattern_gen_1.n4555 ), 
    .C1(n9), .B1(\pattern_gen_1.n52_adj_233[3] ), .D0(\pattern_gen_1.n2329 ), 
    .C0(n14), .B0(\pattern_gen_1.n52_adj_233[2] ), 
    .CIN0(\pattern_gen_1.n2329 ), .CIN1(\pattern_gen_1.n4555 ), 
    .COUT1(\pattern_gen_1.n2331 ), .COUT0(\pattern_gen_1.n4555 ));
  pattern_gen_1_SLICE_34 \pattern_gen_1.SLICE_34 ( .D1(\pattern_gen_1.n4546 ), 
    .C1(n6), .B1(\pattern_gen_1.n52_adj_233[1] ), .D0(\pattern_gen_1.n2327 ), 
    .C0(n2), .B0(\pattern_gen_1.n52_adj_233[0] ), .CIN0(\pattern_gen_1.n2327 ), 
    .CIN1(\pattern_gen_1.n4546 ), .COUT1(\pattern_gen_1.n2329 ), 
    .COUT0(\pattern_gen_1.n4546 ));
  pattern_gen_1_SLICE_35 \pattern_gen_1.SLICE_35 ( .D1(\pattern_gen_1.n4588 ), 
    .B1(\birdpos[9] ), .D0(\pattern_gen_1.n2256 ), .B0(\birdpos[8] ), 
    .CIN0(\pattern_gen_1.n2256 ), .CIN1(\pattern_gen_1.n4588 ), 
    .F0(\pattern_gen_1.n52[7] ), .F1(\pattern_gen_1.n52[8] ), 
    .COUT0(\pattern_gen_1.n4588 ));
  pattern_gen_1_SLICE_36 \pattern_gen_1.SLICE_36 ( .D1(\pattern_gen_1.n4543 ), 
    .C1(n1), .B1(VCC_net), .CIN1(\pattern_gen_1.n4543 ), 
    .COUT1(\pattern_gen_1.n2327 ), .COUT0(\pattern_gen_1.n4543 ));
  pattern_gen_1_SLICE_37 \pattern_gen_1.SLICE_37 ( .D1(\pattern_gen_1.n4528 ), 
    .C1(VCC_net), .B1(\towerypos[1] ), .CIN1(\pattern_gen_1.n4528 ), 
    .F1(\pattern_gen_1.n52_adj_232[0] ), .COUT1(\pattern_gen_1.n2240 ), 
    .COUT0(\pattern_gen_1.n4528 ));
  pattern_gen_1_SLICE_38 \pattern_gen_1.SLICE_38 ( .D1(\pattern_gen_1.n4585 ), 
    .B1(\birdpos[7] ), .D0(\pattern_gen_1.n2254 ), .B0(\birdpos[6] ), 
    .CIN0(\pattern_gen_1.n2254 ), .CIN1(\pattern_gen_1.n4585 ), 
    .F0(\pattern_gen_1.n52[5] ), .F1(\pattern_gen_1.n52[6] ), 
    .COUT1(\pattern_gen_1.n2256 ), .COUT0(\pattern_gen_1.n4585 ));
  pattern_gen_1_SLICE_39 \pattern_gen_1.SLICE_39 ( .D1(\pattern_gen_1.n4582 ), 
    .C1(VCC_net), .B1(\birdpos[5] ), .D0(\pattern_gen_1.n2252 ), .C0(VCC_net), 
    .B0(\birdpos[4] ), .CIN0(\pattern_gen_1.n2252 ), 
    .CIN1(\pattern_gen_1.n4582 ), .F0(\pattern_gen_1.n52[3] ), 
    .F1(\pattern_gen_1.n52[4] ), .COUT1(\pattern_gen_1.n2254 ), 
    .COUT0(\pattern_gen_1.n4582 ));
  pattern_gen_1_SLICE_40 \pattern_gen_1.SLICE_40 ( .D1(\pattern_gen_1.n4570 ), 
    .C1(VCC_net), .B1(\towerxpos[9] ), .D0(\pattern_gen_1.n2312 ), 
    .C0(VCC_net), .B0(\towerxpos[8] ), .CIN0(\pattern_gen_1.n2312 ), 
    .CIN1(\pattern_gen_1.n4570 ), .F0(\pattern_gen_1.n52_adj_233[7] ), 
    .F1(\pattern_gen_1.n52_adj_233[8] ), .COUT0(\pattern_gen_1.n4570 ));
  pattern_gen_1_SLICE_41 \pattern_gen_1.SLICE_41 ( .D1(\pattern_gen_1.n4564 ), 
    .C1(VCC_net), .B1(\towerxpos[7] ), .D0(\pattern_gen_1.n2310 ), 
    .C0(VCC_net), .B0(\towerxpos[6] ), .CIN0(\pattern_gen_1.n2310 ), 
    .CIN1(\pattern_gen_1.n4564 ), .F0(\pattern_gen_1.n52_adj_233[5] ), 
    .F1(\pattern_gen_1.n52_adj_233[6] ), .COUT1(\pattern_gen_1.n2312 ), 
    .COUT0(\pattern_gen_1.n4564 ));
  pattern_gen_1_SLICE_42 \pattern_gen_1.SLICE_42 ( .D1(\pattern_gen_1.n4558 ), 
    .B1(\towerxpos[5] ), .D0(\pattern_gen_1.n2308 ), .B0(\towerxpos[4] ), 
    .CIN0(\pattern_gen_1.n2308 ), .CIN1(\pattern_gen_1.n4558 ), 
    .F0(\pattern_gen_1.n52_adj_233[3] ), .F1(\pattern_gen_1.n52_adj_233[4] ), 
    .COUT1(\pattern_gen_1.n2310 ), .COUT0(\pattern_gen_1.n4558 ));
  pattern_gen_1_SLICE_43 \pattern_gen_1.SLICE_43 ( .D1(\pattern_gen_1.n4552 ), 
    .C1(VCC_net), .B1(\towerxpos[3] ), .D0(\pattern_gen_1.n2306 ), 
    .C0(VCC_net), .B0(\towerxpos[2] ), .CIN0(\pattern_gen_1.n2306 ), 
    .CIN1(\pattern_gen_1.n4552 ), .F0(\pattern_gen_1.n52_adj_233[1] ), 
    .F1(\pattern_gen_1.n52_adj_233[2] ), .COUT1(\pattern_gen_1.n2308 ), 
    .COUT0(\pattern_gen_1.n4552 ));
  pattern_gen_1_SLICE_44 \pattern_gen_1.SLICE_44 ( .D1(\pattern_gen_1.n4549 ), 
    .C1(VCC_net), .B1(\towerxpos[1] ), .CIN1(\pattern_gen_1.n4549 ), 
    .F1(\pattern_gen_1.n52_adj_233[0] ), .COUT1(\pattern_gen_1.n2306 ), 
    .COUT0(\pattern_gen_1.n4549 ));
  pattern_gen_1_SLICE_45 \pattern_gen_1.SLICE_45 ( .D1(\pattern_gen_1.n4579 ), 
    .B1(\birdpos[3] ), .D0(\pattern_gen_1.n2250 ), .B0(\birdpos[2] ), 
    .CIN0(\pattern_gen_1.n2250 ), .CIN1(\pattern_gen_1.n4579 ), 
    .F0(\pattern_gen_1.n52[1] ), .F1(\pattern_gen_1.n52[2] ), 
    .COUT1(\pattern_gen_1.n2252 ), .COUT0(\pattern_gen_1.n4579 ));
  tower_1_SLICE_46 \tower_1.SLICE_46 ( .D1(\tower_1.n4525 ), 
    .D0(\tower_1.n2361 ), .B0(\tower_1.n457 ), .CIN0(\tower_1.n2361 ), 
    .CIN1(\tower_1.n4525 ), .F0(\tower_1.n619[8] ), .COUT0(\tower_1.n4525 ));
  tower_1_SLICE_47 \tower_1.SLICE_47 ( .D1(\tower_1.n4519 ), .C1(VCC_net), 
    .B1(\tower_1.n458 ), .D0(\tower_1.n2359 ), .C0(VCC_net), 
    .B0(\tower_1.n459 ), .CIN0(\tower_1.n2359 ), .CIN1(\tower_1.n4519 ), 
    .F0(\tower_1.n619[6] ), .F1(\tower_1.n619[7] ), .COUT1(\tower_1.n2361 ), 
    .COUT0(\tower_1.n4519 ));
  tower_1_SLICE_48 \tower_1.SLICE_48 ( .D1(\tower_1.n4513 ), .C1(VCC_net), 
    .B1(\tower_1.n460 ), .D0(\tower_1.n2357 ), .B0(\tower_1.n461 ), 
    .CIN0(\tower_1.n2357 ), .CIN1(\tower_1.n4513 ), .F0(\tower_1.n619[4] ), 
    .F1(\tower_1.n619[5] ), .COUT1(\tower_1.n2359 ), .COUT0(\tower_1.n4513 ));
  tower_1_SLICE_49 \tower_1.SLICE_49 ( .DI1(\tower_1.towerypos_0__N_115[8] ), 
    .DI0(\tower_1.towerypos_0__N_115[7] ), .D1(\tower_1.n4648 ), 
    .C1(\tower_1.counter[8] ), .B1(\tower_1.towerxpos_1__N_68 ), 
    .D0(\tower_1.n2235 ), .C0(\tower_1.counter[7] ), 
    .B0(\tower_1.towerxpos_1__N_68 ), .CLK(VSYNC_c), .CIN0(\tower_1.n2235 ), 
    .CIN1(\tower_1.n4648 ), .Q0(\tower_1.counter[7] ), 
    .Q1(\tower_1.counter[8] ), .F0(\tower_1.towerypos_0__N_115[7] ), 
    .F1(\tower_1.towerypos_0__N_115[8] ), .COUT1(\tower_1.n2237 ), 
    .COUT0(\tower_1.n4648 ));
  tower_1_SLICE_50 \tower_1.SLICE_50 ( .DI1(\tower_1.towerypos_0__N_115[0] ), 
    .D1(\tower_1.n4597 ), .C1(\towerypos[0] ), 
    .B1(\tower_1.towerxpos_1__N_68 ), .CLK(VSYNC_c), .CIN1(\tower_1.n4597 ), 
    .Q1(\towerypos[0] ), .F1(\tower_1.towerypos_0__N_115[0] ), 
    .COUT1(\tower_1.n2229 ), .COUT0(\tower_1.n4597 ));
  tower_1_SLICE_51 \tower_1.SLICE_51 ( .D1(\tower_1.n4495 ), .C1(VCC_net), 
    .B1(\tower_1.counter[3] ), .CIN1(\tower_1.n4495 ), .F1(\tower_1.n619[3] ), 
    .COUT1(\tower_1.n2357 ), .COUT0(\tower_1.n4495 ));
  tower_1_SLICE_52 \tower_1.SLICE_52 ( .D1(\tower_1.n4507 ), 
    .D0(\tower_1.n2354 ), .B0(\tower_1.counter[9] ), .CIN0(\tower_1.n2354 ), 
    .CIN1(\tower_1.n4507 ), .F0(\tower_1.n445[9] ), .COUT0(\tower_1.n4507 ));
  tower_1_SLICE_53 \tower_1.SLICE_53 ( .D1(\tower_1.n4504 ), .C1(VCC_net), 
    .B1(\tower_1.counter[8] ), .D0(\tower_1.n2352 ), .C0(VCC_net), 
    .B0(\tower_1.counter[7] ), .CIN0(\tower_1.n2352 ), .CIN1(\tower_1.n4504 ), 
    .F0(\tower_1.n445[7] ), .F1(\tower_1.n445[8] ), .COUT1(\tower_1.n2354 ), 
    .COUT0(\tower_1.n4504 ));
  tower_1_SLICE_54 \tower_1.SLICE_54 ( .D1(\tower_1.n4501 ), .C1(VCC_net), 
    .B1(\tower_1.counter[6] ), .D0(\tower_1.n2350 ), .B0(\tower_1.counter[5] ), 
    .CIN0(\tower_1.n2350 ), .CIN1(\tower_1.n4501 ), .F0(\tower_1.n445[5] ), 
    .F1(\tower_1.n445[6] ), .COUT1(\tower_1.n2352 ), .COUT0(\tower_1.n4501 ));
  tower_1_SLICE_55 \tower_1.SLICE_55 ( .D1(\tower_1.n4522 ), 
    .D0(\tower_1.towerypos_8__N_77 ), .C0(\tower_1.towerypos_9__N_71[8] ), 
    .CIN0(\tower_1.towerypos_8__N_77 ), .CIN1(\tower_1.n4522 ), 
    .F0(\towerypos[8] ), .F1(\towerypos[9] ), .COUT0(\tower_1.n4522 ));
  tower_1_SLICE_56 \tower_1.SLICE_56 ( .D1(\tower_1.n4516 ), 
    .C1(\tower_1.towerypos_9__N_71[7] ), .D0(\tower_1.towerypos_6__N_88 ), 
    .C0(\tower_1.towerypos_9__N_71[6] ), .CIN0(\tower_1.towerypos_6__N_88 ), 
    .CIN1(\tower_1.n4516 ), .F0(\towerypos[6] ), .F1(\towerypos[7] ), 
    .COUT1(\tower_1.towerypos_8__N_77 ), .COUT0(\tower_1.n4516 ));
  tower_1_SLICE_57 \tower_1.SLICE_57 ( .DI1(\tower_1.towerypos_0__N_115[6] ), 
    .DI0(\tower_1.towerypos_0__N_115[5] ), .D1(\tower_1.n4645 ), 
    .C1(\tower_1.counter[6] ), .D0(\tower_1.n2233 ), .C0(\tower_1.counter[5] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2233 ), .CIN1(\tower_1.n4645 ), 
    .Q0(\tower_1.counter[5] ), .Q1(\tower_1.counter[6] ), 
    .F0(\tower_1.towerypos_0__N_115[5] ), .F1(\tower_1.towerypos_0__N_115[6] ), 
    .COUT1(\tower_1.n2235 ), .COUT0(\tower_1.n4645 ));
  tower_1_SLICE_58 \tower_1.SLICE_58 ( .D1(\tower_1.n4498 ), .C1(VCC_net), 
    .B1(\tower_1.counter[4] ), .CIN1(\tower_1.n4498 ), .F1(\tower_1.n445[4] ), 
    .COUT1(\tower_1.n2350 ), .COUT0(\tower_1.n4498 ));
  tower_1_SLICE_59 \tower_1.SLICE_59 ( .D1(\tower_1.n4510 ), 
    .C1(\tower_1.towerypos_9__N_71[5] ), .B1(VCC_net), 
    .D0(\tower_1.towerypos_4__N_100 ), .C0(\tower_1.towerypos_9__N_71[4] ), 
    .B0(VCC_net), .CIN0(\tower_1.towerypos_4__N_100 ), .CIN1(\tower_1.n4510 ), 
    .F0(\towerypos[4] ), .F1(\towerypos[5] ), 
    .COUT1(\tower_1.towerypos_6__N_88 ), .COUT0(\tower_1.n4510 ));
  tower_1_SLICE_60 \tower_1.SLICE_60 ( .D1(\tower_1.n4492 ), 
    .C1(\tower_1.towerypos_9__N_71[3] ), .D0(\tower_1.towerypos_2__N_110 ), 
    .C0(\tower_1.counter[2] ), .CIN0(\tower_1.towerypos_2__N_110 ), 
    .CIN1(\tower_1.n4492 ), .F0(\towerypos[2] ), .F1(\towerypos[3] ), 
    .COUT1(\tower_1.towerypos_4__N_100 ), .COUT0(\tower_1.n4492 ));
  tower_1_SLICE_61 \tower_1.SLICE_61 ( .D1(\tower_1.n4489 ), 
    .C1(\tower_1.counter[1] ), .B1(VCC_net), .CIN1(\tower_1.n4489 ), 
    .F1(\towerypos[1] ), .COUT1(\tower_1.towerypos_2__N_110 ), 
    .COUT0(\tower_1.n4489 ));
  tower_1_SLICE_62 \tower_1.SLICE_62 ( .DI1(\tower_1.towerypos_0__N_115[4] ), 
    .DI0(\tower_1.towerypos_0__N_115[3] ), .D1(\tower_1.n4606 ), 
    .C1(\tower_1.counter[4] ), .D0(\tower_1.n2231 ), .C0(\tower_1.counter[3] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2231 ), .CIN1(\tower_1.n4606 ), 
    .Q0(\tower_1.counter[3] ), .Q1(\tower_1.counter[4] ), 
    .F0(\tower_1.towerypos_0__N_115[3] ), .F1(\tower_1.towerypos_0__N_115[4] ), 
    .COUT1(\tower_1.n2233 ), .COUT0(\tower_1.n4606 ));
  tower_1_SLICE_63 \tower_1.SLICE_63 ( .DI1(\tower_1.towerxpos_9__N_51[9] ), 
    .DI0(\tower_1.towerxpos_9__N_51[8] ), .D1(\tower_1.n4666 ), 
    .C1(\towerxpos[9] ), .B1(VCC_net), .D0(\tower_1.n2282 ), 
    .C0(\towerxpos[8] ), .B0(VCC_net), .LSR(\tower_1.towerxpos_1__N_68 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2282 ), .CIN1(\tower_1.n4666 ), 
    .Q0(\towerxpos[8] ), .Q1(\towerxpos[9] ), 
    .F0(\tower_1.towerxpos_9__N_51[8] ), .F1(\tower_1.towerxpos_9__N_51[9] ), 
    .COUT0(\tower_1.n4666 ));
  tower_1_SLICE_64 \tower_1.SLICE_64 ( .DI1(\tower_1.towerxpos_9__N_51[7] ), 
    .DI0(\tower_1.towerxpos_9__N_51[6] ), .D1(\tower_1.n4663 ), 
    .C1(\towerxpos[7] ), .B1(VCC_net), .D0(\tower_1.n2280 ), 
    .C0(\towerxpos[6] ), .B0(VCC_net), .LSR(\tower_1.towerxpos_1__N_68 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2280 ), .CIN1(\tower_1.n4663 ), 
    .Q0(\towerxpos[6] ), .Q1(\towerxpos[7] ), 
    .F0(\tower_1.towerxpos_9__N_51[6] ), .F1(\tower_1.towerxpos_9__N_51[7] ), 
    .COUT1(\tower_1.n2282 ), .COUT0(\tower_1.n4663 ));
  tower_1_SLICE_65 \tower_1.SLICE_65 ( .DI1(\tower_1.towerxpos_9__N_51[5] ), 
    .DI0(\tower_1.towerxpos_9__N_51[4] ), .D1(\tower_1.n4660 ), 
    .C1(\towerxpos[5] ), .B1(VCC_net), .D0(\tower_1.n2278 ), 
    .C0(\towerxpos[4] ), .B0(VCC_net), .LSR(\tower_1.towerxpos_1__N_68 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2278 ), .CIN1(\tower_1.n4660 ), 
    .Q0(\towerxpos[4] ), .Q1(\towerxpos[5] ), 
    .F0(\tower_1.towerxpos_9__N_51[4] ), .F1(\tower_1.towerxpos_9__N_51[5] ), 
    .COUT1(\tower_1.n2280 ), .COUT0(\tower_1.n4660 ));
  tower_1_SLICE_66 \tower_1.SLICE_66 ( .DI1(\tower_1.towerxpos_9__N_51[3] ), 
    .DI0(\tower_1.towerxpos_9__N_51[2] ), .D1(\tower_1.n4657 ), 
    .C1(\towerxpos[3] ), .B1(VCC_net), .D0(\tower_1.n2276 ), 
    .C0(\towerxpos[2] ), .B0(VCC_net), .LSR(\tower_1.towerxpos_1__N_68 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2276 ), .CIN1(\tower_1.n4657 ), 
    .Q0(\towerxpos[2] ), .Q1(\towerxpos[3] ), 
    .F0(\tower_1.towerxpos_9__N_51[2] ), .F1(\tower_1.towerxpos_9__N_51[3] ), 
    .COUT1(\tower_1.n2278 ), .COUT0(\tower_1.n4657 ));
  tower_1_SLICE_67 \tower_1.SLICE_67 ( .DI0(\tower_1.towerypos_0__N_115[9] ), 
    .D1(\tower_1.n4651 ), .D0(\tower_1.n2237 ), .C0(\tower_1.counter[9] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2237 ), .CIN1(\tower_1.n4651 ), 
    .Q0(\tower_1.counter[9] ), .F0(\tower_1.towerypos_0__N_115[9] ), 
    .COUT0(\tower_1.n4651 ));
  tower_1_SLICE_68 \tower_1.SLICE_68 ( .DI1(\tower_1.towerypos_0__N_115[2] ), 
    .DI0(\tower_1.towerypos_0__N_115[1] ), .D1(\tower_1.n4600 ), 
    .C1(\tower_1.counter[2] ), .D0(\tower_1.n2229 ), .C0(\tower_1.counter[1] ), 
    .B0(\tower_1.towerxpos_1__N_68 ), .CLK(VSYNC_c), .CIN0(\tower_1.n2229 ), 
    .CIN1(\tower_1.n4600 ), .Q0(\tower_1.counter[1] ), 
    .Q1(\tower_1.counter[2] ), .F0(\tower_1.towerypos_0__N_115[1] ), 
    .F1(\tower_1.towerypos_0__N_115[2] ), .COUT1(\tower_1.n2231 ), 
    .COUT0(\tower_1.n4600 ));
  tower_1_SLICE_69 \tower_1.SLICE_69 ( .DI1(\tower_1.towerxpos_9__N_51[1] ), 
    .D1(\tower_1.n4654 ), .C1(\towerxpos[1] ), .B1(VCC_net), 
    .LSR(\tower_1.towerxpos_1__N_68 ), .CLK(VSYNC_c), .CIN1(\tower_1.n4654 ), 
    .Q1(\towerxpos[1] ), .F1(\tower_1.towerxpos_9__N_51[1] ), 
    .COUT1(\tower_1.n2276 ), .COUT0(\tower_1.n4654 ));
  gravity_1_SLICE_70 \gravity_1.SLICE_70 ( 
    .DI0(\gravity_1.velocity[15].sig_000.FeedThruLUT ), 
    .D0(\gravity_1.velocity[15] ), .CLK(VSYNC_c), .Q0(\gravity_1.dt[19] ), 
    .F0(\gravity_1.velocity[15].sig_000.FeedThruLUT ));
  gravity_1_SLICE_71 \gravity_1.SLICE_71 ( 
    .DI1(\gravity_1.velocity[13].sig_002.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[14].sig_001.FeedThruLUT ), 
    .D1(\gravity_1.velocity[13] ), .D0(\gravity_1.velocity[14] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[18] ), .Q1(\gravity_1.dt[17] ), 
    .F0(\gravity_1.velocity[14].sig_001.FeedThruLUT ), 
    .F1(\gravity_1.velocity[13].sig_002.FeedThruLUT ));
  gravity_1_SLICE_73 \gravity_1.SLICE_73 ( 
    .DI1(\gravity_1.velocity[11].sig_004.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[12].sig_003.FeedThruLUT ), 
    .D1(\gravity_1.velocity[11] ), .D0(\gravity_1.velocity[12] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[16] ), .Q1(\gravity_1.dt[15] ), 
    .F0(\gravity_1.velocity[12].sig_003.FeedThruLUT ), 
    .F1(\gravity_1.velocity[11].sig_004.FeedThruLUT ));
  gravity_1_SLICE_75 \gravity_1.SLICE_75 ( 
    .DI1(\gravity_1.velocity[9].sig_006.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[10].sig_005.FeedThruLUT ), 
    .D1(\gravity_1.velocity[9] ), .D0(\gravity_1.velocity[10] ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.dt[14] ), .Q1(\gravity_1.dt[13] ), 
    .F0(\gravity_1.velocity[10].sig_005.FeedThruLUT ), 
    .F1(\gravity_1.velocity[9].sig_006.FeedThruLUT ));
  gravity_1_SLICE_77 \gravity_1.SLICE_77 ( 
    .DI1(\gravity_1.velocity[7].sig_008.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[8].sig_007.FeedThruLUT ), 
    .D1(\gravity_1.velocity[7] ), .D0(\gravity_1.velocity[8] ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.dt[12] ), .Q1(\gravity_1.dt[11] ), 
    .F0(\gravity_1.velocity[8].sig_007.FeedThruLUT ), 
    .F1(\gravity_1.velocity[7].sig_008.FeedThruLUT ));
  gravity_1_SLICE_79 \gravity_1.SLICE_79 ( 
    .DI1(\gravity_1.velocity[5].sig_010.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[6].sig_009.FeedThruLUT ), 
    .D1(\gravity_1.velocity[5] ), .D0(\gravity_1.velocity[6] ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.dt[10] ), .Q1(\gravity_1.dt[9] ), 
    .F0(\gravity_1.velocity[6].sig_009.FeedThruLUT ), 
    .F1(\gravity_1.velocity[5].sig_010.FeedThruLUT ));
  vga_1_SLICE_81 \vga_1.SLICE_81 ( .DI0(\vga_1.valid_N_173 ), .D0(\column[5] ), 
    .C0(\column[8] ), .B0(\column[7] ), .A0(\column[6] ), 
    .LSR(\vga_1.valid_N_174 ), .CLK(vga_clk), .Q0(valid), 
    .F0(\vga_1.valid_N_173 ));
  pattern_gen_1_SLICE_83 \pattern_gen_1.SLICE_83 ( 
    .D1(\pattern_gen_1.n18_adj_231 ), .C1(\pattern_gen_1.n54 ), 
    .B1(\towerypos[9] ), .A1(\column[9] ), .D0(\column[9] ), 
    .C0(\pattern_gen_1.n18 ), .B0(\pattern_gen_1.n52_adj_232[8] ), 
    .F0(\pattern_gen_1.n54 ), .F1(\pattern_gen_1.n55 ));
  tower_1_SLICE_85 \tower_1.SLICE_85 ( .D1(\tower_1.counter[7] ), 
    .C1(\tower_1.n6 ), .B1(\tower_1.counter[4] ), .A1(\tower_1.counter[5] ), 
    .D0(\tower_1.counter[8] ), .B0(\tower_1.counter[6] ), .F0(\tower_1.n6 ), 
    .F1(\tower_1.n1702 ));
  tower_1_SLICE_86 \tower_1.SLICE_86 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n460 ), .B1(\tower_1.n619[5] ), .D0(\tower_1.n445[5] ), 
    .C0(\tower_1.counter[5] ), .B0(\tower_1.n1702 ), .A0(\tower_1.counter[9] ), 
    .F0(\tower_1.n460 ), .F1(\tower_1.towerypos_9__N_71[5] ));
  gravity_1_SLICE_87 \gravity_1.SLICE_87 ( .D0(\gravity_1.velocity[6] ), 
    .C0(\gravity_1.velocity[9] ), .B0(\gravity_1.velocity[8] ), 
    .F0(\gravity_1.n8 ));
  gravity_1_SLICE_88 \gravity_1.SLICE_88 ( .D1(\gravity_1.n8 ), 
    .C1(\gravity_1.n7 ), .B1(\gravity_1.velocity[10] ), 
    .A1(\gravity_1.velocity[12] ), .D0(\gravity_1.velocity[7] ), 
    .C0(\gravity_1.velocity[5] ), .F0(\gravity_1.n7 ), 
    .F1(\gravity_1.n7_adj_238 ));
  gravity_1_SLICE_89 \gravity_1.SLICE_89 ( .D1(\gravity_1.n7_adj_238 ), 
    .C1(\gravity_1.n8_adj_237 ), .B1(\gravity_1.velocity_5__N_157 ), 
    .A1(\gravity_1.velocity[15] ), .D0(\gravity_1.velocity[14] ), 
    .C0(\gravity_1.velocity[11] ), .B0(\gravity_1.velocity[13] ), 
    .F0(\gravity_1.n8_adj_237 ), .F1(\gravity_1.velocity_5__N_158 ));
  gravity_1_SLICE_91 \gravity_1.SLICE_91 ( .D1(\birdpos[0] ), 
    .C1(\gravity_1.n6 ), .B1(\birdpos[2] ), .A1(\birdpos[4] ), 
    .D0(\birdpos[1] ), .C0(\birdpos[3] ), .F0(\gravity_1.n6 ), 
    .F1(\gravity_1.n2814 ));
  gravity_1_SLICE_93 \gravity_1.SLICE_93 ( .D1(\gravity_1.n2814 ), 
    .C1(\gravity_1.n8_adj_239 ), .B1(\birdpos[9] ), .A1(\birdpos[6] ), 
    .D0(\birdpos[5] ), .C0(\birdpos[7] ), .B0(\birdpos[8] ), 
    .F0(\gravity_1.n8_adj_239 ), .F1(\gravity_1.velocity_5__N_157 ));
  vga_1_SLICE_95 \vga_1.SLICE_95 ( .D1(\column[3] ), .C1(\vga_1.n16 ), 
    .B1(\column[5] ), .A1(\column[2] ), .D0(\column[7] ), .C0(\column[4] ), 
    .B0(\column[6] ), .A0(\column[1] ), .F0(\vga_1.n16 ), .F1(\vga_1.n18 ));
  vga_1_SLICE_97 \vga_1.SLICE_97 ( .D1(\vga_1.n18 ), .C1(\vga_1.n14_c ), 
    .B1(\column[9] ), .A1(\vga_1.column_0__N_49 ), .D0(\column[8] ), 
    .C0(\column[0] ), .F0(\vga_1.n14_c ), .F1(\vga_1.column_0__N_50 ));
  vga_1_SLICE_99 \vga_1.SLICE_99 ( .D1(\row[1] ), .C1(\vga_1.n12 ), 
    .B1(\row[3] ), .A1(\row[7] ), .D0(\row[6] ), .C0(\row[5] ), 
    .B0(\vga_1.row[0]_2 ), .F0(\vga_1.n12 ), .F1(\vga_1.n7 ));
  vga_1_SLICE_101 \vga_1.SLICE_101 ( .D1(\vga_1.n7 ), .C1(\vga_1.n8_c ), 
    .B1(\row[9] ), .A1(\row[2] ), .C0(\row[4] ), .B0(\row[8] ), 
    .F0(\vga_1.n8_c ), .F1(\vga_1.column_0__N_49 ));
  vga_1_SLICE_103 \vga_1.SLICE_103 ( .D1(\row[1] ), .C1(n8), .B1(\row[4] ), 
    .A1(\row[5] ), .D0(\row[2] ), .C0(\row[3] ), .F0(n8), 
    .F1(\pattern_gen_1.n2797 ));
  vga_1_SLICE_105 \vga_1.SLICE_105 ( .D1(\row[8] ), .C1(\vga_1.n17 ), 
    .B1(\row[7] ), .A1(\row[9] ), .D0(\row[6] ), .C0(\row[5] ), .B0(\row[4] ), 
    .A0(n8), .F0(\vga_1.n17 ), .F1(\vga_1.HSYNC_c_N_168 ));
  pattern_gen_1_SLICE_107 \pattern_gen_1.SLICE_107 ( 
    .D1(\pattern_gen_1.n52_adj_232[1] ), .C1(\pattern_gen_1.n4 ), 
    .A1(\column[2] ), .D0(\column[1] ), .C0(\pattern_gen_1.n52_adj_232[0] ), 
    .B0(\column[0] ), .A0(\towerypos[0] ), .F0(\pattern_gen_1.n4 ), 
    .F1(\pattern_gen_1.n6_c ));
  pattern_gen_1_SLICE_109 \pattern_gen_1.SLICE_109 ( 
    .D1(\pattern_gen_1.n52_adj_232[3] ), .C1(\pattern_gen_1.n8_c ), 
    .B1(\column[4] ), .D0(\pattern_gen_1.n52_adj_232[2] ), 
    .C0(\pattern_gen_1.n6_c ), .B0(\column[3] ), .F0(\pattern_gen_1.n8_c ), 
    .F1(\pattern_gen_1.n10_c ));
  pattern_gen_1_SLICE_111 \pattern_gen_1.SLICE_111 ( 
    .D1(\pattern_gen_1.n52_adj_232[5] ), .C1(\pattern_gen_1.n12 ), 
    .B1(\column[6] ), .D0(\pattern_gen_1.n52_adj_232[4] ), 
    .C0(\pattern_gen_1.n10_c ), .B0(\column[5] ), .F0(\pattern_gen_1.n12 ), 
    .F1(\pattern_gen_1.n14_c ));
  pattern_gen_1_SLICE_113 \pattern_gen_1.SLICE_113 ( 
    .D1(\pattern_gen_1.n52_adj_232[7] ), .C1(\pattern_gen_1.n16 ), 
    .A1(\column[8] ), .D0(\pattern_gen_1.n52_adj_232[6] ), 
    .C0(\pattern_gen_1.n14_c ), .B0(\column[7] ), .F0(\pattern_gen_1.n16 ), 
    .F1(\pattern_gen_1.n18 ));
  pattern_gen_1_SLICE_115 \pattern_gen_1.SLICE_115 ( .D1(\towerxpos[3] ), 
    .C1(\pattern_gen_1.n6_adj_181 ), .B1(\row[3] ), .D0(\towerxpos[2] ), 
    .C0(\towerxpos[1] ), .B0(\row[1] ), .A0(\row[2] ), 
    .F0(\pattern_gen_1.n6_adj_181 ), .F1(\pattern_gen_1.n8_adj_182 ));
  pattern_gen_1_SLICE_117 \pattern_gen_1.SLICE_117 ( .D1(\towerxpos[5] ), 
    .C1(\pattern_gen_1.n10_adj_187 ), .B1(\row[5] ), .D0(\towerxpos[4] ), 
    .C0(\pattern_gen_1.n8_adj_182 ), .B0(\row[4] ), 
    .F0(\pattern_gen_1.n10_adj_187 ), .F1(\pattern_gen_1.n12_adj_188 ));
  pattern_gen_1_SLICE_119 \pattern_gen_1.SLICE_119 ( .D1(\towerxpos[7] ), 
    .C1(\pattern_gen_1.n14_adj_189 ), .B1(\row[7] ), .D0(\towerxpos[6] ), 
    .C0(\pattern_gen_1.n12_adj_188 ), .B0(\row[6] ), 
    .F0(\pattern_gen_1.n14_adj_189 ), .F1(\pattern_gen_1.n16_adj_196 ));
  pattern_gen_1_SLICE_121 \pattern_gen_1.SLICE_121 ( .D1(\towerxpos[9] ), 
    .C1(\pattern_gen_1.n18_adj_197 ), .B1(\row[9] ), .D0(\towerxpos[8] ), 
    .C0(\pattern_gen_1.n16_adj_196 ), .B0(\row[8] ), 
    .F0(\pattern_gen_1.n18_adj_197 ), .F1(\pattern_gen_1.n20 ));
  pattern_gen_1_SLICE_123 \pattern_gen_1.SLICE_123 ( .D1(\birdpos[2] ), 
    .C1(\pattern_gen_1.n4_adj_200 ), .A1(\column[2] ), .D0(\column[0] ), 
    .C0(\birdpos[1] ), .B0(\column[1] ), .A0(\birdpos[0] ), 
    .F0(\pattern_gen_1.n4_adj_200 ), .F1(\pattern_gen_1.n6_adj_201 ));
  pattern_gen_1_SLICE_125 \pattern_gen_1.SLICE_125 ( .D1(\column[4] ), 
    .C1(\pattern_gen_1.n8_adj_202 ), .B1(\birdpos[4] ), .D0(\birdpos[3] ), 
    .C0(\pattern_gen_1.n6_adj_201 ), .A0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_202 ), .F1(\pattern_gen_1.n10_adj_203 ));
  pattern_gen_1_SLICE_127 \pattern_gen_1.SLICE_127 ( .D1(\column[6] ), 
    .C1(\pattern_gen_1.n12_adj_204 ), .B1(\birdpos[6] ), .D0(\column[5] ), 
    .C0(\pattern_gen_1.n10_adj_203 ), .B0(\birdpos[5] ), 
    .F0(\pattern_gen_1.n12_adj_204 ), .F1(\pattern_gen_1.n14_adj_205 ));
  pattern_gen_1_SLICE_129 \pattern_gen_1.SLICE_129 ( .D1(\column[8] ), 
    .C1(\pattern_gen_1.n16_adj_206 ), .B1(\birdpos[8] ), .D0(\column[7] ), 
    .C0(\pattern_gen_1.n14_adj_205 ), .B0(\birdpos[7] ), 
    .F0(\pattern_gen_1.n16_adj_206 ), .F1(\pattern_gen_1.n18_adj_222 ));
  pattern_gen_1_SLICE_131 \pattern_gen_1.SLICE_131 ( 
    .D1(\pattern_gen_1.n52[1] ), .C1(\pattern_gen_1.n4_adj_207 ), 
    .B1(\column[2] ), .D0(\pattern_gen_1.n52[0] ), .C0(\column[0] ), 
    .B0(\column[1] ), .A0(\birdpos[0] ), .F0(\pattern_gen_1.n4_adj_207 ), 
    .F1(\pattern_gen_1.n6_adj_209 ));
  pattern_gen_1_SLICE_133 \pattern_gen_1.SLICE_133 ( 
    .D1(\pattern_gen_1.n52[3] ), .C1(\pattern_gen_1.n8_adj_211 ), 
    .B1(\column[4] ), .D0(\pattern_gen_1.n52[2] ), 
    .C0(\pattern_gen_1.n6_adj_209 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_211 ), .F1(\pattern_gen_1.n10_adj_213 ));
  pattern_gen_1_SLICE_135 \pattern_gen_1.SLICE_135 ( 
    .D1(\pattern_gen_1.n52[5] ), .C1(\pattern_gen_1.n12_adj_215 ), 
    .B1(\column[6] ), .D0(\pattern_gen_1.n52[4] ), 
    .C0(\pattern_gen_1.n10_adj_213 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_215 ), .F1(\pattern_gen_1.n14_adj_217 ));
  pattern_gen_1_SLICE_137 \pattern_gen_1.SLICE_137 ( 
    .D1(\pattern_gen_1.n52[7] ), .C1(\pattern_gen_1.n16_adj_219 ), 
    .A1(\column[8] ), .D0(\pattern_gen_1.n52[6] ), 
    .C0(\pattern_gen_1.n14_adj_217 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_219 ), .F1(\pattern_gen_1.n18_adj_220 ));
  pattern_gen_1_SLICE_139 \pattern_gen_1.SLICE_139 ( .D1(\pattern_gen_1.n17 ), 
    .C1(\pattern_gen_1.n4_adj_223 ), .B1(\row[6] ), .A1(\row[8] ), 
    .D0(\pattern_gen_1.n18_adj_222 ), .C0(\pattern_gen_1.n2797 ), 
    .B0(\column[9] ), .A0(\birdpos[9] ), .F0(\pattern_gen_1.n4_adj_223 ), 
    .F1(\pattern_gen_1.rgb_c_0_N_172 ));
  pattern_gen_1_SLICE_141 \pattern_gen_1.SLICE_141 ( .D1(\towerypos[2] ), 
    .C1(\pattern_gen_1.n4_adj_224 ), .B1(\column[2] ), .D0(\towerypos[1] ), 
    .C0(\towerypos[0] ), .B0(\column[1] ), .A0(\column[0] ), 
    .F0(\pattern_gen_1.n4_adj_224 ), .F1(\pattern_gen_1.n6_adj_225 ));
  pattern_gen_1_SLICE_143 \pattern_gen_1.SLICE_143 ( .D1(\towerypos[4] ), 
    .C1(\pattern_gen_1.n8_adj_226 ), .B1(\column[4] ), .D0(\towerypos[3] ), 
    .C0(\pattern_gen_1.n6_adj_225 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_226 ), .F1(\pattern_gen_1.n10_adj_227 ));
  pattern_gen_1_SLICE_145 \pattern_gen_1.SLICE_145 ( .D1(\column[6] ), 
    .C1(\pattern_gen_1.n12_adj_228 ), .B1(\towerypos[6] ), .D0(\towerypos[5] ), 
    .C0(\pattern_gen_1.n10_adj_227 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_228 ), .F1(\pattern_gen_1.n14_adj_229 ));
  pattern_gen_1_SLICE_147 \pattern_gen_1.SLICE_147 ( .D1(\towerypos[8] ), 
    .C1(\pattern_gen_1.n16_adj_230 ), .B1(\column[8] ), .D0(\towerypos[7] ), 
    .C0(\pattern_gen_1.n14_adj_229 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_230 ), .F1(\pattern_gen_1.n18_adj_231 ));
  pattern_gen_1_SLICE_149 \pattern_gen_1.SLICE_149 ( .D1(n1233), .C1(n1255), 
    .B1(\towerxpos[5] ), .A1(\towerxpos[4] ), .D0(\towerxpos[2] ), 
    .C0(\towerxpos[1] ), .B0(\towerxpos[3] ), .F0(n1255), 
    .F1(\tower_1.towerxpos_1__N_68 ));
  pattern_gen_1_SLICE_151 \pattern_gen_1.SLICE_151 ( .D1(n1255), .C1(n1233), 
    .B1(\towerxpos[5] ), .A1(\towerxpos[4] ), .D0(\towerxpos[9] ), 
    .C0(\towerxpos[8] ), .B0(\towerxpos[7] ), .A0(\towerxpos[6] ), .F0(n1233), 
    .F1(\pattern_gen_1.n1235 ));
  pattern_gen_1_SLICE_153 \pattern_gen_1.SLICE_153 ( 
    .D1(\pattern_gen_1.rgb_c_0_N_170 ), .C1(\pattern_gen_1.rgb_c_0_N_171 ), 
    .B1(\pattern_gen_1.rgb_c_0_N_172 ), .A1(valid), .D0(\row[7] ), 
    .C0(\row[9] ), .F0(\pattern_gen_1.rgb_c_0_N_171 ), .F1(rgb_c_0));
  tower_1_SLICE_155 \tower_1.SLICE_155 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n619[4] ), .B1(\tower_1.n461 ), .D0(\tower_1.n619[3] ), 
    .C0(\tower_1.n467 ), .B0(\tower_1.counter[3] ), 
    .F0(\tower_1.towerypos_9__N_71[3] ), .F1(\tower_1.towerypos_9__N_71[4] ));
  tower_1_SLICE_156 \tower_1.SLICE_156 ( .D1(\tower_1.n445[9] ), 
    .C1(\tower_1.n1714 ), .B1(\tower_1.n1702 ), .A1(\tower_1.counter[9] ), 
    .D0(\tower_1.n460 ), .C0(\tower_1.n5 ), .B0(\tower_1.n458 ), 
    .A0(\tower_1.n457 ), .F0(\tower_1.n1714 ), .F1(\tower_1.n467 ));
  tower_1_SLICE_158 \tower_1.SLICE_158 ( .D1(\tower_1.n459 ), 
    .C1(\tower_1.n461 ), .A1(\tower_1.counter[3] ), .D0(\tower_1.counter[9] ), 
    .C0(\tower_1.n1702 ), .B0(\tower_1.n445[4] ), .A0(\tower_1.counter[4] ), 
    .F0(\tower_1.n461 ), .F1(\tower_1.n5 ));
  tower_1_SLICE_159 \tower_1.SLICE_159 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n458 ), .B1(\tower_1.n619[7] ), .D0(\tower_1.counter[9] ), 
    .C0(\tower_1.n1702 ), .B0(\tower_1.counter[7] ), .A0(\tower_1.n445[7] ), 
    .F0(\tower_1.n458 ), .F1(\tower_1.towerypos_9__N_71[7] ));
  tower_1_SLICE_161 \tower_1.SLICE_161 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n459 ), .B1(\tower_1.n619[6] ), .D0(\tower_1.counter[9] ), 
    .C0(\tower_1.n1702 ), .B0(\tower_1.counter[6] ), .A0(\tower_1.n445[6] ), 
    .F0(\tower_1.n459 ), .F1(\tower_1.towerypos_9__N_71[6] ));
  tower_1_SLICE_165 \tower_1.SLICE_165 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n457 ), .B1(\tower_1.n619[8] ), .D0(\tower_1.counter[9] ), 
    .C0(\tower_1.n1702 ), .B0(\tower_1.counter[8] ), .A0(\tower_1.n445[8] ), 
    .F0(\tower_1.n457 ), .F1(\tower_1.towerypos_9__N_71[8] ));
  pattern_gen_1_SLICE_167 \pattern_gen_1.SLICE_167 ( .D0(\pattern_gen_1.n55 ), 
    .C0(\pattern_gen_1.n1235 ), .B0(\pattern_gen_1.cout ), 
    .A0(\pattern_gen_1.n20 ), .F0(\pattern_gen_1.rgb_c_0_N_170 ));
  pattern_gen_1_SLICE_168 \pattern_gen_1.SLICE_168 ( 
    .D0(\pattern_gen_1.n52[8] ), .C0(\pattern_gen_1.n18_adj_220 ), 
    .B0(\column[9] ), .F0(\pattern_gen_1.n17 ));
  SLICE_169 SLICE_169( .F0(VCC_net));
  vga_1_SLICE_171 \vga_1.SLICE_171 ( .C1(\row[8] ), .D0(\column[9] ), 
    .C0(\row[9] ), .B0(\row[7] ), .A0(\row[8] ), .F0(\vga_1.valid_N_174 ), 
    .F1(n19));
  vga_1_SLICE_172 \vga_1.SLICE_172 ( .D0(\column[2] ), .C0(\column[0] ), 
    .B0(\column[1] ), .A0(\column[4] ), .F0(\vga_1.n3104 ));
  vga_1_SLICE_173 \vga_1.SLICE_173 ( .D0(\vga_1.row[0]_2 ), .F0(n1));
  vga_1_SLICE_174 \vga_1.SLICE_174 ( .D1(\row[3] ), .D0(\row[2] ), .F0(n6), 
    .F1(n14));
  vga_1_SLICE_175 \vga_1.SLICE_175 ( .D1(\row[5] ), .C0(\row[1] ), .F0(n2), 
    .F1(n11));
  vga_1_SLICE_176 \vga_1.SLICE_176 ( .D0(\row[4] ), .F0(n9));
  vga_1_SLICE_180 \vga_1.SLICE_180 ( .D0(\row[7] ), .F0(n15));
  vga_1_SLICE_181 \vga_1.SLICE_181 ( .D1(\row[6] ), .D0(\row[9] ), .F0(n10), 
    .F1(\pattern_gen_1.n1_2[6] ));
  vga_1_SLICE_182 \vga_1.SLICE_182 ( .DI1(\vga_1.VSYNC_c_N_169 ), 
    .D1(\vga_1.n3104 ), .C1(\vga_1.n7_adj_234 ), .B1(\column[5] ), 
    .A1(\column[9] ), .D0(\column[3] ), .C0(\column[8] ), .B0(\column[7] ), 
    .A0(\column[6] ), .CLK(vga_clk), .Q1(VSYNC_c), .F0(\vga_1.n7_adj_234 ), 
    .F1(\vga_1.VSYNC_c_N_169 ));
  vga_1_HSYNC_c_I_0 \vga_1.HSYNC_c_I_0 ( .DO0(\vga_1.HSYNC_c_N_168 ), 
    .OUTCLK(vga_clk), .PADDO(HSYNC_c));
  mypll_1_lscc_pll_inst_u_PLL_B \mypll_1.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_c), .FEEDBACK(\mypll_1.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\mypll_1.lscc_pll_inst.feedback_w ), 
    .OUTCORE(output_freq_c), .OUTGLOBAL(vga_clk));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_0), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_0), .rgb3(rgb[3]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_0), .rgb1(rgb[1]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_0), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_0), .rgb5(rgb[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  output_freq output_freq_I( .PADDO(output_freq_c), .output_freq(output_freq));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  clk clk_I( .PADDI(clk_c), .clk(clk));
endmodule

module gravity_1_SLICE_0 ( input DI1, DI0, D1, B1, D0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_12_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_27 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module gravity_1_SLICE_1 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_12_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_29 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_28 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_2 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_12_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_31 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_30 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gravity_1/velocity_86_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_15__I_36 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gravity_1/velocity_15__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_4 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_12_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_33 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_32 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gravity_1/velocity_86_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_15__I_38 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gravity_1/velocity_15__I_37 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_6 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_12_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_35 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_34 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gravity_1/velocity_86_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \gravity_1/velocity_15__I_40 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gravity_1/velocity_15__I_39 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module gravity_1_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gravity_1/velocity_86_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_15__I_42 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gravity_1/velocity_15__I_41 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_9 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_12_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_56 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_55 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_10 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \gravity_1/add_12_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_57 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module gravity_1_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gravity_1/velocity_86_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_15__I_44 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gravity_1/velocity_15__I_43 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_12 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gravity_1/velocity_86_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_15__I_45 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_13 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/row_85_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_85_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_85_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_85_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_85_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_18 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/row_85_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_19 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_20 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_21 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_22 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_23 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_24 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/column_9__I_18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module pattern_gen_1_SLICE_25 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_179_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_26 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_178_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_27 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_178_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_28 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_178_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_29 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_178_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_30 ( input D1, D0, C0, B0, CIN0, CIN1, output F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_193_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_31 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_193_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_32 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_193_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_33 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_193_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_34 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_193_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_35 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_179_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_36 ( input D1, C1, B1, CIN1, output COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_193_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_37 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_178_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_38 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_179_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_179_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_40 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_78_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_41 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_78_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_42 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_78_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_78_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_44 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_78_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_45 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_179_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_46 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_226_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_47 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_226_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_48 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_226_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_49 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_190_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_48 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_47 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_50 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \tower_1/counter_i9_190_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module tower_1_SLICE_51 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/add_226_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_52 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_53 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_54 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_55 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_9__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_56 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_7__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_57 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_190_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_50 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_49 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_58 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/mod_3_add_311_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_59 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_60 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_3__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_61 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/towerypos_1__I_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_62 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_190_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_52 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_51 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_63 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/add_213_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerxpos_9__I_19 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/towerxpos_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_64 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/add_213_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerxpos_9__I_21 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/towerxpos_9__I_20 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_65 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/add_213_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/towerxpos_9__I_23 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/towerxpos_9__I_22 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_66 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/add_213_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerxpos_9__I_25 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerxpos_9__I_24 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_67 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \tower_1/counter_i9_190_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_46 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_68 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_190_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_54 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_53 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_69 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \tower_1/add_213_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/towerxpos_9__I_26 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_70 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut4 \gravity_1.SLICE_70_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_15__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_71 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_71_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_71_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_13__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_14__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_73 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_73_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_73_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_11__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_12__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_75 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_75_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_75_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_10__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_77 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_77_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_77_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_7__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_8__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_79 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_79_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_79_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_6__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_1_SLICE_81 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40003 \vga_1/i2852_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \vga_1/valid_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_83 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40004 \pattern_gen_1/i24_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \pattern_gen_1/LessThan_22_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_85 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40006 \tower_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 \tower_1/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_86 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \tower_1/mod_3_i340_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \tower_1/mod_3_i317_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_87 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40010 \gravity_1/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_88 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40011 \gravity_1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 \gravity_1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40013 \gravity_1/i819_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \gravity_1/i3_3_lut_adj_62 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x4440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_91 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40015 \gravity_1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \gravity_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_93 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40017 \gravity_1/i2846_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \gravity_1/i3_3_lut_adj_63 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x1333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40019 \vga_1/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \vga_1/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_97 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40021 \vga_1/i2849_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 \vga_1/i4_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_99 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40022 \vga_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \vga_1/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_101 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \vga_1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \vga_1/i2_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_103 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40026 \pattern_gen_1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 \vga_1/i98_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \vga_1/i2834_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \vga_1/i33_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x7FF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_107 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40029 \pattern_gen_1/LessThan_22_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \pattern_gen_1/LessThan_22_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x4F04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_109 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40031 \pattern_gen_1/LessThan_22_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \pattern_gen_1/LessThan_22_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_111 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40031 \pattern_gen_1/LessThan_22_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \pattern_gen_1/LessThan_22_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_113 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40029 \pattern_gen_1/LessThan_22_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \pattern_gen_1/LessThan_22_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_115 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40033 \pattern_gen_1/LessThan_10_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \pattern_gen_1/LessThan_10_i6_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_117 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \pattern_gen_1/LessThan_10_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \pattern_gen_1/LessThan_10_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_119 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \pattern_gen_1/LessThan_10_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \pattern_gen_1/LessThan_10_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_121 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \pattern_gen_1/LessThan_10_i20_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \pattern_gen_1/LessThan_10_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_123 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40029 \pattern_gen_1/LessThan_5_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 \pattern_gen_1/LessThan_5_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x4D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_125 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \pattern_gen_1/LessThan_5_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \pattern_gen_1/LessThan_5_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_127 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \pattern_gen_1/LessThan_5_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \pattern_gen_1/LessThan_5_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_129 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \pattern_gen_1/LessThan_5_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \pattern_gen_1/LessThan_5_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_131 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40033 \pattern_gen_1/LessThan_7_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \pattern_gen_1/LessThan_7_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x3B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_133 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \pattern_gen_1/LessThan_7_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \pattern_gen_1/LessThan_7_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_135 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \pattern_gen_1/LessThan_7_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \pattern_gen_1/LessThan_7_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_137 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40038 \pattern_gen_1/LessThan_7_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \pattern_gen_1/LessThan_7_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \pattern_gen_1/i3_4_lut_adj_59 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \pattern_gen_1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x0D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_141 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40033 \pattern_gen_1/LessThan_20_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \pattern_gen_1/LessThan_20_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x7310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_143 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \pattern_gen_1/LessThan_20_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \pattern_gen_1/LessThan_20_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_145 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40031 \pattern_gen_1/LessThan_20_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \pattern_gen_1/LessThan_20_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_147 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \pattern_gen_1/LessThan_20_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \pattern_gen_1/LessThan_20_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40042 \tower_1/i2843_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40010 \pattern_gen_1/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40043 \pattern_gen_1/i1_4_lut_adj_58 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \pattern_gen_1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_153 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40045 \pattern_gen_1/rgb_c_0_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \pattern_gen_1/i2520_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xAA08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_155 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 \tower_1/mod_3_i341_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \tower_1/mod_3_i342_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40048 \tower_1/i1260_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \tower_1/i1256_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_158 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \tower_1/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \tower_1/mod_3_i318_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_159 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \tower_1/mod_3_i338_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \tower_1/mod_3_i315_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xACCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_161 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \tower_1/mod_3_i339_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \tower_1/mod_3_i316_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_165 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \tower_1/mod_3_i337_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \tower_1/mod_3_i314_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_167 ( input D0, C0, B0, A0, output F0 );

  lut40053 \pattern_gen_1/i2_4_lut_adj_60 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x2A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_168 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40005 \pattern_gen_1/LessThan_7_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_169 ( output F0 );
  wire   GNDI;

  lut40054 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_171 ( input C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \vga_1/i211_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \vga_1/i717_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_172 ( input D0, C0, B0, A0, output F0 );

  lut40057 \vga_1/i1_4_lut_adj_61 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x0140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_173 ( input D0, output F0 );
  wire   GNDI;

  lut40058 \vga_1/i186_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_174 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40059 \vga_1/i209_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \vga_1/i208_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_175 ( input D1, C0, output F0, F1 );
  wire   GNDI;

  lut40059 \vga_1/i109_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \vga_1/i207_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_176 ( input D0, output F0 );
  wire   GNDI;

  lut40058 \vga_1/i210_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_180 ( input D0, output F0 );
  wire   GNDI;

  lut40058 \vga_1/i103_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_181 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/sub_11_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \vga_1/i212_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_182 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40061 \vga_1/i2837_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \vga_1/i2_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \vga_1/VSYNC_c_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_HSYNC_c_I_0 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B_B \vga_1/HSYNC_c_I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module mypll_1_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \mypll_1/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module output_freq ( input PADDO, output output_freq );
  wire   VCCI;

  BB_B_B \output_freq_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(output_freq));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => output_freq) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
