# Padring for asicone chip (2025/07/21)
# IHP 130nm
# By: Duran

# Set the design name
DESIGN asicone_202508;

# Define the total chip area in microns
# Actual available area (from sealring) 1432.6x1396.06
# The sealring occupies 36.4um in margin, and we need to guard 22.9um (25 - 2.1) more per-side
# Additional, the bondpad is outside. We need to account for 77 (70+7) more per-side
# To match fillers, we lost 1.4um (0.7 per-side)
# The available chip size is:
AREA 1160 1122; 

# Placement grid size in microns
GRID 0.005;

# Place the corners
# CORNER <instance name> <location> <cell name> ;

CORNER CORNER_1 SE sg13g2_Corner ;
CORNER CORNER_2 SW sg13g2_Corner ;
CORNER CORNER_3 NE sg13g2_Corner ;
CORNER CORNER_4 NW sg13g2_Corner ;

# Define the fillers by default
FILLER sg13g2_Filler200 sg13g2_Filler400 sg13g2_Filler1000 sg13g2_Filler2000 sg13g2_Filler4000 sg13g2_Filler10000 ;

# Define the north edge of the pad ring
# PAD <instance name> <location> [FLIP] <cell name> ;
# BOND <instance name> [FLIP] <cell name> ;
#
# SPACE <microns> : use fixed space between preceding and succeeding cell.
#

# North, left to right
LOC N ;
FILLER sg13g2_Filler200 sg13g2_Filler400 sg13g2_Filler1000 sg13g2_Filler2000 sg13g2_Filler4000 sg13g2_Filler10000 ;

PAD pad_RO_101_Drain_Force N sg13g2_IOPadAnalog ;
BOND bd_pad_RO_101_Drain_Force FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_RO_101_Drain_Sense N sg13g2_IOPadAnalog ;
BOND bd_pad_RO_101_Drain_Sense FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_RO_101_extra_load N sg13g2_IOPadAnalog ;
BOND bd_pad_RO_101_extra_load FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_RO_13_Drain_Force N sg13g2_IOPadAnalog ;
BOND bd_pad_RO_13_Drain_Force FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_RO_13_Drain_Sense N sg13g2_IOPadAnalog ;
BOND bd_pad_RO_13_Drain_Sense FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_RO_13_extra_load N sg13g2_IOPadAnalog ;
BOND bd_pad_RO_13_extra_load FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_RO_VDD N sg13g2_IOPadAnalog ;
BOND bd_pad_RO_VDD FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_RO2_VDD N sg13g2_IOPadAnalog ;
BOND bd_pad_RO2_VDD FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_RO_101_Vout N sg13g2_IOPadOut16mA ;
BOND bd_pad_RO_101_Vout FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_RO_13_Vout N sg13g2_IOPadOut16mA ;
BOND bd_pad_RO_13_Vout FLIP sg13g2_bpd70 5 ;

# East, down to up
LOC E;
FILLER sg13g2_Filler200 sg13g2_Filler400 sg13g2_Filler1000 sg13g2_Filler2000 sg13g2_Filler4000 sg13g2_Filler10000 ;

PAD pad_adc_go E sg13g2_IOPadIn ;
BOND bd_pad_adc_go FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_vss_north_0 E sg13g2_IOPadVssExt ;
BOND bd_vss_north_0 FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_vdd_north_0 E sg13g2_IOPadVddExt ;
BOND bd_vdd_north_0 FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_vsspst_north_0 E sg13g2_IOPadIOVss ;
BOND bd_vsspst_north_0 FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_vddpst_north_0 E sg13g2_IOPadIOVdd ;
BOND bd_vddpst_north_0 FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_miso E sg13g2_IOPadOut16mA ;
BOND bd_pad_miso FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_mosi E sg13g2_IOPadIn ;
BOND bd_pad_mosi FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_sclk E sg13g2_IOPadIn ;
BOND bd_pad_sclk FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_cs E sg13g2_IOPadIn ;
BOND bd_pad_cs FLIP sg13g2_bpd70 5 ;

# South, left to right
LOC S;
FILLER sg13g2_Filler200 sg13g2_Filler400 sg13g2_Filler1000 sg13g2_Filler2000 sg13g2_Filler4000 sg13g2_Filler10000 ;

PAD pad_adc_avdd S sg13g2_IOPadAnalog ;
BOND bd_pad_adc_avdd FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_adc_rst S sg13g2_IOPadIn ;
BOND bd_pad_adc_rst FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_adc_clk S sg13g2_IOPadIn ;
BOND bd_pad_adc_clk FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_adc_result_0 S sg13g2_IOPadOut16mA ;
BOND bd_pad_adc_result_0 FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_adc_result_1 S sg13g2_IOPadOut16mA ;
BOND bd_pad_adc_result_1 FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_adc_result_2 S sg13g2_IOPadOut16mA ;
BOND bd_pad_adc_result_2 FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_adc_result_3 S sg13g2_IOPadOut16mA ;
BOND bd_pad_adc_result_3 FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_adc_result_4 S sg13g2_IOPadOut16mA ;
BOND bd_pad_adc_result_4 FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_adc_valid S sg13g2_IOPadOut16mA ;
BOND bd_pad_adc_valid FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_adc_sample S sg13g2_IOPadOut16mA ;
BOND bd_pad_adc_sample FLIP sg13g2_bpd70 5 ;

# West, down to up
LOC W;
FILLER sg13g2_Filler200 sg13g2_Filler400 sg13g2_Filler1000 sg13g2_Filler2000 sg13g2_Filler4000 sg13g2_Filler10000 ;

PAD pad_adc_vss W sg13g2_IOPadVss ;
BOND bd_pad_adc_vss FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_adc_vrefp W sg13g2_IOPadAnalog ;
BOND bd_pad_adc_vrefp FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_adc_vrefn W sg13g2_IOPadAnalog ;
BOND bd_pad_adc_vrefn FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_adc_vin W sg13g2_IOPadAnalog ;
BOND bd_pad_adc_vin FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_adc_vip W sg13g2_IOPadAnalog ;
BOND bd_pad_adc_vip FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_RO_VSS W sg13g2_IOPadVssExt ;
BOND bd_pad_RO_VSS FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_RO_RST_B W sg13g2_IOPadIn ;
BOND bd_pad_RO_RST_B FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_RO_101_DUT_gate W sg13g2_IOPadIn ;
BOND bd_pad_RO_101_DUT_gate FLIP sg13g2_bpd70 5 ;
SPACE 0 ;
PAD pad_RO_13_DUT_gate W sg13g2_IOPadIn ;
BOND bd_pad_RO_13_DUT_gate FLIP sg13g2_bpd70 5 ;
