-------------------------------------------------------------------------
-- Colby McKinley
-- Department of Electrical and Computer Engineering
-- Iowa State University
-------------------------------------------------------------------------


-- mux2_structure.vhd
-------------------------------------------------------------------------
-- DESCRIPTION: This file implements a 2:1 mux using structure
-- architecture

-------------------------------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;

entity mux2_structure is
  generic(N : integer := 32);
  port(i_A  : in std_logic_vector(N-1 downto 0);
       i_B  : in std_logic_vector(N-1 downto 0);
       i_S  : in std_logic;
       o_F  : out std_logic_vector(N-1 downto 0));

end mux2_structure;

architecture structure of mux2_structure is

component invg
  port(i_A  : in std_logic;
       o_F  : out std_logic);
end component;

component andg2
  port(i_A  : in std_logic;
       i_B  : in std_logic;
       o_F  : out std_logic);
end component;

component org2
  port(i_A  : in std_logic;
       i_B  : in std_logic;
       o_F  : out std_logic);
end component;

signal inv_S, i_AS, i_BIS

begin
inv_s: invg 
    port map(i_A  => i_S,
  	     o_F  => inv_S);
mux: for i in 0 to N-1 generate
   andBIS_i: andg2 
    port map(i_A  => i_B(i),
             i_B  => inv_S,
  	          o_F  => i_BIS(i));
 andAS_i: andg2 
    port map(i_A  => i_A(i),
             i_B  => i_S,
  	          o_F  => i_AS(i));
 or_i: andg2 
    port map(i_A  => i_AS(i),
             i_B  => i_BIS(i),
  	          o_F  => o_F(i));
end generate;

  
end structure;