{
  "module_name": "qmi.h",
  "hash_id": "142851ecc2d469c7b92871c280723110b3b63e18d53e86d261a0527be63f13ce",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath10k/qmi.h",
  "human_readable_source": " \n \n#ifndef _ATH10K_QMI_H_\n#define _ATH10K_QMI_H_\n\n#include <linux/soc/qcom/qmi.h>\n#include <linux/qrtr.h>\n#include \"qmi_wlfw_v01.h\"\n\n#define MAX_NUM_MEMORY_REGIONS\t\t\t2\n#define MAX_TIMESTAMP_LEN\t\t\t32\n#define MAX_BUILD_ID_LEN\t\t\t128\n#define MAX_NUM_CAL_V01\t\t\t5\n\nenum ath10k_qmi_driver_event_type {\n\tATH10K_QMI_EVENT_SERVER_ARRIVE,\n\tATH10K_QMI_EVENT_SERVER_EXIT,\n\tATH10K_QMI_EVENT_FW_READY_IND,\n\tATH10K_QMI_EVENT_FW_DOWN_IND,\n\tATH10K_QMI_EVENT_MSA_READY_IND,\n\tATH10K_QMI_EVENT_MAX,\n};\n\nstruct ath10k_msa_mem_info {\n\tphys_addr_t addr;\n\tu32 size;\n\tbool secure;\n};\n\nstruct ath10k_qmi_chip_info {\n\tu32 chip_id;\n\tu32 chip_family;\n};\n\nstruct ath10k_qmi_board_info {\n\tu32 board_id;\n};\n\nstruct ath10k_qmi_soc_info {\n\tu32 soc_id;\n};\n\nstruct ath10k_qmi_cal_data {\n\tu32 cal_id;\n\tu32 total_size;\n\tu8 *data;\n};\n\nstruct ath10k_tgt_pipe_cfg {\n\t__le32 pipe_num;\n\t__le32 pipe_dir;\n\t__le32 nentries;\n\t__le32 nbytes_max;\n\t__le32 flags;\n\t__le32 reserved;\n};\n\nstruct ath10k_svc_pipe_cfg {\n\t__le32 service_id;\n\t__le32 pipe_dir;\n\t__le32 pipe_num;\n};\n\nstruct ath10k_shadow_reg_cfg {\n\t__le16 ce_id;\n\t__le16 reg_offset;\n};\n\nstruct ath10k_qmi_wlan_enable_cfg {\n\tu32 num_ce_tgt_cfg;\n\tstruct ath10k_tgt_pipe_cfg *ce_tgt_cfg;\n\tu32 num_ce_svc_pipe_cfg;\n\tstruct ath10k_svc_pipe_cfg *ce_svc_cfg;\n\tu32 num_shadow_reg_cfg;\n\tstruct ath10k_shadow_reg_cfg *shadow_reg_cfg;\n};\n\nstruct ath10k_qmi_driver_event {\n\tstruct list_head list;\n\tenum ath10k_qmi_driver_event_type type;\n\tvoid *data;\n};\n\nenum ath10k_qmi_state {\n\tATH10K_QMI_STATE_INIT_DONE,\n\tATH10K_QMI_STATE_DEINIT,\n};\n\nstruct ath10k_qmi {\n\tstruct ath10k *ar;\n\tstruct qmi_handle qmi_hdl;\n\tstruct sockaddr_qrtr sq;\n\tstruct work_struct event_work;\n\tstruct workqueue_struct *event_wq;\n\tstruct list_head event_list;\n\tspinlock_t event_lock;  \n\tu32 nr_mem_region;\n\tstruct ath10k_msa_mem_info mem_region[MAX_NUM_MEMORY_REGIONS];\n\tstruct ath10k_qmi_chip_info chip_info;\n\tstruct ath10k_qmi_board_info board_info;\n\tstruct ath10k_qmi_soc_info soc_info;\n\tchar fw_build_id[MAX_BUILD_ID_LEN + 1];\n\tu32 fw_version;\n\tbool fw_ready;\n\tchar fw_build_timestamp[MAX_TIMESTAMP_LEN + 1];\n\tstruct ath10k_qmi_cal_data cal_data[MAX_NUM_CAL_V01];\n\tbool msa_fixed_perm;\n\tenum ath10k_qmi_state state;\n};\n\nint ath10k_qmi_wlan_enable(struct ath10k *ar,\n\t\t\t   struct ath10k_qmi_wlan_enable_cfg *config,\n\t\t\t   enum wlfw_driver_mode_enum_v01 mode,\n\t\t\t   const char *version);\nint ath10k_qmi_wlan_disable(struct ath10k *ar);\nint ath10k_qmi_init(struct ath10k *ar, u32 msa_size);\nint ath10k_qmi_deinit(struct ath10k *ar);\nint ath10k_qmi_set_fw_log_mode(struct ath10k *ar, u8 fw_log_mode);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}