[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenerateModule/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/GenerateModule/top.v".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/GenerateModule/top.v".
AST_DEBUG_BEGIN
Count: 276
LIB: work
FILE: ${SURELOG_DIR}/tests/GenerateModule/top.v
n<> u<275> t<Top_level_rule> c<1> l<1:1> el<27:1>
  n<> u<1> t<Null_rule> p<275> s<274> l<1:1>
  n<> u<274> t<Source_text> p<275> c<161> l<1:1> el<26:10>
    n<> u<161> t<Description> p<274> c<160> s<273> l<1:1> el<19:10>
      n<> u<160> t<Module_declaration> p<161> c<5> l<1:1> el<19:10>
        n<> u<5> t<Module_nonansi_header> p<160> c<2> s<33> l<1:1> el<1:21>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<small_test> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:18>
          n<> u<4> t<List_of_ports> p<5> l<1:18> el<1:20>
        n<> u<33> t<Module_item> p<160> c<32> s<42> l<3:3> el<3:35>
          n<> u<32> t<Non_port_module_item> p<33> c<31> l<3:3> el<3:35>
            n<> u<31> t<Module_or_generate_item> p<32> c<30> l<3:3> el<3:35>
              n<> u<30> t<Module_common_item> p<31> c<29> l<3:3> el<3:35>
                n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<3:3> el<3:35>
                  n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<3:3> el<3:35>
                    n<> u<27> t<Parameter_declaration> p<28> c<17> l<3:3> el<3:34>
                      n<> u<17> t<Data_type_or_implicit> p<27> c<6> s<26> l<3:13> el<3:25>
                        n<> u<6> t<Signing_Signed> p<17> s<16> l<3:13> el<3:19>
                        n<> u<16> t<Packed_dimension> p<17> c<15> l<3:20> el<3:25>
                          n<> u<15> t<Constant_range> p<16> c<10> l<3:21> el<3:24>
                            n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:21> el<3:22>
                              n<> u<9> t<Constant_primary> p<10> c<8> l<3:21> el<3:22>
                                n<> u<8> t<Primary_literal> p<9> c<7> l<3:21> el<3:22>
                                  n<3> u<7> t<INT_CONST> p<8> l<3:21> el<3:22>
                            n<> u<14> t<Constant_expression> p<15> c<13> l<3:23> el<3:24>
                              n<> u<13> t<Constant_primary> p<14> c<12> l<3:23> el<3:24>
                                n<> u<12> t<Primary_literal> p<13> c<11> l<3:23> el<3:24>
                                  n<0> u<11> t<INT_CONST> p<12> l<3:23> el<3:24>
                      n<> u<26> t<List_of_param_assignments> p<27> c<25> l<3:26> el<3:34>
                        n<> u<25> t<Param_assignment> p<26> c<18> l<3:26> el<3:34>
                          n<SIZE> u<18> t<STRING_CONST> p<25> s<24> l<3:26> el<3:30>
                          n<> u<24> t<Constant_param_expression> p<25> c<23> l<3:33> el<3:34>
                            n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<3:33> el<3:34>
                              n<> u<22> t<Constant_expression> p<23> c<21> l<3:33> el<3:34>
                                n<> u<21> t<Constant_primary> p<22> c<20> l<3:33> el<3:34>
                                  n<> u<20> t<Primary_literal> p<21> c<19> l<3:33> el<3:34>
                                    n<5> u<19> t<INT_CONST> p<20> l<3:33> el<3:34>
        n<> u<42> t<Module_item> p<160> c<41> s<158> l<5:3> el<5:15>
          n<> u<41> t<Non_port_module_item> p<42> c<40> l<5:3> el<5:15>
            n<> u<40> t<Module_or_generate_item> p<41> c<39> l<5:3> el<5:15>
              n<> u<39> t<Module_common_item> p<40> c<38> l<5:3> el<5:15>
                n<> u<38> t<Module_or_generate_item_declaration> p<39> c<37> l<5:3> el<5:15>
                  n<> u<37> t<Genvar_declaration> p<38> c<36> l<5:3> el<5:15>
                    n<> u<36> t<Identifier_list> p<37> c<34> l<5:10> el<5:14>
                      n<i> u<34> t<STRING_CONST> p<36> s<35> l<5:10> el<5:11>
                      n<m> u<35> t<STRING_CONST> p<36> l<5:13> el<5:14>
        n<> u<158> t<Module_item> p<160> c<157> s<159> l<6:3> el<17:14>
          n<> u<157> t<Non_port_module_item> p<158> c<156> l<6:3> el<17:14>
            n<> u<156> t<Generate_region> p<157> c<154> l<6:3> el<17:14>
              n<> u<154> t<Generate_item> p<156> c<153> s<155> l<7:5> el<16:8>
                n<> u<153> t<Module_or_generate_item> p<154> c<152> l<7:5> el<16:8>
                  n<> u<152> t<Module_common_item> p<153> c<151> l<7:5> el<16:8>
                    n<> u<151> t<Loop_generate_construct> p<152> c<48> l<7:5> el<16:8>
                      n<> u<48> t<Genvar_initialization> p<151> c<43> s<58> l<7:10> el<7:13>
                        n<i> u<43> t<STRING_CONST> p<48> s<47> l<7:10> el<7:11>
                        n<> u<47> t<Constant_expression> p<48> c<46> l<7:12> el<7:13>
                          n<> u<46> t<Constant_primary> p<47> c<45> l<7:12> el<7:13>
                            n<> u<45> t<Primary_literal> p<46> c<44> l<7:12> el<7:13>
                              n<0> u<44> t<INT_CONST> p<45> l<7:12> el<7:13>
                      n<> u<58> t<Constant_expression> p<151> c<52> s<71> l<7:15> el<7:21>
                        n<> u<52> t<Constant_expression> p<58> c<51> s<57> l<7:15> el<7:16>
                          n<> u<51> t<Constant_primary> p<52> c<50> l<7:15> el<7:16>
                            n<> u<50> t<Primary_literal> p<51> c<49> l<7:15> el<7:16>
                              n<i> u<49> t<STRING_CONST> p<50> l<7:15> el<7:16>
                        n<> u<57> t<BinOp_Less> p<58> s<56> l<7:16> el<7:17>
                        n<> u<56> t<Constant_expression> p<58> c<55> l<7:17> el<7:21>
                          n<> u<55> t<Constant_primary> p<56> c<54> l<7:17> el<7:21>
                            n<> u<54> t<Primary_literal> p<55> c<53> l<7:17> el<7:21>
                              n<SIZE> u<53> t<STRING_CONST> p<54> l<7:17> el<7:21>
                      n<> u<71> t<Genvar_iteration> p<151> c<59> s<150> l<7:23> el<7:28>
                        n<i> u<59> t<STRING_CONST> p<71> s<60> l<7:23> el<7:24>
                        n<> u<60> t<AssignOp_Assign> p<71> s<70> l<7:24> el<7:25>
                        n<> u<70> t<Constant_expression> p<71> c<64> l<7:25> el<7:28>
                          n<> u<64> t<Constant_expression> p<70> c<63> s<69> l<7:25> el<7:26>
                            n<> u<63> t<Constant_primary> p<64> c<62> l<7:25> el<7:26>
                              n<> u<62> t<Primary_literal> p<63> c<61> l<7:25> el<7:26>
                                n<i> u<61> t<STRING_CONST> p<62> l<7:25> el<7:26>
                          n<> u<69> t<BinOp_Plus> p<70> s<68> l<7:26> el<7:27>
                          n<> u<68> t<Constant_expression> p<70> c<67> l<7:27> el<7:28>
                            n<> u<67> t<Constant_primary> p<68> c<66> l<7:27> el<7:28>
                              n<> u<66> t<Primary_literal> p<67> c<65> l<7:27> el<7:28>
                                n<1> u<65> t<INT_CONST> p<66> l<7:27> el<7:28>
                      n<> u<150> t<Generate_item> p<151> c<149> l<7:30> el<16:8>
                        n<> u<149> t<Generate_begin_end_block> p<150> c<72> l<7:30> el<16:8>
                          n<B1> u<72> t<STRING_CONST> p<149> s<81> l<7:37> el<7:39>
                          n<> u<81> t<Generate_item> p<149> c<80> s<147> l<9:9> el<9:17>
                            n<> u<80> t<Module_or_generate_item> p<81> c<79> l<9:9> el<9:17>
                              n<> u<79> t<Module_instantiation> p<80> c<73> l<9:9> el<9:17>
                                n<M1> u<73> t<STRING_CONST> p<79> s<78> l<9:9> el<9:11>
                                n<> u<78> t<Hierarchical_instance> p<79> c<75> l<9:12> el<9:16>
                                  n<> u<75> t<Name_of_instance> p<78> c<74> s<77> l<9:12> el<9:14>
                                    n<N1> u<74> t<STRING_CONST> p<75> l<9:12> el<9:14>
                                  n<> u<77> t<List_of_port_connections> p<78> c<76> l<9:15> el<9:15>
                                    n<> u<76> t<Ordered_port_connection> p<77> l<9:15> el<9:15>
                          n<> u<147> t<Generate_item> p<149> c<146> s<148> l<11:9> el<15:12>
                            n<> u<146> t<Module_or_generate_item> p<147> c<145> l<11:9> el<15:12>
                              n<> u<145> t<Module_common_item> p<146> c<144> l<11:9> el<15:12>
                                n<> u<144> t<Conditional_generate_construct> p<145> c<143> l<11:9> el<15:12>
                                  n<> u<143> t<If_generate_construct> p<144> c<142> l<11:9> el<15:12>
                                    n<> u<142> t<IF> p<143> s<91> l<11:9> el<11:11>
                                    n<> u<91> t<Constant_expression> p<143> c<85> s<141> l<11:13> el<11:17>
                                      n<> u<85> t<Constant_expression> p<91> c<84> s<90> l<11:13> el<11:14>
                                        n<> u<84> t<Constant_primary> p<85> c<83> l<11:13> el<11:14>
                                          n<> u<83> t<Primary_literal> p<84> c<82> l<11:13> el<11:14>
                                            n<i> u<82> t<STRING_CONST> p<83> l<11:13> el<11:14>
                                      n<> u<90> t<BinOp_GreatEqual> p<91> s<89> l<11:14> el<11:16>
                                      n<> u<89> t<Constant_expression> p<91> c<88> l<11:16> el<11:17>
                                        n<> u<88> t<Constant_primary> p<89> c<87> l<11:16> el<11:17>
                                          n<> u<87> t<Primary_literal> p<88> c<86> l<11:16> el<11:17>
                                            n<1> u<86> t<INT_CONST> p<87> l<11:16> el<11:17>
                                    n<> u<141> t<Generate_item> p<143> c<140> l<11:19> el<15:12>
                                      n<> u<140> t<Generate_begin_end_block> p<141> c<92> l<11:19> el<15:12>
                                        n<B4> u<92> t<STRING_CONST> p<140> s<138> l<11:26> el<11:28>
                                        n<> u<138> t<Generate_item> p<140> c<137> s<139> l<12:13> el<14:16>
                                          n<> u<137> t<Module_or_generate_item> p<138> c<136> l<12:13> el<14:16>
                                            n<> u<136> t<Module_common_item> p<137> c<135> l<12:13> el<14:16>
                                              n<> u<135> t<Loop_generate_construct> p<136> c<98> l<12:13> el<14:16>
                                                n<> u<98> t<Genvar_initialization> p<135> c<93> s<108> l<12:18> el<12:21>
                                                  n<m> u<93> t<STRING_CONST> p<98> s<97> l<12:18> el<12:19>
                                                  n<> u<97> t<Constant_expression> p<98> c<96> l<12:20> el<12:21>
                                                    n<> u<96> t<Constant_primary> p<97> c<95> l<12:20> el<12:21>
                                                      n<> u<95> t<Primary_literal> p<96> c<94> l<12:20> el<12:21>
                                                        n<i> u<94> t<STRING_CONST> p<95> l<12:20> el<12:21>
                                                n<> u<108> t<Constant_expression> p<135> c<102> s<121> l<12:23> el<12:29>
                                                  n<> u<102> t<Constant_expression> p<108> c<101> s<107> l<12:23> el<12:24>
                                                    n<> u<101> t<Constant_primary> p<102> c<100> l<12:23> el<12:24>
                                                      n<> u<100> t<Primary_literal> p<101> c<99> l<12:23> el<12:24>
                                                        n<m> u<99> t<STRING_CONST> p<100> l<12:23> el<12:24>
                                                  n<> u<107> t<BinOp_Less> p<108> s<106> l<12:24> el<12:25>
                                                  n<> u<106> t<Constant_expression> p<108> c<105> l<12:25> el<12:29>
                                                    n<> u<105> t<Constant_primary> p<106> c<104> l<12:25> el<12:29>
                                                      n<> u<104> t<Primary_literal> p<105> c<103> l<12:25> el<12:29>
                                                        n<SIZE> u<103> t<STRING_CONST> p<104> l<12:25> el<12:29>
                                                n<> u<121> t<Genvar_iteration> p<135> c<109> s<134> l<12:31> el<12:36>
                                                  n<m> u<109> t<STRING_CONST> p<121> s<110> l<12:31> el<12:32>
                                                  n<> u<110> t<AssignOp_Assign> p<121> s<120> l<12:32> el<12:33>
                                                  n<> u<120> t<Constant_expression> p<121> c<114> l<12:33> el<12:36>
                                                    n<> u<114> t<Constant_expression> p<120> c<113> s<119> l<12:33> el<12:34>
                                                      n<> u<113> t<Constant_primary> p<114> c<112> l<12:33> el<12:34>
                                                        n<> u<112> t<Primary_literal> p<113> c<111> l<12:33> el<12:34>
                                                          n<m> u<111> t<STRING_CONST> p<112> l<12:33> el<12:34>
                                                    n<> u<119> t<BinOp_Plus> p<120> s<118> l<12:34> el<12:35>
                                                    n<> u<118> t<Constant_expression> p<120> c<117> l<12:35> el<12:36>
                                                      n<> u<117> t<Constant_primary> p<118> c<116> l<12:35> el<12:36>
                                                        n<> u<116> t<Primary_literal> p<117> c<115> l<12:35> el<12:36>
                                                          n<1> u<115> t<INT_CONST> p<116> l<12:35> el<12:36>
                                                n<> u<134> t<Generate_item> p<135> c<133> l<12:38> el<14:16>
                                                  n<> u<133> t<Generate_begin_end_block> p<134> c<122> l<12:38> el<14:16>
                                                    n<B5> u<122> t<STRING_CONST> p<133> s<131> l<12:45> el<12:47>
                                                    n<> u<131> t<Generate_item> p<133> c<130> s<132> l<13:17> el<13:25>
                                                      n<> u<130> t<Module_or_generate_item> p<131> c<129> l<13:17> el<13:25>
                                                        n<> u<129> t<Module_instantiation> p<130> c<123> l<13:17> el<13:25>
                                                          n<M4> u<123> t<STRING_CONST> p<129> s<128> l<13:17> el<13:19>
                                                          n<> u<128> t<Hierarchical_instance> p<129> c<125> l<13:20> el<13:24>
                                                            n<> u<125> t<Name_of_instance> p<128> c<124> s<127> l<13:20> el<13:22>
                                                              n<N4> u<124> t<STRING_CONST> p<125> l<13:20> el<13:22>
                                                            n<> u<127> t<List_of_port_connections> p<128> c<126> l<13:23> el<13:23>
                                                              n<> u<126> t<Ordered_port_connection> p<127> l<13:23> el<13:23>
                                                    n<> u<132> t<END> p<133> l<14:13> el<14:16>
                                        n<> u<139> t<END> p<140> l<15:9> el<15:12>
                          n<> u<148> t<END> p<149> l<16:5> el<16:8>
              n<> u<155> t<ENDGENERATE> p<156> l<17:3> el<17:14>
        n<> u<159> t<ENDMODULE> p<160> l<19:1> el<19:10>
    n<> u<273> t<Description> p<274> c<272> l<21:1> el<26:10>
      n<> u<272> t<Module_declaration> p<273> c<197> l<21:1> el<26:10>
        n<> u<197> t<Module_ansi_header> p<272> c<162> s<213> l<21:1> el<21:43>
          n<module> u<162> t<Module_keyword> p<197> s<163> l<21:1> el<21:7>
          n<top> u<163> t<STRING_CONST> p<197> s<196> l<21:8> el<21:11>
          n<> u<196> t<List_of_port_declarations> p<197> c<179> l<21:11> el<21:42>
            n<> u<179> t<Ansi_port_declaration> p<196> c<177> s<195> l<21:12> el<21:25>
              n<> u<177> t<Net_port_header> p<179> c<164> s<178> l<21:12> el<21:23>
                n<> u<164> t<PortDir_Inp> p<177> s<176> l<21:12> el<21:17>
                n<> u<176> t<Net_port_type> p<177> c<175> l<21:18> el<21:23>
                  n<> u<175> t<Data_type_or_implicit> p<176> c<174> l<21:18> el<21:23>
                    n<> u<174> t<Packed_dimension> p<175> c<173> l<21:18> el<21:23>
                      n<> u<173> t<Constant_range> p<174> c<168> l<21:19> el<21:22>
                        n<> u<168> t<Constant_expression> p<173> c<167> s<172> l<21:19> el<21:20>
                          n<> u<167> t<Constant_primary> p<168> c<166> l<21:19> el<21:20>
                            n<> u<166> t<Primary_literal> p<167> c<165> l<21:19> el<21:20>
                              n<2> u<165> t<INT_CONST> p<166> l<21:19> el<21:20>
                        n<> u<172> t<Constant_expression> p<173> c<171> l<21:21> el<21:22>
                          n<> u<171> t<Constant_primary> p<172> c<170> l<21:21> el<21:22>
                            n<> u<170> t<Primary_literal> p<171> c<169> l<21:21> el<21:22>
                              n<0> u<169> t<INT_CONST> p<170> l<21:21> el<21:22>
              n<a> u<178> t<STRING_CONST> p<179> l<21:24> el<21:25>
            n<> u<195> t<Ansi_port_declaration> p<196> c<193> l<21:27> el<21:41>
              n<> u<193> t<Net_port_header> p<195> c<180> s<194> l<21:27> el<21:39>
                n<> u<180> t<PortDir_Out> p<193> s<192> l<21:27> el<21:33>
                n<> u<192> t<Net_port_type> p<193> c<191> l<21:34> el<21:39>
                  n<> u<191> t<Data_type_or_implicit> p<192> c<190> l<21:34> el<21:39>
                    n<> u<190> t<Packed_dimension> p<191> c<189> l<21:34> el<21:39>
                      n<> u<189> t<Constant_range> p<190> c<184> l<21:35> el<21:38>
                        n<> u<184> t<Constant_expression> p<189> c<183> s<188> l<21:35> el<21:36>
                          n<> u<183> t<Constant_primary> p<184> c<182> l<21:35> el<21:36>
                            n<> u<182> t<Primary_literal> p<183> c<181> l<21:35> el<21:36>
                              n<2> u<181> t<INT_CONST> p<182> l<21:35> el<21:36>
                        n<> u<188> t<Constant_expression> p<189> c<187> l<21:37> el<21:38>
                          n<> u<187> t<Constant_primary> p<188> c<186> l<21:37> el<21:38>
                            n<> u<186> t<Primary_literal> p<187> c<185> l<21:37> el<21:38>
                              n<0> u<185> t<INT_CONST> p<186> l<21:37> el<21:38>
              n<b> u<194> t<STRING_CONST> p<195> l<21:40> el<21:41>
        n<> u<213> t<Non_port_module_item> p<272> c<212> s<270> l<22:3> el<22:25>
          n<> u<212> t<Module_or_generate_item> p<213> c<211> l<22:3> el<22:25>
            n<> u<211> t<Module_common_item> p<212> c<210> l<22:3> el<22:25>
              n<> u<210> t<Module_or_generate_item_declaration> p<211> c<209> l<22:3> el<22:25>
                n<> u<209> t<Package_or_generate_item_declaration> p<210> c<208> l<22:3> el<22:25>
                  n<> u<208> t<Parameter_declaration> p<209> c<198> l<22:3> el<22:24>
                    n<> u<198> t<Data_type_or_implicit> p<208> s<207> l<22:13> el<22:13>
                    n<> u<207> t<List_of_param_assignments> p<208> c<206> l<22:13> el<22:24>
                      n<> u<206> t<Param_assignment> p<207> c<199> l<22:13> el<22:24>
                        n<toto> u<199> t<STRING_CONST> p<206> s<205> l<22:13> el<22:17>
                        n<> u<205> t<Constant_param_expression> p<206> c<204> l<22:20> el<22:24>
                          n<> u<204> t<Constant_mintypmax_expression> p<205> c<203> l<22:20> el<22:24>
                            n<> u<203> t<Constant_expression> p<204> c<202> l<22:20> el<22:24>
                              n<> u<202> t<Constant_primary> p<203> c<201> l<22:20> el<22:24>
                                n<> u<201> t<Primary_literal> p<202> c<200> l<22:20> el<22:24>
                                  n<> u<200> t<Number_1Tickb1> p<201> l<22:20> el<22:24>
        n<> u<270> t<Non_port_module_item> p<272> c<269> s<271> l<23:3> el<25:6>
          n<> u<269> t<Module_or_generate_item> p<270> c<268> l<23:3> el<25:6>
            n<> u<268> t<Module_common_item> p<269> c<267> l<23:3> el<25:6>
              n<> u<267> t<Loop_generate_construct> p<268> c<219> l<23:3> el<25:6>
                n<> u<219> t<Genvar_initialization> p<267> c<214> s<229> l<23:8> el<23:18>
                  n<i> u<214> t<STRING_CONST> p<219> s<218> l<23:15> el<23:16>
                  n<> u<218> t<Constant_expression> p<219> c<217> l<23:17> el<23:18>
                    n<> u<217> t<Constant_primary> p<218> c<216> l<23:17> el<23:18>
                      n<> u<216> t<Primary_literal> p<217> c<215> l<23:17> el<23:18>
                        n<0> u<215> t<INT_CONST> p<216> l<23:17> el<23:18>
                n<> u<229> t<Constant_expression> p<267> c<223> s<232> l<23:20> el<23:23>
                  n<> u<223> t<Constant_expression> p<229> c<222> s<228> l<23:20> el<23:21>
                    n<> u<222> t<Constant_primary> p<223> c<221> l<23:20> el<23:21>
                      n<> u<221> t<Primary_literal> p<222> c<220> l<23:20> el<23:21>
                        n<i> u<220> t<STRING_CONST> p<221> l<23:20> el<23:21>
                  n<> u<228> t<BinOp_Less> p<229> s<227> l<23:21> el<23:22>
                  n<> u<227> t<Constant_expression> p<229> c<226> l<23:22> el<23:23>
                    n<> u<226> t<Constant_primary> p<227> c<225> l<23:22> el<23:23>
                      n<> u<225> t<Primary_literal> p<226> c<224> l<23:22> el<23:23>
                        n<3> u<224> t<INT_CONST> p<225> l<23:22> el<23:23>
                n<> u<232> t<Genvar_iteration> p<267> c<230> s<266> l<23:25> el<23:28>
                  n<i> u<230> t<STRING_CONST> p<232> s<231> l<23:25> el<23:26>
                  n<> u<231> t<IncDec_PlusPlus> p<232> l<23:26> el<23:28>
                n<> u<266> t<Generate_item> p<267> c<265> l<23:30> el<25:6>
                  n<> u<265> t<Generate_begin_end_block> p<266> c<263> l<23:30> el<25:6>
                    n<> u<263> t<Generate_item> p<265> c<262> s<264> l<24:7> el<24:28>
                      n<> u<262> t<Module_or_generate_item> p<263> c<261> l<24:7> el<24:28>
                        n<> u<261> t<Module_common_item> p<262> c<260> l<24:7> el<24:28>
                          n<> u<260> t<Continuous_assign> p<261> c<259> l<24:7> el<24:28>
                            n<> u<259> t<List_of_net_assignments> p<260> c<258> l<24:14> el<24:27>
                              n<> u<258> t<Net_assignment> p<259> c<241> l<24:14> el<24:27>
                                n<> u<241> t<Net_lvalue> p<258> c<234> s<257> l<24:14> el<24:18>
                                  n<> u<234> t<Ps_or_hierarchical_identifier> p<241> c<233> s<240> l<24:14> el<24:15>
                                    n<b> u<233> t<STRING_CONST> p<234> l<24:14> el<24:15>
                                  n<> u<240> t<Constant_select> p<241> c<239> l<24:15> el<24:18>
                                    n<> u<239> t<Constant_bit_select> p<240> c<238> l<24:15> el<24:18>
                                      n<> u<238> t<Constant_expression> p<239> c<237> l<24:16> el<24:17>
                                        n<> u<237> t<Constant_primary> p<238> c<236> l<24:16> el<24:17>
                                          n<> u<236> t<Primary_literal> p<237> c<235> l<24:16> el<24:17>
                                            n<i> u<235> t<STRING_CONST> p<236> l<24:16> el<24:17>
                                n<> u<257> t<Expression> p<258> c<256> l<24:21> el<24:27>
                                  n<> u<256> t<Primary> p<257> c<255> l<24:21> el<24:27>
                                    n<> u<255> t<Complex_func_call> p<256> c<242> l<24:21> el<24:27>
                                      n<a> u<242> t<STRING_CONST> p<255> s<254> l<24:21> el<24:22>
                                      n<> u<254> t<Select> p<255> c<253> l<24:22> el<24:27>
                                        n<> u<253> t<Bit_select> p<254> c<252> l<24:22> el<24:27>
                                          n<> u<252> t<Expression> p<253> c<246> l<24:23> el<24:26>
                                            n<> u<246> t<Expression> p<252> c<245> s<251> l<24:23> el<24:24>
                                              n<> u<245> t<Primary> p<246> c<244> l<24:23> el<24:24>
                                                n<> u<244> t<Primary_literal> p<245> c<243> l<24:23> el<24:24>
                                                  n<2> u<243> t<INT_CONST> p<244> l<24:23> el<24:24>
                                            n<> u<251> t<BinOp_Minus> p<252> s<250> l<24:24> el<24:25>
                                            n<> u<250> t<Expression> p<252> c<249> l<24:25> el<24:26>
                                              n<> u<249> t<Primary> p<250> c<248> l<24:25> el<24:26>
                                                n<> u<248> t<Primary_literal> p<249> c<247> l<24:25> el<24:26>
                                                  n<i> u<247> t<STRING_CONST> p<248> l<24:25> el<24:26>
                    n<> u<264> t<END> p<265> l<25:3> el<25:6>
        n<> u<271> t<ENDMODULE> p<272> l<26:1> el<26:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateModule/top.v:1:1: No timescale set for "small_test".
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateModule/top.v:21:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenerateModule/top.v:1:1: Compile module "work@small_test".
[INF:CP0303] ${SURELOG_DIR}/tests/GenerateModule/top.v:21:1: Compile module "work@top".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/GenerateModule/top.v:21:40: Implicit port type (wire) for "b".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             5
Begin                                                  5
BitSelect                                              2
ClassDefn                                              8
ClassTypespec                                          1
ClassVar                                               1
Constant                                              28
ContAssign                                             1
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EnumVar                                                1
Function                                               9
GenFor                                                 3
GenIf                                                  1
GenRegion                                              1
GenVar                                                 1
IODecl                                                11
IntTypespec                                            9
IntVar                                                 4
LogicNet                                               2
LogicVar                                               1
Module                                                 2
ModuleTypespec                                         2
Operation                                              8
Package                                                1
ParamAssign                                            2
Parameter                                              2
Port                                                   2
Range                                                  7
RefModule                                              2
RefObj                                                14
RefTypespec                                           11
RefVar                                                 3
Task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenerateModule/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiVariables:
      \_IntVar: (builtin::mailbox::num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::num)
          |vpiFullName:builtin::mailbox::num
          |vpiActual:
          \_IntTypespec: , line:6:14, endln:6:17
        |vpiFullName:builtin::mailbox::num
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::num)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::num)
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiVariables:
      \_LogicVar: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
      |vpiReg:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiImportTypespec:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiVariables:
      \_IntVar: (builtin::mailbox::try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::try_get)
          |vpiFullName:builtin::mailbox::try_get
          |vpiActual:
          \_IntTypespec: , line:18:14, endln:18:17
        |vpiFullName:builtin::mailbox::try_get
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::try_get)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::try_get)
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiVariables:
      \_IntVar: (builtin::mailbox::try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::try_peek)
          |vpiFullName:builtin::mailbox::try_peek
          |vpiActual:
          \_IntTypespec: , line:24:14, endln:24:17
        |vpiFullName:builtin::mailbox::try_peek
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::try_peek)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::try_peek)
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiVariables:
      \_ClassVar: (builtin::process::self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiTypespec:
        \_RefTypespec: (builtin::process::self::builtin::process), line:34:21, endln:34:28
          |vpiParent:
          \_ClassVar: (builtin::process::self)
          |vpiName:builtin::process
          |vpiFullName:builtin::process::self::builtin::process
          |vpiActual:
          \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiImportTypespec:
      \_ClassVar: (builtin::process::self)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_ClassVar: (builtin::process::self)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiVariables:
      \_EnumVar: (builtin::process::status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiTypespec:
        \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
          |vpiParent:
          \_EnumVar: (builtin::process::status)
          |vpiName:state
          |vpiFullName:builtin::process::status::state
          |vpiActual:
          \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiFullName:builtin::process::status
      |vpiImportTypespec:
      \_EnumVar: (builtin::process::status)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_EnumVar: (builtin::process::status)
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: (state), line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiImportTypespec:
    \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiVariables:
      \_IntVar: (builtin::semaphore::try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiTypespec:
        \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
          |vpiParent:
          \_IntVar: (builtin::semaphore::try_get)
          |vpiFullName:builtin::semaphore::try_get
          |vpiActual:
          \_IntTypespec: , line:66:14, endln:66:17
        |vpiFullName:builtin::semaphore::try_get
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntVar: (builtin::semaphore::try_get)
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::semaphore::try_get)
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateModule/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/GenerateModule/top.v, line:1:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@small_test
  |vpiGenVar:
  \_GenVar: (work@small_test.i), line:5:10, endln:5:11
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/GenerateModule/top.v, line:1:1, endln:19:10
    |vpiName:i
    |vpiFullName:work@small_test.i
  |vpiParameter:
  \_Parameter: (work@small_test.SIZE), line:3:26, endln:3:34
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/GenerateModule/top.v, line:1:1, endln:19:10
    |UINT:5
    |vpiName:SIZE
    |vpiFullName:work@small_test.SIZE
  |vpiParamAssign:
  \_ParamAssign: , line:3:26, endln:3:34
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/GenerateModule/top.v, line:1:1, endln:19:10
    |vpiRhs:
    \_Constant: , line:3:33, endln:3:34
      |vpiParent:
      \_ParamAssign: , line:3:26, endln:3:34
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@small_test.SIZE), line:3:26, endln:3:34
  |vpiInternalScope:
  \_GenRegion: (work@small_test), line:6:3, endln:17:14
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/GenerateModule/top.v, line:1:1, endln:19:10
    |vpiFullName:work@small_test
    |vpiInternalScope:
    \_Begin: (work@small_test), line:7:5, endln:16:8
      |vpiParent:
      \_GenRegion: (work@small_test), line:6:3, endln:17:14
      |vpiFullName:work@small_test
      |vpiInternalScope:
      \_GenFor: (work@small_test), line:7:5, endln:16:8
        |vpiParent:
        \_Begin: (work@small_test), line:7:5, endln:16:8
        |vpiFullName:work@small_test
        |vpiVariables:
        \_RefVar: (work@small_test.i), line:7:10, endln:7:11
          |vpiParent:
          \_GenFor: (work@small_test), line:7:5, endln:16:8
          |vpiName:i
          |vpiFullName:work@small_test.i
        |vpiInternalScope:
        \_Begin: (work@small_test.B1), line:7:30, endln:16:8
          |vpiParent:
          \_GenFor: (work@small_test), line:7:5, endln:16:8
          |vpiName:B1
          |vpiFullName:work@small_test.B1
          |vpiInternalScope:
          \_Begin: (work@small_test.B1.B4), line:11:19, endln:15:12
            |vpiParent:
            \_Begin: (work@small_test.B1), line:7:30, endln:16:8
            |vpiName:B4
            |vpiFullName:work@small_test.B1.B4
            |vpiInternalScope:
            \_GenFor: (work@small_test.B1.B4), line:12:13, endln:14:16
              |vpiParent:
              \_Begin: (work@small_test.B1.B4), line:11:19, endln:15:12
              |vpiFullName:work@small_test.B1.B4
              |vpiVariables:
              \_RefVar: (work@small_test.B1.B4.m), line:12:18, endln:12:19
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:12:13, endln:14:16
                |vpiName:m
                |vpiFullName:work@small_test.B1.B4.m
              |vpiInternalScope:
              \_Begin: (work@small_test.B1.B4.B5), line:12:38, endln:14:16
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:12:13, endln:14:16
                |vpiName:B5
                |vpiFullName:work@small_test.B1.B4.B5
                |vpiTypedef:
                \_ModuleTypespec: (M4), line:13:17, endln:13:19
                  |vpiParent:
                  \_Begin: (work@small_test.B1.B4.B5), line:12:38, endln:14:16
                  |vpiName:M4
                |vpiImportTypespec:
                \_ModuleTypespec: (M4), line:13:17, endln:13:19
                |vpiStmt:
                \_RefModule: work@M4 (N4), line:13:17, endln:13:19
                  |vpiParent:
                  \_Begin: (work@small_test.B1.B4.B5), line:12:38, endln:14:16
                  |vpiName:N4
                  |vpiDefName:work@M4
              |vpiImportTypespec:
              \_RefVar: (work@small_test.B1.B4.m), line:12:18, endln:12:19
              |vpiImportTypespec:
              \_LogicNet: (work@small_test.B1.B4.m), line:12:23, endln:12:24
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:12:13, endln:14:16
                |vpiName:m
                |vpiFullName:work@small_test.B1.B4.m
                |vpiNetType:1
              |vpiImportTypespec:
              \_LogicNet: (work@small_test.B1.B4.m), line:12:33, endln:12:34
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:12:13, endln:14:16
                |vpiName:m
                |vpiFullName:work@small_test.B1.B4.m
                |vpiNetType:1
              |vpiImportTypespec:
              \_LogicNet: (work@small_test.B1.B4.m), line:12:31, endln:12:32
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:12:13, endln:14:16
                |vpiName:m
                |vpiFullName:work@small_test.B1.B4.m
                |vpiNetType:1
              |vpiForInitStmt:
              \_Assignment: , line:12:18, endln:12:21
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:12:13, endln:14:16
                |vpiRhs:
                \_RefObj: (work@small_test.B1.B4.i), line:12:20, endln:12:21
                  |vpiParent:
                  \_Assignment: , line:12:18, endln:12:21
                  |vpiName:i
                  |vpiFullName:work@small_test.B1.B4.i
                  |vpiActual:
                  \_GenVar: (work@small_test.i), line:5:10, endln:5:11
                |vpiLhs:
                \_RefVar: (work@small_test.B1.B4.m), line:12:18, endln:12:19
              |vpiCondition:
              \_Operation: , line:12:23, endln:12:29
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:12:13, endln:14:16
                |vpiOpType:20
                |vpiOperand:
                \_RefObj: (work@small_test.B1.B4.m), line:12:23, endln:12:24
                  |vpiParent:
                  \_Operation: , line:12:23, endln:12:29
                  |vpiName:m
                  |vpiFullName:work@small_test.B1.B4.m
                  |vpiActual:
                  \_LogicNet: (work@small_test.B1.B4.m), line:12:23, endln:12:24
                |vpiOperand:
                \_RefObj: (work@small_test.B1.B4.SIZE), line:12:25, endln:12:29
                  |vpiParent:
                  \_Operation: , line:12:23, endln:12:29
                  |vpiName:SIZE
                  |vpiFullName:work@small_test.B1.B4.SIZE
                  |vpiActual:
                  \_Parameter: (work@small_test.SIZE), line:3:26, endln:3:34
              |vpiForIncStmt:
              \_Assignment: , line:12:31, endln:12:36
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:12:13, endln:14:16
                |vpiOpType:82
                |vpiRhs:
                \_Operation: , line:12:33, endln:12:36
                  |vpiParent:
                  \_Assignment: , line:12:31, endln:12:36
                  |vpiOpType:24
                  |vpiOperand:
                  \_RefObj: (work@small_test.B1.B4.m), line:12:33, endln:12:34
                    |vpiParent:
                    \_Operation: , line:12:33, endln:12:36
                    |vpiName:m
                    |vpiFullName:work@small_test.B1.B4.m
                    |vpiActual:
                    \_LogicNet: (work@small_test.B1.B4.m), line:12:33, endln:12:34
                  |vpiOperand:
                  \_Constant: , line:12:35, endln:12:36
                    |vpiParent:
                    \_Operation: , line:12:33, endln:12:36
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@small_test.B1.B4.m), line:12:31, endln:12:32
                  |vpiParent:
                  \_Assignment: , line:12:31, endln:12:36
                  |vpiName:m
                  |vpiFullName:work@small_test.B1.B4.m
                  |vpiActual:
                  \_LogicNet: (work@small_test.B1.B4.m), line:12:31, endln:12:32
              |vpiStmt:
              \_Begin: (work@small_test.B1.B4.B5), line:12:38, endln:14:16
            |vpiStmt:
            \_GenFor: (work@small_test.B1.B4), line:12:13, endln:14:16
          |vpiTypedef:
          \_ModuleTypespec: (M1), line:9:9, endln:9:11
            |vpiParent:
            \_Begin: (work@small_test.B1), line:7:30, endln:16:8
            |vpiName:M1
          |vpiImportTypespec:
          \_ModuleTypespec: (M1), line:9:9, endln:9:11
          |vpiStmt:
          \_RefModule: work@M1 (N1), line:9:9, endln:9:11
            |vpiParent:
            \_Begin: (work@small_test.B1), line:7:30, endln:16:8
            |vpiName:N1
            |vpiDefName:work@M1
          |vpiStmt:
          \_GenIf: , line:11:9, endln:15:12
            |vpiParent:
            \_Begin: (work@small_test.B1), line:7:30, endln:16:8
            |vpiCondition:
            \_Operation: , line:11:13, endln:11:17
              |vpiParent:
              \_GenIf: , line:11:9, endln:15:12
              |vpiOpType:19
              |vpiOperand:
              \_RefObj: (work@small_test.B1.i), line:11:13, endln:11:14
                |vpiParent:
                \_Operation: , line:11:13, endln:11:17
                |vpiName:i
                |vpiFullName:work@small_test.B1.i
                |vpiActual:
                \_GenVar: (work@small_test.i), line:5:10, endln:5:11
              |vpiOperand:
              \_Constant: , line:11:16, endln:11:17
                |vpiParent:
                \_Operation: , line:11:13, endln:11:17
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiStmt:
            \_Begin: (work@small_test.B1.B4), line:11:19, endln:15:12
        |vpiImportTypespec:
        \_RefVar: (work@small_test.i), line:7:10, endln:7:11
        |vpiForInitStmt:
        \_Assignment: , line:7:10, endln:7:13
          |vpiParent:
          \_GenFor: (work@small_test), line:7:5, endln:16:8
          |vpiRhs:
          \_Constant: , line:7:12, endln:7:13
            |vpiParent:
            \_Assignment: , line:7:10, endln:7:13
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefVar: (work@small_test.i), line:7:10, endln:7:11
        |vpiCondition:
        \_Operation: , line:7:15, endln:7:21
          |vpiParent:
          \_GenFor: (work@small_test), line:7:5, endln:16:8
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@small_test.i), line:7:15, endln:7:16
            |vpiParent:
            \_Operation: , line:7:15, endln:7:21
            |vpiName:i
            |vpiFullName:work@small_test.i
            |vpiActual:
            \_GenVar: (work@small_test.i), line:5:10, endln:5:11
          |vpiOperand:
          \_RefObj: (work@small_test.SIZE), line:7:17, endln:7:21
            |vpiParent:
            \_Operation: , line:7:15, endln:7:21
            |vpiName:SIZE
            |vpiFullName:work@small_test.SIZE
            |vpiActual:
            \_Parameter: (work@small_test.SIZE), line:3:26, endln:3:34
        |vpiForIncStmt:
        \_Assignment: , line:7:23, endln:7:28
          |vpiParent:
          \_GenFor: (work@small_test), line:7:5, endln:16:8
          |vpiOpType:82
          |vpiRhs:
          \_Operation: , line:7:25, endln:7:28
            |vpiParent:
            \_Assignment: , line:7:23, endln:7:28
            |vpiOpType:24
            |vpiOperand:
            \_RefObj: (work@small_test.i), line:7:25, endln:7:26
              |vpiParent:
              \_Operation: , line:7:25, endln:7:28
              |vpiName:i
              |vpiFullName:work@small_test.i
              |vpiActual:
              \_GenVar: (work@small_test.i), line:5:10, endln:5:11
            |vpiOperand:
            \_Constant: , line:7:27, endln:7:28
              |vpiParent:
              \_Operation: , line:7:25, endln:7:28
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@small_test.i), line:7:23, endln:7:24
            |vpiParent:
            \_Assignment: , line:7:23, endln:7:28
            |vpiName:i
            |vpiFullName:work@small_test.i
            |vpiActual:
            \_GenVar: (work@small_test.i), line:5:10, endln:5:11
        |vpiStmt:
        \_Begin: (work@small_test.B1), line:7:30, endln:16:8
      |vpiStmt:
      \_GenFor: (work@small_test), line:7:5, endln:16:8
    |vpiStmt:
    \_Begin: (work@small_test), line:7:5, endln:16:8
  |vpiDefName:work@small_test
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateModule/top.v, line:21:1, endln:26:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.toto), line:22:13, endln:22:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateModule/top.v, line:21:1, endln:26:10
    |BIN:1
    |vpiName:toto
    |vpiFullName:work@top.toto
  |vpiParamAssign:
  \_ParamAssign: , line:22:13, endln:22:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateModule/top.v, line:21:1, endln:26:10
    |vpiRhs:
    \_Constant: , line:22:20, endln:22:24
      |vpiParent:
      \_ParamAssign: , line:22:13, endln:22:24
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top.toto), line:22:13, endln:22:24
  |vpiInternalScope:
  \_GenFor: (work@top), line:23:3, endln:25:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateModule/top.v, line:21:1, endln:26:10
    |vpiFullName:work@top
    |vpiVariables:
    \_RefVar: (work@top.i), line:23:15, endln:23:16
      |vpiParent:
      \_GenFor: (work@top), line:23:3, endln:25:6
      |vpiName:i
      |vpiFullName:work@top.i
    |vpiInternalScope:
    \_Begin: (work@top), line:23:30, endln:25:6
      |vpiParent:
      \_GenFor: (work@top), line:23:3, endln:25:6
      |vpiFullName:work@top
      |vpiImportTypespec:
      \_LogicNet: (work@top.i), line:24:25, endln:24:26
        |vpiParent:
        \_Begin: (work@top), line:23:30, endln:25:6
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiNetType:1
      |vpiStmt:
      \_ContAssign: , line:24:14, endln:24:27
        |vpiParent:
        \_Begin: (work@top), line:23:30, endln:25:6
        |vpiRhs:
        \_BitSelect: (work@top.a), line:24:22, endln:24:27
          |vpiParent:
          \_ContAssign: , line:24:14, endln:24:27
          |vpiName:a
          |vpiFullName:work@top.a
          |vpiActual:
          \_LogicNet: (work@top.a), line:21:24, endln:21:25
          |vpiIndex:
          \_Operation: , line:24:23, endln:24:26
            |vpiParent:
            \_BitSelect: (work@top.a), line:24:22, endln:24:27
            |vpiOpType:11
            |vpiOperand:
            \_Constant: , line:24:23, endln:24:24
              |vpiParent:
              \_Operation: , line:24:23, endln:24:26
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_RefObj: (work@top.a.i), line:24:25, endln:24:26
              |vpiParent:
              \_Operation: , line:24:23, endln:24:26
              |vpiName:i
              |vpiFullName:work@top.a.i
              |vpiActual:
              \_LogicNet: (work@top.i), line:24:25, endln:24:26
        |vpiLhs:
        \_BitSelect: (work@top.b), line:24:15, endln:24:18
          |vpiParent:
          \_ContAssign: , line:24:14, endln:24:27
          |vpiName:b
          |vpiFullName:work@top.b
          |vpiActual:
          \_LogicNet: (work@top.b), line:21:40, endln:21:41
          |vpiIndex:
          \_RefObj: (work@top.i), line:24:16, endln:24:17
            |vpiParent:
            \_BitSelect: (work@top.b), line:24:15, endln:24:18
            |vpiName:i
            |vpiFullName:work@top.i
            |vpiActual:
            \_LogicNet: (work@top.i), line:24:25, endln:24:26
    |vpiImportTypespec:
    \_RefVar: (work@top.i), line:23:15, endln:23:16
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:23:20, endln:23:21
      |vpiParent:
      \_GenFor: (work@top), line:23:3, endln:25:6
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:23:25, endln:23:26
      |vpiParent:
      \_GenFor: (work@top), line:23:3, endln:25:6
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:23:8, endln:23:18
      |vpiParent:
      \_GenFor: (work@top), line:23:3, endln:25:6
      |vpiRhs:
      \_Constant: , line:23:17, endln:23:18
        |vpiParent:
        \_Assignment: , line:23:8, endln:23:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@top.i), line:23:15, endln:23:16
    |vpiCondition:
    \_Operation: , line:23:20, endln:23:23
      |vpiParent:
      \_GenFor: (work@top), line:23:3, endln:25:6
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@top.i), line:23:20, endln:23:21
        |vpiParent:
        \_Operation: , line:23:20, endln:23:23
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:23:20, endln:23:21
      |vpiOperand:
      \_Constant: , line:23:22, endln:23:23
        |vpiParent:
        \_Operation: , line:23:20, endln:23:23
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiForIncStmt:
    \_Operation: , line:23:25, endln:23:28
      |vpiParent:
      \_GenFor: (work@top), line:23:3, endln:25:6
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@top.i), line:23:25, endln:23:26
        |vpiParent:
        \_Operation: , line:23:25, endln:23:28
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:23:25, endln:23:26
    |vpiStmt:
    \_Begin: (work@top), line:23:30, endln:25:6
  |vpiImportTypespec:
  \_LogicNet: (work@top.a), line:21:24, endln:21:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateModule/top.v, line:21:1, endln:26:10
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiImportTypespec:
  \_LogicNet: (work@top.b), line:21:40, endln:21:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateModule/top.v, line:21:1, endln:26:10
    |vpiName:b
    |vpiFullName:work@top.b
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.a), line:21:24, endln:21:25
  |vpiNet:
  \_LogicNet: (work@top.b), line:21:40, endln:21:41
  |vpiPort:
  \_Port: (a), line:21:24, endln:21:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateModule/top.v, line:21:1, endln:26:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:21:40, endln:21:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateModule/top.v, line:21:1, endln:26:10
    |vpiName:b
    |vpiDirection:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 1
