{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 80 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 290 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 210 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 310 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 190 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 230 -defaultsOSRD
preplace port IMUInterrupt_AI_0 -pg 1 -y 590 -defaultsOSRD
preplace port SyncOutClock_CO_0 -pg 1 -y 390 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 170 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 250 -defaultsOSRD
preplace port SyncInSignal2_AI_0 -pg 1 -y 670 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 570 -defaultsOSRD
preplace port SyncInClock_AI_0 -pg 1 -y 610 -defaultsOSRD
preplace port SyncInSignal1_AI_0 -pg 1 -y 650 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 700 -defaultsOSRD
preplace port IMUFSync_SO_0 -pg 1 -y 370 -defaultsOSRD
preplace port IMUClock_CZO_0 -pg 1 -y 330 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 1200 -defaultsOSRD
preplace port IMUData_DZIO_0 -pg 1 -y 350 -defaultsOSRD
preplace port SyncOutSignal_SO_0 -pg 1 -y 410 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 270 -defaultsOSRD
preplace port SyncInSignal_AI_0 -pg 1 -y 630 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 1220 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 20 -defaultsOSRD
preplace portBus led_0 -pg 1 -y 1050 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 1180 -defaultsOSRD
preplace portBus extIn_V_0 -pg 1 -y 1390 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 8 -y 1050 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -y 1240 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 6 -y 500 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -y 1260 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 1180 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 7 -y 1060 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 960 -defaultsOSRD
preplace inst EVRawStreamToXYTSStr_0 -pg 1 -lvl 2 -y 780 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -y 820 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 1500 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 1140 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 4 -y 1440 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 7 -y 300 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -y 840 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 1230 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 5 -y 1390 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 8 -y 540 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 5 -y 1510 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 3 -y 450 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 230 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 1 -y 920 -defaultsOSRD
preplace netloc eventStreamToConstEn_0_frameStream 1 3 1 1430
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 1920
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 6 2 2850J 70 3440
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 7 2 NJ 210 NJ
preplace netloc util_vector_logic_0_Res 1 2 2 N 740 1370
preplace netloc processing_system7_0_FIXED_IO 1 6 3 2860J 90 NJ 90 3800J
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 1960
preplace netloc axi_smc_M00_AXI 1 5 1 2290
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 880
preplace netloc EVRawStreamToXYTSStr_0_xStreamOut_V_V 1 2 2 860 730 1490
preplace netloc hCnt_V 1 3 1 1500
preplace netloc fifo_generator_0_empty 1 2 6 970 700 1410J 570 NJ 570 NJ 570 NJ 570 3440J
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 7 2 NJ 290 NJ
preplace netloc fifo_generator_0_almost_full 1 6 2 2940 510 3400J
preplace netloc skipFlgOutput_V 1 3 1 1390
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 2 N 1160 NJ
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 1 410
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 7 2 NJ 310 NJ
preplace netloc LEDShifter_0_led 1 8 1 NJ
preplace netloc v_tc_0_vtiming_out 1 5 1 2290
preplace netloc count_V 1 3 1 1480
preplace netloc vgaEn_V 1 3 1 1510
preplace netloc SyncInSignal_AI_0_1 1 0 7 NJ 630 NJ 630 870J 670 1370J 560 NJ 560 NJ 560 2900J
preplace netloc vCnt_V 1 3 1 1450
preplace netloc testAERDVSSM_0_SyncOutSignal_SO 1 7 2 3420J 700 3790J
preplace netloc processing_system7_0_DDR 1 6 3 NJ 80 NJ 80 NJ
preplace netloc extIn_V_0_1 1 0 4 NJ 1390 NJ 1390 NJ 1390 1370
preplace netloc ap_idle 1 1 1 N
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 7 2 NJ 170 NJ
preplace netloc SyncInSignal1_AI_0_1 1 0 7 30J 640 NJ 640 840J 680 1470J 640 NJ 640 NJ 640 2930J
preplace netloc regX_V 1 3 1 1440
preplace netloc testAERDVSSM_0_IMUClock_CZO 1 7 2 NJ 330 NJ
preplace netloc ap_ready 1 1 1 N
preplace netloc fifo_generator_0_dout 1 2 6 890J 710 1520 590 NJ 590 NJ 590 NJ 590 3440
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 970
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO 1 7 1 3430
preplace netloc ap_done 1 1 1 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 30 1400 NJ 1400 NJ 1400 1430 1580 NJ 1580 NJ 1580 2820
preplace netloc xlslice_1_Dout 1 7 1 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 2 960J 1050 1370
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 400 920 950 880 1490 1040 1950
preplace netloc EVRawStreamToXYTSStr_0_eventFIFOIn_V_read 1 2 6 930J 750 1530 600 NJ 600 NJ 600 NJ 600 N
preplace netloc xlslice_0_Dout 1 6 2 2910 560 3400J
preplace netloc IMUInterrupt_AI_0_1 1 0 7 NJ 590 NJ 590 920J 650 1400J 610 NJ 610 NJ 610 2890J
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 7 2 NJ 190 NJ
preplace netloc SyncInClock_AI_0_1 1 0 7 NJ 610 NJ 610 910J 660 1420J 620 NJ 620 NJ 620 2860J
preplace netloc EVRawStreamToXYTSStr_0_yStreamOut_V_V 1 2 2 900 720 N
preplace netloc SyncInSignal2_AI_0_1 1 0 7 20J 250 NJ 250 NJ 250 NJ 250 NJ 250 2300J 580 2920J
preplace netloc processing_system7_0_SPI0_MOSI_O 1 6 1 2860
preplace netloc regY_V 1 3 1 1380
preplace netloc Net 1 7 2 NJ 350 NJ
preplace netloc tsStreamOut_V_V_TVALID 1 2 1 N
preplace netloc Net1 1 5 1 2350
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 20 1310 390 930 940 760 1400 1310 1930 870 2320 650 2880 620 NJ
preplace netloc tsStreamOut_V_V_TDATA 1 2 1 N
preplace netloc processing_system7_0_FCLK_CLK1 1 3 5 1520 1540 1940 1570 2330 1000 2840 1000 3420
preplace netloc Net2 1 5 1 2310
preplace netloc fifo_generator_0_full 1 6 2 2950 520 3410J
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO 1 7 1 3440
preplace netloc processing_system7_0_SPI0_SCLK_O 1 6 1 2900
preplace netloc v_axi4s_vid_out_0_vid_data 1 6 3 NJ 1180 NJ 1180 NJ
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 7 2 NJ 250 NJ
preplace netloc testAERDVSSM_0_SyncOutClock_CO 1 7 2 3440J 380 3790J
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 4 2 1950 1450 2340J
preplace netloc processing_system7_0_SPI0_SS1_O 1 6 1 2850
preplace netloc DVSAERData_AI_0_1 1 0 7 NJ 20 NJ 20 840J 10 NJ 10 NJ 10 2310J 440 2850J
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 7 2 NJ 270 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 4 3 1960 1590 NJ 1590 2810
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 6 3 NJ 1200 NJ 1200 NJ
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 6 3 NJ 1220 NJ 1220 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 410 30 NJ 30 NJ 30 NJ 30 2340J 20 2840
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 7 2 NJ 230 NJ
preplace netloc const_VCC_dout 1 1 6 380 620 930 690 1460J 630 NJ 630 NJ 630 2830
preplace netloc DVSAERReq_ABI_0_1 1 0 7 NJ 570 NJ 570 850J 20 NJ 20 NJ 20 2320J 10 2870J
preplace netloc axi_gpio_0_gpio_io_o 1 3 4 1390J 1050 NJ 1050 2340 1060 NJ
preplace netloc testAERDVSSM_0_IMUFSync_SO 1 7 2 NJ 370 NJ
levelinfo -pg 1 0 210 630 1180 1750 2150 2580 3180 3640 3830 -top 0 -bot 1600
",
}
{
   da_axi4_cnt: "5",
   da_clkrst_cnt: "1",
}
