set ::env(PROJECT_NAME) can
set ::env(DESIGN_TOP) can_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/can/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/can/rtl/can_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
