
MINI_SDV_SYSTEM_SUB_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000032  00800100  00001080  00001114  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001080  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000008  00800132  00800132  00001146  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001146  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000011a4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b0  00000000  00000000  000011e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000234e  00000000  00000000  00001290  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000adb  00000000  00000000  000035de  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dd2  00000000  00000000  000040b9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001d4  00000000  00000000  00004e8c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000830  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001c07  00000000  00000000  00005890  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a0  00000000  00000000  00007497  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
       6:	00 00       	nop
       8:	5e c0       	rjmp	.+188    	; 0xc6 <__bad_interrupt>
       a:	00 00       	nop
       c:	5c c0       	rjmp	.+184    	; 0xc6 <__bad_interrupt>
       e:	00 00       	nop
      10:	5a c0       	rjmp	.+180    	; 0xc6 <__bad_interrupt>
      12:	00 00       	nop
      14:	58 c0       	rjmp	.+176    	; 0xc6 <__bad_interrupt>
      16:	00 00       	nop
      18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
      22:	00 00       	nop
      24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
      26:	00 00       	nop
      28:	4e c0       	rjmp	.+156    	; 0xc6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
      32:	00 00       	nop
      34:	48 c0       	rjmp	.+144    	; 0xc6 <__bad_interrupt>
      36:	00 00       	nop
      38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	85 c2       	rjmp	.+1290   	; 0x548 <__vector_15>
      3e:	00 00       	nop
      40:	42 c0       	rjmp	.+132    	; 0xc6 <__bad_interrupt>
      42:	00 00       	nop
      44:	40 c0       	rjmp	.+128    	; 0xc6 <__bad_interrupt>
      46:	00 00       	nop
      48:	3e c0       	rjmp	.+124    	; 0xc6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	3c c0       	rjmp	.+120    	; 0xc6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	3a c0       	rjmp	.+116    	; 0xc6 <__bad_interrupt>
      52:	00 00       	nop
      54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
      56:	00 00       	nop
      58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
      62:	00 00       	nop
      64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
      66:	00 00       	nop
      68:	2e c0       	rjmp	.+92     	; 0xc6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2a c0       	rjmp	.+84     	; 0xc6 <__bad_interrupt>
      72:	00 00       	nop
      74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
      76:	00 00       	nop
      78:	54 c2       	rjmp	.+1192   	; 0x522 <__vector_30>
      7a:	00 00       	nop
      7c:	27 c2       	rjmp	.+1102   	; 0x4cc <__vector_31>
      7e:	00 00       	nop
      80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
      82:	00 00       	nop
      84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
      86:	00 00       	nop
      88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e0 e8       	ldi	r30, 0x80	; 128
      a0:	f0 e1       	ldi	r31, 0x10	; 16
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a2 33       	cpi	r26, 0x32	; 50
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	21 e0       	ldi	r18, 0x01	; 1
      b4:	a2 e3       	ldi	r26, 0x32	; 50
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	aa 33       	cpi	r26, 0x3A	; 58
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	76 d2       	rcall	.+1260   	; 0x5b0 <main>
      c4:	db c7       	rjmp	.+4022   	; 0x107c <_exit>

000000c6 <__bad_interrupt>:
      c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <usart1_init>:
		break;
		default:
		return -1;
	}
	return 0;
}
      c8:	10 92 98 00 	sts	0x0098, r1	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
      cc:	87 e1       	ldi	r24, 0x17	; 23
      ce:	80 93 99 00 	sts	0x0099, r24	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
      d2:	10 92 9b 00 	sts	0x009B, r1	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
      d6:	88 e9       	ldi	r24, 0x98	; 152
      d8:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
      dc:	86 e0       	ldi	r24, 0x06	; 6
      de:	80 93 9d 00 	sts	0x009D, r24	; 0x80009d <__TEXT_REGION_LENGTH__+0x7e009d>
      e2:	08 95       	ret

000000e4 <SRF02_i2C_Write>:
      e4:	94 ea       	ldi	r25, 0xA4	; 164
      e6:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
      ea:	20 e0       	ldi	r18, 0x00	; 0
      ec:	30 e0       	ldi	r19, 0x00	; 0
      ee:	06 c0       	rjmp	.+12     	; 0xfc <SRF02_i2C_Write+0x18>
      f0:	f9 01       	movw	r30, r18
      f2:	31 96       	adiw	r30, 0x01	; 1
      f4:	21 3d       	cpi	r18, 0xD1	; 209
      f6:	37 40       	sbci	r19, 0x07	; 7
      f8:	38 f4       	brcc	.+14     	; 0x108 <SRF02_i2C_Write+0x24>
      fa:	9f 01       	movw	r18, r30
      fc:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     100:	99 23       	and	r25, r25
     102:	b4 f7       	brge	.-20     	; 0xf0 <SRF02_i2C_Write+0xc>
     104:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     108:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     10c:	84 e8       	ldi	r24, 0x84	; 132
     10e:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     112:	80 e0       	ldi	r24, 0x00	; 0
     114:	90 e0       	ldi	r25, 0x00	; 0
     116:	07 c0       	rjmp	.+14     	; 0x126 <SRF02_i2C_Write+0x42>
     118:	9c 01       	movw	r18, r24
     11a:	2f 5f       	subi	r18, 0xFF	; 255
     11c:	3f 4f       	sbci	r19, 0xFF	; 255
     11e:	81 3d       	cpi	r24, 0xD1	; 209
     120:	97 40       	sbci	r25, 0x07	; 7
     122:	60 f4       	brcc	.+24     	; 0x13c <SRF02_i2C_Write+0x58>
     124:	c9 01       	movw	r24, r18
     126:	20 91 74 00 	lds	r18, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     12a:	22 23       	and	r18, r18
     12c:	ac f7       	brge	.-22     	; 0x118 <SRF02_i2C_Write+0x34>
     12e:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     132:	88 7f       	andi	r24, 0xF8	; 248
     134:	88 31       	cpi	r24, 0x18	; 24
     136:	21 f0       	breq	.+8      	; 0x140 <SRF02_i2C_Write+0x5c>
     138:	82 e0       	ldi	r24, 0x02	; 2
     13a:	03 c0       	rjmp	.+6      	; 0x142 <SRF02_i2C_Write+0x5e>
     13c:	81 e0       	ldi	r24, 0x01	; 1
     13e:	01 c0       	rjmp	.+2      	; 0x142 <SRF02_i2C_Write+0x5e>
     140:	80 e0       	ldi	r24, 0x00	; 0
     142:	81 11       	cpse	r24, r1
     144:	3d c0       	rjmp	.+122    	; 0x1c0 <SRF02_i2C_Write+0xdc>
     146:	60 93 73 00 	sts	0x0073, r22	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     14a:	94 e8       	ldi	r25, 0x84	; 132
     14c:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     150:	20 e0       	ldi	r18, 0x00	; 0
     152:	30 e0       	ldi	r19, 0x00	; 0
     154:	07 c0       	rjmp	.+14     	; 0x164 <SRF02_i2C_Write+0x80>
     156:	b9 01       	movw	r22, r18
     158:	6f 5f       	subi	r22, 0xFF	; 255
     15a:	7f 4f       	sbci	r23, 0xFF	; 255
     15c:	21 3d       	cpi	r18, 0xD1	; 209
     15e:	37 40       	sbci	r19, 0x07	; 7
     160:	60 f4       	brcc	.+24     	; 0x17a <SRF02_i2C_Write+0x96>
     162:	9b 01       	movw	r18, r22
     164:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     168:	99 23       	and	r25, r25
     16a:	ac f7       	brge	.-22     	; 0x156 <SRF02_i2C_Write+0x72>
     16c:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     170:	98 7f       	andi	r25, 0xF8	; 248
     172:	98 32       	cpi	r25, 0x28	; 40
     174:	19 f0       	breq	.+6      	; 0x17c <SRF02_i2C_Write+0x98>
     176:	82 e0       	ldi	r24, 0x02	; 2
     178:	01 c0       	rjmp	.+2      	; 0x17c <SRF02_i2C_Write+0x98>
     17a:	81 e0       	ldi	r24, 0x01	; 1
     17c:	81 11       	cpse	r24, r1
     17e:	20 c0       	rjmp	.+64     	; 0x1c0 <SRF02_i2C_Write+0xdc>
     180:	40 93 73 00 	sts	0x0073, r20	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     184:	94 e8       	ldi	r25, 0x84	; 132
     186:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     18a:	20 e0       	ldi	r18, 0x00	; 0
     18c:	30 e0       	ldi	r19, 0x00	; 0
     18e:	07 c0       	rjmp	.+14     	; 0x19e <SRF02_i2C_Write+0xba>
     190:	a9 01       	movw	r20, r18
     192:	4f 5f       	subi	r20, 0xFF	; 255
     194:	5f 4f       	sbci	r21, 0xFF	; 255
     196:	21 3d       	cpi	r18, 0xD1	; 209
     198:	37 40       	sbci	r19, 0x07	; 7
     19a:	60 f4       	brcc	.+24     	; 0x1b4 <SRF02_i2C_Write+0xd0>
     19c:	9a 01       	movw	r18, r20
     19e:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1a2:	99 23       	and	r25, r25
     1a4:	ac f7       	brge	.-22     	; 0x190 <SRF02_i2C_Write+0xac>
     1a6:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     1aa:	98 7f       	andi	r25, 0xF8	; 248
     1ac:	98 32       	cpi	r25, 0x28	; 40
     1ae:	19 f0       	breq	.+6      	; 0x1b6 <SRF02_i2C_Write+0xd2>
     1b0:	82 e0       	ldi	r24, 0x02	; 2
     1b2:	01 c0       	rjmp	.+2      	; 0x1b6 <SRF02_i2C_Write+0xd2>
     1b4:	81 e0       	ldi	r24, 0x01	; 1
     1b6:	81 11       	cpse	r24, r1
     1b8:	03 c0       	rjmp	.+6      	; 0x1c0 <SRF02_i2C_Write+0xdc>
     1ba:	94 e9       	ldi	r25, 0x94	; 148
     1bc:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1c0:	08 95       	ret

000001c2 <SRF02_i2C_Read>:
     1c2:	94 ea       	ldi	r25, 0xA4	; 164
     1c4:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1c8:	20 e0       	ldi	r18, 0x00	; 0
     1ca:	30 e0       	ldi	r19, 0x00	; 0
     1cc:	06 c0       	rjmp	.+12     	; 0x1da <SRF02_i2C_Read+0x18>
     1ce:	f9 01       	movw	r30, r18
     1d0:	31 96       	adiw	r30, 0x01	; 1
     1d2:	21 3d       	cpi	r18, 0xD1	; 209
     1d4:	37 40       	sbci	r19, 0x07	; 7
     1d6:	38 f4       	brcc	.+14     	; 0x1e6 <SRF02_i2C_Read+0x24>
     1d8:	9f 01       	movw	r18, r30
     1da:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1de:	99 23       	and	r25, r25
     1e0:	b4 f7       	brge	.-20     	; 0x1ce <SRF02_i2C_Read+0xc>
     1e2:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     1e6:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     1ea:	94 e8       	ldi	r25, 0x84	; 132
     1ec:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1f0:	20 e0       	ldi	r18, 0x00	; 0
     1f2:	30 e0       	ldi	r19, 0x00	; 0
     1f4:	06 c0       	rjmp	.+12     	; 0x202 <SRF02_i2C_Read+0x40>
     1f6:	f9 01       	movw	r30, r18
     1f8:	31 96       	adiw	r30, 0x01	; 1
     1fa:	21 3d       	cpi	r18, 0xD1	; 209
     1fc:	37 40       	sbci	r19, 0x07	; 7
     1fe:	60 f4       	brcc	.+24     	; 0x218 <SRF02_i2C_Read+0x56>
     200:	9f 01       	movw	r18, r30
     202:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     206:	99 23       	and	r25, r25
     208:	b4 f7       	brge	.-20     	; 0x1f6 <SRF02_i2C_Read+0x34>
     20a:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     20e:	98 7f       	andi	r25, 0xF8	; 248
     210:	98 31       	cpi	r25, 0x18	; 24
     212:	21 f0       	breq	.+8      	; 0x21c <SRF02_i2C_Read+0x5a>
     214:	e2 e0       	ldi	r30, 0x02	; 2
     216:	03 c0       	rjmp	.+6      	; 0x21e <SRF02_i2C_Read+0x5c>
     218:	e1 e0       	ldi	r30, 0x01	; 1
     21a:	01 c0       	rjmp	.+2      	; 0x21e <SRF02_i2C_Read+0x5c>
     21c:	e0 e0       	ldi	r30, 0x00	; 0
     21e:	e1 11       	cpse	r30, r1
     220:	7b c0       	rjmp	.+246    	; 0x318 <SRF02_i2C_Read+0x156>
     222:	60 93 73 00 	sts	0x0073, r22	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     226:	94 e8       	ldi	r25, 0x84	; 132
     228:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     22c:	20 e0       	ldi	r18, 0x00	; 0
     22e:	30 e0       	ldi	r19, 0x00	; 0
     230:	07 c0       	rjmp	.+14     	; 0x240 <SRF02_i2C_Read+0x7e>
     232:	b9 01       	movw	r22, r18
     234:	6f 5f       	subi	r22, 0xFF	; 255
     236:	7f 4f       	sbci	r23, 0xFF	; 255
     238:	21 3d       	cpi	r18, 0xD1	; 209
     23a:	37 40       	sbci	r19, 0x07	; 7
     23c:	60 f4       	brcc	.+24     	; 0x256 <SRF02_i2C_Read+0x94>
     23e:	9b 01       	movw	r18, r22
     240:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     244:	99 23       	and	r25, r25
     246:	ac f7       	brge	.-22     	; 0x232 <SRF02_i2C_Read+0x70>
     248:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     24c:	98 7f       	andi	r25, 0xF8	; 248
     24e:	98 32       	cpi	r25, 0x28	; 40
     250:	19 f0       	breq	.+6      	; 0x258 <SRF02_i2C_Read+0x96>
     252:	e2 e0       	ldi	r30, 0x02	; 2
     254:	01 c0       	rjmp	.+2      	; 0x258 <SRF02_i2C_Read+0x96>
     256:	e1 e0       	ldi	r30, 0x01	; 1
     258:	e1 11       	cpse	r30, r1
     25a:	5e c0       	rjmp	.+188    	; 0x318 <SRF02_i2C_Read+0x156>
     25c:	94 ea       	ldi	r25, 0xA4	; 164
     25e:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     262:	20 e0       	ldi	r18, 0x00	; 0
     264:	30 e0       	ldi	r19, 0x00	; 0
     266:	07 c0       	rjmp	.+14     	; 0x276 <SRF02_i2C_Read+0xb4>
     268:	b9 01       	movw	r22, r18
     26a:	6f 5f       	subi	r22, 0xFF	; 255
     26c:	7f 4f       	sbci	r23, 0xFF	; 255
     26e:	21 3d       	cpi	r18, 0xD1	; 209
     270:	37 40       	sbci	r19, 0x07	; 7
     272:	60 f4       	brcc	.+24     	; 0x28c <SRF02_i2C_Read+0xca>
     274:	9b 01       	movw	r18, r22
     276:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     27a:	99 23       	and	r25, r25
     27c:	ac f7       	brge	.-22     	; 0x268 <SRF02_i2C_Read+0xa6>
     27e:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     282:	98 7f       	andi	r25, 0xF8	; 248
     284:	90 31       	cpi	r25, 0x10	; 16
     286:	19 f0       	breq	.+6      	; 0x28e <SRF02_i2C_Read+0xcc>
     288:	e2 e0       	ldi	r30, 0x02	; 2
     28a:	01 c0       	rjmp	.+2      	; 0x28e <SRF02_i2C_Read+0xcc>
     28c:	e1 e0       	ldi	r30, 0x01	; 1
     28e:	e1 11       	cpse	r30, r1
     290:	43 c0       	rjmp	.+134    	; 0x318 <SRF02_i2C_Read+0x156>
     292:	81 60       	ori	r24, 0x01	; 1
     294:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     298:	84 e8       	ldi	r24, 0x84	; 132
     29a:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     29e:	20 e0       	ldi	r18, 0x00	; 0
     2a0:	30 e0       	ldi	r19, 0x00	; 0
     2a2:	07 c0       	rjmp	.+14     	; 0x2b2 <SRF02_i2C_Read+0xf0>
     2a4:	b9 01       	movw	r22, r18
     2a6:	6f 5f       	subi	r22, 0xFF	; 255
     2a8:	7f 4f       	sbci	r23, 0xFF	; 255
     2aa:	21 3d       	cpi	r18, 0xD1	; 209
     2ac:	37 40       	sbci	r19, 0x07	; 7
     2ae:	60 f4       	brcc	.+24     	; 0x2c8 <SRF02_i2C_Read+0x106>
     2b0:	9b 01       	movw	r18, r22
     2b2:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2b6:	99 23       	and	r25, r25
     2b8:	ac f7       	brge	.-22     	; 0x2a4 <SRF02_i2C_Read+0xe2>
     2ba:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     2be:	88 7f       	andi	r24, 0xF8	; 248
     2c0:	80 34       	cpi	r24, 0x40	; 64
     2c2:	19 f0       	breq	.+6      	; 0x2ca <SRF02_i2C_Read+0x108>
     2c4:	e2 e0       	ldi	r30, 0x02	; 2
     2c6:	01 c0       	rjmp	.+2      	; 0x2ca <SRF02_i2C_Read+0x108>
     2c8:	e1 e0       	ldi	r30, 0x01	; 1
     2ca:	e1 11       	cpse	r30, r1
     2cc:	25 c0       	rjmp	.+74     	; 0x318 <SRF02_i2C_Read+0x156>
     2ce:	84 e8       	ldi	r24, 0x84	; 132
     2d0:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2d4:	20 e0       	ldi	r18, 0x00	; 0
     2d6:	30 e0       	ldi	r19, 0x00	; 0
     2d8:	06 c0       	rjmp	.+12     	; 0x2e6 <SRF02_i2C_Read+0x124>
     2da:	c9 01       	movw	r24, r18
     2dc:	01 96       	adiw	r24, 0x01	; 1
     2de:	21 3d       	cpi	r18, 0xD1	; 209
     2e0:	37 40       	sbci	r19, 0x07	; 7
     2e2:	60 f4       	brcc	.+24     	; 0x2fc <SRF02_i2C_Read+0x13a>
     2e4:	9c 01       	movw	r18, r24
     2e6:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2ea:	88 23       	and	r24, r24
     2ec:	b4 f7       	brge	.-20     	; 0x2da <SRF02_i2C_Read+0x118>
     2ee:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     2f2:	88 7f       	andi	r24, 0xF8	; 248
     2f4:	88 35       	cpi	r24, 0x58	; 88
     2f6:	19 f0       	breq	.+6      	; 0x2fe <SRF02_i2C_Read+0x13c>
     2f8:	e2 e0       	ldi	r30, 0x02	; 2
     2fa:	01 c0       	rjmp	.+2      	; 0x2fe <SRF02_i2C_Read+0x13c>
     2fc:	e1 e0       	ldi	r30, 0x01	; 1
     2fe:	e1 11       	cpse	r30, r1
     300:	03 c0       	rjmp	.+6      	; 0x308 <SRF02_i2C_Read+0x146>
     302:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     306:	01 c0       	rjmp	.+2      	; 0x30a <SRF02_i2C_Read+0x148>
     308:	80 e0       	ldi	r24, 0x00	; 0
     30a:	e1 11       	cpse	r30, r1
     30c:	05 c0       	rjmp	.+10     	; 0x318 <SRF02_i2C_Read+0x156>
     30e:	94 e9       	ldi	r25, 0x94	; 148
     310:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     314:	da 01       	movw	r26, r20
     316:	8c 93       	st	X, r24
     318:	8e 2f       	mov	r24, r30
     31a:	08 95       	ret

0000031c <startRanging>:
     31c:	41 e5       	ldi	r20, 0x51	; 81
     31e:	60 e0       	ldi	r22, 0x00	; 0
     320:	e1 ce       	rjmp	.-574    	; 0xe4 <SRF02_i2C_Write>
     322:	08 95       	ret

00000324 <getRange>:
     324:	ef 92       	push	r14
     326:	ff 92       	push	r15
     328:	1f 93       	push	r17
     32a:	cf 93       	push	r28
     32c:	df 93       	push	r29
     32e:	1f 92       	push	r1
     330:	cd b7       	in	r28, 0x3d	; 61
     332:	de b7       	in	r29, 0x3e	; 62
     334:	18 2f       	mov	r17, r24
     336:	7b 01       	movw	r14, r22
     338:	ae 01       	movw	r20, r28
     33a:	4f 5f       	subi	r20, 0xFF	; 255
     33c:	5f 4f       	sbci	r21, 0xFF	; 255
     33e:	62 e0       	ldi	r22, 0x02	; 2
     340:	40 df       	rcall	.-384    	; 0x1c2 <SRF02_i2C_Read>
     342:	88 23       	and	r24, r24
     344:	11 f0       	breq	.+4      	; 0x34a <getRange+0x26>
     346:	90 e0       	ldi	r25, 0x00	; 0
     348:	16 c0       	rjmp	.+44     	; 0x376 <getRange+0x52>
     34a:	89 81       	ldd	r24, Y+1	; 0x01
     34c:	f7 01       	movw	r30, r14
     34e:	10 82       	st	Z, r1
     350:	81 83       	std	Z+1, r24	; 0x01
     352:	ae 01       	movw	r20, r28
     354:	4f 5f       	subi	r20, 0xFF	; 255
     356:	5f 4f       	sbci	r21, 0xFF	; 255
     358:	63 e0       	ldi	r22, 0x03	; 3
     35a:	81 2f       	mov	r24, r17
     35c:	32 df       	rcall	.-412    	; 0x1c2 <SRF02_i2C_Read>
     35e:	88 23       	and	r24, r24
     360:	11 f0       	breq	.+4      	; 0x366 <getRange+0x42>
     362:	90 e0       	ldi	r25, 0x00	; 0
     364:	08 c0       	rjmp	.+16     	; 0x376 <getRange+0x52>
     366:	99 81       	ldd	r25, Y+1	; 0x01
     368:	f7 01       	movw	r30, r14
     36a:	20 81       	ld	r18, Z
     36c:	31 81       	ldd	r19, Z+1	; 0x01
     36e:	29 2b       	or	r18, r25
     370:	31 83       	std	Z+1, r19	; 0x01
     372:	20 83       	st	Z, r18
     374:	90 e0       	ldi	r25, 0x00	; 0
     376:	0f 90       	pop	r0
     378:	df 91       	pop	r29
     37a:	cf 91       	pop	r28
     37c:	1f 91       	pop	r17
     37e:	ff 90       	pop	r15
     380:	ef 90       	pop	r14
     382:	08 95       	ret

00000384 <Timer0_Init>:
	UCSR1B = (1<<RXCIE1) | (1<<RXEN1) | (1<<TXEN1);  // RX IRQ, RX/TX enable
	UCSR1C = (1<<UCSZ11) | (1<<UCSZ10);              // 8N1
}
//=================타이머카운터0==================
void Timer0_Init(){//1ms
	TCCR0=(1<<WGM01)|(1<<CS00)|(1<<CS01)|(1<<CS02);
     384:	8f e0       	ldi	r24, 0x0F	; 15
     386:	83 bf       	out	0x33, r24	; 51
	TCNT0=0x00;
     388:	12 be       	out	0x32, r1	; 50
	OCR0=14;
     38a:	8e e0       	ldi	r24, 0x0E	; 14
     38c:	81 bf       	out	0x31, r24	; 49
	TIMSK=(1<<OCIE0);
     38e:	82 e0       	ldi	r24, 0x02	; 2
     390:	87 bf       	out	0x37, r24	; 55
     392:	08 95       	ret

00000394 <pwm1_init>:
}

//=================타이머카운터1==================
void pwm1_init(void){
	// Timer1 Fast PWM 8bit
	TCCR1A = (1<<COM1A1)|(1<<COM1B1)|(1<<WGM10);
     394:	81 ea       	ldi	r24, 0xA1	; 161
     396:	8f bd       	out	0x2f, r24	; 47
	TCCR1B = (1<<WGM12)|(1<<CS11); // prescaler 8
     398:	8a e0       	ldi	r24, 0x0A	; 10
     39a:	8e bd       	out	0x2e, r24	; 46
     39c:	08 95       	ret

0000039e <pwm3_init>:
	
}
//=================타이머카운터3==================
void pwm3_init(void){
	// Timer3 Fast PWM 8bit
	TCCR3A = (1<<COM3A1)|(1<<COM3B1)|(1<<WGM30);
     39e:	81 ea       	ldi	r24, 0xA1	; 161
     3a0:	80 93 8b 00 	sts	0x008B, r24	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
	TCCR3B = (1<<WGM32)|(1<<CS31); // prescaler 8
     3a4:	8a e0       	ldi	r24, 0x0A	; 10
     3a6:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
     3aa:	08 95       	ret

000003ac <motor_speed_set>:
}



void motor_speed_set(uint8_t speed){
	OCR1A=speed;
     3ac:	90 e0       	ldi	r25, 0x00	; 0
     3ae:	9b bd       	out	0x2b, r25	; 43
     3b0:	8a bd       	out	0x2a, r24	; 42
	OCR1B =speed;
     3b2:	99 bd       	out	0x29, r25	; 41
     3b4:	88 bd       	out	0x28, r24	; 40
	OCR3A=speed;
     3b6:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     3ba:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
	OCR3B =speed;
     3be:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     3c2:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
     3c6:	08 95       	ret

000003c8 <send_ultra_to_sub_uart1>:
//필요 인수: 초음파 센서 값
//반환 값: 굳이 필요 X
//구현 필요 내용: 받은 초음파 센서 값을 형변환하여 전송(상위,하위 바이트 변환 필요)
			   //인터럽트를 사용 해 전송할 것이니 UDRIE1 활성화 필요
			   //(인터럽트 루틴 안에서 송신 후 비활성화 필요)*/
	srf_buf[1]=(*range>>8)&0xff;
     3c8:	dc 01       	movw	r26, r24
     3ca:	11 96       	adiw	r26, 0x01	; 1
     3cc:	2c 91       	ld	r18, X
     3ce:	11 97       	sbiw	r26, 0x01	; 1
     3d0:	e4 e3       	ldi	r30, 0x34	; 52
     3d2:	f1 e0       	ldi	r31, 0x01	; 1
     3d4:	21 83       	std	Z+1, r18	; 0x01
	srf_buf[0]=(*range&0xff);
     3d6:	8c 91       	ld	r24, X
     3d8:	80 83       	st	Z, r24
	srf_buf_idx=0;
     3da:	10 92 33 01 	sts	0x0133, r1	; 0x800133 <srf_buf_idx>
	UCSR1B |= (1<<UDRIE1);
     3de:	ea e9       	ldi	r30, 0x9A	; 154
     3e0:	f0 e0       	ldi	r31, 0x00	; 0
     3e2:	80 81       	ld	r24, Z
     3e4:	80 62       	ori	r24, 0x20	; 32
     3e6:	80 83       	st	Z, r24
     3e8:	08 95       	ret

000003ea <main_rx_speedcmd_uart1>:
/*  
필요 인수: X
반환 값: 속도 제어 신호
구현 필요 내용: main_mcu로부터 받은 제어 신호를 수신함		  
*/	
	*motor_flag=speedflag_buf;
     3ea:	20 91 36 01 	lds	r18, 0x0136	; 0x800136 <speedflag_buf>
     3ee:	fc 01       	movw	r30, r24
     3f0:	20 83       	st	Z, r18
     3f2:	08 95       	ret

000003f4 <motor_driection>:
//초음파 센서값 받아오기



void motor_driection(uint8_t dir_flag){
	  if (dir_flag == FORWARD)
     3f4:	81 11       	cpse	r24, r1
     3f6:	19 c0       	rjmp	.+50     	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
	  {
		 // A : PD0 = 1, PD1 = 0
		 PORTD |=  (1<<IN1_A);
     3f8:	82 b3       	in	r24, 0x12	; 18
     3fa:	80 61       	ori	r24, 0x10	; 16
     3fc:	82 bb       	out	0x12, r24	; 18
		 PORTD &= ~(1<<IN2_A);
     3fe:	82 b3       	in	r24, 0x12	; 18
     400:	8f 7d       	andi	r24, 0xDF	; 223
     402:	82 bb       	out	0x12, r24	; 18

		 // B : PD2 = 1, PD3 = 0
		 PORTD |=  (1<<IN1_B);
     404:	82 b3       	in	r24, 0x12	; 18
     406:	80 64       	ori	r24, 0x40	; 64
     408:	82 bb       	out	0x12, r24	; 18
		 PORTD &= ~(1<<IN2_B);
     40a:	82 b3       	in	r24, 0x12	; 18
     40c:	8f 77       	andi	r24, 0x7F	; 127
     40e:	82 bb       	out	0x12, r24	; 18

		 // C : PB0 = 1, PB1 = 0
		 PORTB |=  (1<<IN1_C);
     410:	88 b3       	in	r24, 0x18	; 24
     412:	81 60       	ori	r24, 0x01	; 1
     414:	88 bb       	out	0x18, r24	; 24
		 PORTB &= ~(1<<IN2_C);
     416:	88 b3       	in	r24, 0x18	; 24
     418:	8d 7f       	andi	r24, 0xFD	; 253
     41a:	88 bb       	out	0x18, r24	; 24

		 // D : PB2 = 1, PB3 = 0
		 PORTB |=  (1<<IN1_D);
     41c:	88 b3       	in	r24, 0x18	; 24
     41e:	84 60       	ori	r24, 0x04	; 4
     420:	88 bb       	out	0x18, r24	; 24
		 PORTB &= ~(1<<IN2_D);
     422:	88 b3       	in	r24, 0x18	; 24
     424:	87 7f       	andi	r24, 0xF7	; 247
     426:	88 bb       	out	0x18, r24	; 24
     428:	08 95       	ret
		}
	  else   // BACKWARD
	  {
		 
		 PORTD &= ~(1<<IN1_A);
     42a:	82 b3       	in	r24, 0x12	; 18
     42c:	8f 7e       	andi	r24, 0xEF	; 239
     42e:	82 bb       	out	0x12, r24	; 18
		 PORTD |=  (1<<IN2_A);
     430:	82 b3       	in	r24, 0x12	; 18
     432:	80 62       	ori	r24, 0x20	; 32
     434:	82 bb       	out	0x12, r24	; 18

	
		 PORTD &= ~(1<<IN1_B);
     436:	82 b3       	in	r24, 0x12	; 18
     438:	8f 7b       	andi	r24, 0xBF	; 191
     43a:	82 bb       	out	0x12, r24	; 18
		 PORTD |=  (1<<IN2_B);
     43c:	82 b3       	in	r24, 0x12	; 18
     43e:	80 68       	ori	r24, 0x80	; 128
     440:	82 bb       	out	0x12, r24	; 18

	
		 PORTB &= ~(1<<IN1_C);
     442:	88 b3       	in	r24, 0x18	; 24
     444:	8e 7f       	andi	r24, 0xFE	; 254
     446:	88 bb       	out	0x18, r24	; 24
		 PORTB |=  (1<<IN2_C);
     448:	88 b3       	in	r24, 0x18	; 24
     44a:	82 60       	ori	r24, 0x02	; 2
     44c:	88 bb       	out	0x18, r24	; 24

	
		 PORTB &= ~(1<<IN1_D);
     44e:	88 b3       	in	r24, 0x18	; 24
     450:	8b 7f       	andi	r24, 0xFB	; 251
     452:	88 bb       	out	0x18, r24	; 24
		 PORTB |=  (1<<IN2_D);
     454:	88 b3       	in	r24, 0x18	; 24
     456:	88 60       	ori	r24, 0x08	; 8
     458:	88 bb       	out	0x18, r24	; 24
     45a:	08 95       	ret

0000045c <motor_drive>:
		}
}

//서브 모터 구동
void motor_drive(uint8_t flag, uint8_t *speed){
     45c:	cf 93       	push	r28
     45e:	df 93       	push	r29
     460:	eb 01       	movw	r28, r22
	if (flag==SPEED_UP){
     462:	81 30       	cpi	r24, 0x01	; 1
     464:	21 f4       	brne	.+8      	; 0x46e <motor_drive+0x12>
		*speed=MOTOR_SPEED_basic;
     466:	88 ec       	ldi	r24, 0xC8	; 200
     468:	88 83       	st	Y, r24
		motor_speed_set(*speed);
     46a:	a0 df       	rcall	.-192    	; 0x3ac <motor_speed_set>
     46c:	2c c0       	rjmp	.+88     	; 0x4c6 <motor_drive+0x6a>
		
	}
	else if (flag==SPEED_DOWN){
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	21 f4       	brne	.+8      	; 0x47a <motor_drive+0x1e>
		*speed=MOTOR_SPEED_decrease;
     472:	86 e9       	ldi	r24, 0x96	; 150
		motor_speed_set(*speed);
     474:	88 83       	st	Y, r24
     476:	9a df       	rcall	.-204    	; 0x3ac <motor_speed_set>
     478:	26 c0       	rjmp	.+76     	; 0x4c6 <motor_drive+0x6a>
		
	}
	else if(flag == SPEED_STAY){
     47a:	84 30       	cpi	r24, 0x04	; 4
		
		motor_speed_set(*speed);
     47c:	19 f4       	brne	.+6      	; 0x484 <motor_drive+0x28>
     47e:	88 81       	ld	r24, Y
     480:	95 df       	rcall	.-214    	; 0x3ac <motor_speed_set>
     482:	21 c0       	rjmp	.+66     	; 0x4c6 <motor_drive+0x6a>
	}

	else if(flag==MOTOR_STOP){
     484:	83 30       	cpi	r24, 0x03	; 3
     486:	f9 f4       	brne	.+62     	; 0x4c6 <motor_drive+0x6a>
		for(int16_t s  = *speed; s >= 0; s -= 10){
     488:	88 81       	ld	r24, Y
     48a:	90 e0       	ldi	r25, 0x00	; 0
     48c:	11 c0       	rjmp	.+34     	; 0x4b0 <motor_drive+0x54>
			OCR1A = s;
     48e:	9b bd       	out	0x2b, r25	; 43
     490:	8a bd       	out	0x2a, r24	; 42
			OCR1B = s;
     492:	99 bd       	out	0x29, r25	; 41
     494:	88 bd       	out	0x28, r24	; 40
			OCR3A = s;
     496:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     49a:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
			OCR3B = s;
     49e:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     4a2:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4a6:	e3 e3       	ldi	r30, 0x33	; 51
     4a8:	fb e2       	ldi	r31, 0x2B	; 43
     4aa:	31 97       	sbiw	r30, 0x01	; 1
     4ac:	f1 f7       	brne	.-4      	; 0x4aa <motor_drive+0x4e>
		
		motor_speed_set(*speed);
	}

	else if(flag==MOTOR_STOP){
		for(int16_t s  = *speed; s >= 0; s -= 10){
     4ae:	0a 97       	sbiw	r24, 0x0a	; 10
     4b0:	99 23       	and	r25, r25
			OCR1B = s;
			OCR3A = s;
			OCR3B = s;
			_delay_ms(3);
		}
		 motor_speed_set(0);
     4b2:	6c f7       	brge	.-38     	; 0x48e <motor_drive+0x32>
     4b4:	80 e0       	ldi	r24, 0x00	; 0
     4b6:	7a df       	rcall	.-268    	; 0x3ac <motor_speed_set>
		*speed=0;
     4b8:	18 82       	st	Y, r1
		// IN 핀 모두 LOW (브레이크 해제)
		PORTD &= ~((1<<IN1_A)|(1<<IN2_A)|(1<<IN1_B)|(1<<IN2_B));
     4ba:	82 b3       	in	r24, 0x12	; 18
     4bc:	8f 70       	andi	r24, 0x0F	; 15
     4be:	82 bb       	out	0x12, r24	; 18
		PORTB &= ~((1<<IN1_C)|(1<<IN2_C)|(1<<IN1_D)|(1<<IN2_D));
     4c0:	88 b3       	in	r24, 0x18	; 24
     4c2:	80 7f       	andi	r24, 0xF0	; 240
     4c4:	88 bb       	out	0x18, r24	; 24
	}
	
}
     4c6:	df 91       	pop	r29
     4c8:	cf 91       	pop	r28
     4ca:	08 95       	ret

000004cc <__vector_31>:



/*===============MAIN_MCU와 송수신==========*/
//uart1 데이터 전송 인터럽트
ISR(USART1_UDRE_vect){
     4cc:	1f 92       	push	r1
     4ce:	0f 92       	push	r0
     4d0:	0f b6       	in	r0, 0x3f	; 63
     4d2:	0f 92       	push	r0
     4d4:	11 24       	eor	r1, r1
     4d6:	0b b6       	in	r0, 0x3b	; 59
     4d8:	0f 92       	push	r0
     4da:	8f 93       	push	r24
     4dc:	ef 93       	push	r30
     4de:	ff 93       	push	r31
	//하위 부터전송
	UDR1=srf_buf[srf_buf_idx++];
     4e0:	e0 91 33 01 	lds	r30, 0x0133	; 0x800133 <srf_buf_idx>
     4e4:	81 e0       	ldi	r24, 0x01	; 1
     4e6:	8e 0f       	add	r24, r30
     4e8:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <srf_buf_idx>
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	ec 5c       	subi	r30, 0xCC	; 204
     4f0:	fe 4f       	sbci	r31, 0xFE	; 254
     4f2:	80 81       	ld	r24, Z
     4f4:	80 93 9c 00 	sts	0x009C, r24	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
	
	if(srf_buf_idx>=2){
     4f8:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <srf_buf_idx>
     4fc:	82 30       	cpi	r24, 0x02	; 2
     4fe:	38 f0       	brcs	.+14     	; 0x50e <__vector_31+0x42>
		UCSR1B &= ~(1<<UDRIE1);
     500:	ea e9       	ldi	r30, 0x9A	; 154
     502:	f0 e0       	ldi	r31, 0x00	; 0
     504:	80 81       	ld	r24, Z
     506:	8f 7d       	andi	r24, 0xDF	; 223
     508:	80 83       	st	Z, r24
		srf_buf_idx=0;
     50a:	10 92 33 01 	sts	0x0133, r1	; 0x800133 <srf_buf_idx>
	}
	
	
}
     50e:	ff 91       	pop	r31
     510:	ef 91       	pop	r30
     512:	8f 91       	pop	r24
     514:	0f 90       	pop	r0
     516:	0b be       	out	0x3b, r0	; 59
     518:	0f 90       	pop	r0
     51a:	0f be       	out	0x3f, r0	; 63
     51c:	0f 90       	pop	r0
     51e:	1f 90       	pop	r1
     520:	18 95       	reti

00000522 <__vector_30>:

//uart1 데이터 수신 인터럽트
ISR(USART1_RX_vect){
     522:	1f 92       	push	r1
     524:	0f 92       	push	r0
     526:	0f b6       	in	r0, 0x3f	; 63
     528:	0f 92       	push	r0
     52a:	11 24       	eor	r1, r1
     52c:	8f 93       	push	r24
	 speedflag_buf = UDR1;
     52e:	80 91 9c 00 	lds	r24, 0x009C	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
     532:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <speedflag_buf>
	 
	 rx_complete_flag=true;
     536:	81 e0       	ldi	r24, 0x01	; 1
     538:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <__data_end>
}
     53c:	8f 91       	pop	r24
     53e:	0f 90       	pop	r0
     540:	0f be       	out	0x3f, r0	; 63
     542:	0f 90       	pop	r0
     544:	1f 90       	pop	r1
     546:	18 95       	reti

00000548 <__vector_15>:

// 타이머카운터0 isr
ISR(TIMER0_COMP_vect){
     548:	1f 92       	push	r1
     54a:	0f 92       	push	r0
     54c:	0f b6       	in	r0, 0x3f	; 63
     54e:	0f 92       	push	r0
     550:	11 24       	eor	r1, r1
     552:	2f 93       	push	r18
     554:	8f 93       	push	r24
     556:	9f 93       	push	r25
	ti_Cnt_1ms++;
     558:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <ti_Cnt_1ms>
     55c:	90 91 39 01 	lds	r25, 0x0139	; 0x800139 <ti_Cnt_1ms+0x1>
     560:	01 96       	adiw	r24, 0x01	; 1
     562:	90 93 39 01 	sts	0x0139, r25	; 0x800139 <ti_Cnt_1ms+0x1>
     566:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <ti_Cnt_1ms>
	if(ti_Cnt_1ms>=1000){
     56a:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <ti_Cnt_1ms>
     56e:	90 91 39 01 	lds	r25, 0x0139	; 0x800139 <ti_Cnt_1ms+0x1>
     572:	88 3e       	cpi	r24, 0xE8	; 232
     574:	93 40       	sbci	r25, 0x03	; 3
     576:	38 f0       	brcs	.+14     	; 0x586 <__vector_15+0x3e>
		measure_ready=1;
     578:	81 e0       	ldi	r24, 0x01	; 1
     57a:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <measure_ready>
		ti_Cnt_1ms=0;
     57e:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <ti_Cnt_1ms+0x1>
     582:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <ti_Cnt_1ms>
	}
}
     586:	9f 91       	pop	r25
     588:	8f 91       	pop	r24
     58a:	2f 91       	pop	r18
     58c:	0f 90       	pop	r0
     58e:	0f be       	out	0x3f, r0	; 63
     590:	0f 90       	pop	r0
     592:	1f 90       	pop	r1
     594:	18 95       	reti

00000596 <disable_jtag>:
void disable_jtag()
{
	MCUCSR |= (1<<JTD);
     596:	84 b7       	in	r24, 0x34	; 52
     598:	80 68       	ori	r24, 0x80	; 128
     59a:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     59c:	84 b7       	in	r24, 0x34	; 52
     59e:	80 68       	ori	r24, 0x80	; 128
     5a0:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     5a2:	84 b7       	in	r24, 0x34	; 52
     5a4:	80 68       	ori	r24, 0x80	; 128
     5a6:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     5a8:	84 b7       	in	r24, 0x34	; 52
     5aa:	80 68       	ori	r24, 0x80	; 128
     5ac:	84 bf       	out	0x34, r24	; 52
     5ae:	08 95       	ret

000005b0 <main>:
}

int main(void)
{
     5b0:	cf 93       	push	r28
     5b2:	df 93       	push	r29
     5b4:	cd b7       	in	r28, 0x3d	; 61
     5b6:	de b7       	in	r29, 0x3e	; 62
     5b8:	ac 97       	sbiw	r28, 0x2c	; 44
     5ba:	0f b6       	in	r0, 0x3f	; 63
     5bc:	f8 94       	cli
     5be:	de bf       	out	0x3e, r29	; 62
     5c0:	0f be       	out	0x3f, r0	; 63
     5c2:	cd bf       	out	0x3d, r28	; 61
	disable_jtag();
     5c4:	e8 df       	rcall	.-48     	; 0x596 <disable_jtag>
	uint8_t speed=MOTOR_SPEED_basic;
     5c6:	88 ec       	ldi	r24, 0xC8	; 200
	usart1_init();
     5c8:	89 83       	std	Y+1, r24	; 0x01
     5ca:	7e dd       	rcall	.-1284   	; 0xc8 <usart1_init>
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
     5cc:	8f ef       	ldi	r24, 0xFF	; 255
     5ce:	8a bb       	out	0x1a, r24	; 26
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
     5d0:	e4 e6       	ldi	r30, 0x64	; 100
     5d2:	f0 e0       	ldi	r31, 0x00	; 0
     5d4:	80 81       	ld	r24, Z
     5d6:	87 60       	ori	r24, 0x07	; 7
     5d8:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     5da:	e5 e6       	ldi	r30, 0x65	; 101
     5dc:	f0 e0       	ldi	r31, 0x00	; 0
     5de:	80 81       	ld	r24, Z
     5e0:	8b 7f       	andi	r24, 0xFB	; 251
     5e2:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     5e4:	80 81       	ld	r24, Z
     5e6:	8d 7f       	andi	r24, 0xFD	; 253
     5e8:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     5ea:	80 81       	ld	r24, Z
     5ec:	81 60       	ori	r24, 0x01	; 1
     5ee:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5f0:	86 ef       	ldi	r24, 0xF6	; 246
     5f2:	8a 95       	dec	r24
     5f4:	f1 f7       	brne	.-4      	; 0x5f2 <main+0x42>
    _delay_us(50);
    LCD_WINST = command;          // put command
     5f6:	88 e3       	ldi	r24, 0x38	; 56
     5f8:	8b bb       	out	0x1b, r24	; 27
     5fa:	96 ef       	ldi	r25, 0xF6	; 246
     5fc:	9a 95       	dec	r25
     5fe:	f1 f7       	brne	.-4      	; 0x5fc <main+0x4c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     600:	80 81       	ld	r24, Z
     602:	8e 7f       	andi	r24, 0xFE	; 254
     604:	80 83       	st	Z, r24
     606:	84 e0       	ldi	r24, 0x04	; 4
     608:	06 c0       	rjmp	.+12     	; 0x616 <main+0x66>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     60a:	e6 e6       	ldi	r30, 0x66	; 102
     60c:	fe e0       	ldi	r31, 0x0E	; 14
     60e:	31 97       	sbiw	r30, 0x01	; 1
     610:	f1 f7       	brne	.-4      	; 0x60e <main+0x5e>
     612:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     614:	89 2f       	mov	r24, r25
     616:	9f ef       	ldi	r25, 0xFF	; 255
     618:	98 0f       	add	r25, r24
     61a:	81 11       	cpse	r24, r1
     61c:	f6 cf       	rjmp	.-20     	; 0x60a <main+0x5a>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     61e:	e5 e6       	ldi	r30, 0x65	; 101
     620:	f0 e0       	ldi	r31, 0x00	; 0
     622:	80 81       	ld	r24, Z
     624:	8b 7f       	andi	r24, 0xFB	; 251
     626:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     628:	80 81       	ld	r24, Z
     62a:	8d 7f       	andi	r24, 0xFD	; 253
     62c:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     62e:	80 81       	ld	r24, Z
     630:	81 60       	ori	r24, 0x01	; 1
     632:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     634:	86 ef       	ldi	r24, 0xF6	; 246
     636:	8a 95       	dec	r24
     638:	f1 f7       	brne	.-4      	; 0x636 <main+0x86>
    _delay_us(50);
    LCD_WINST = command;          // put command
     63a:	88 e3       	ldi	r24, 0x38	; 56
     63c:	8b bb       	out	0x1b, r24	; 27
     63e:	96 ef       	ldi	r25, 0xF6	; 246
     640:	9a 95       	dec	r25
     642:	f1 f7       	brne	.-4      	; 0x640 <main+0x90>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     644:	80 81       	ld	r24, Z
     646:	8e 7f       	andi	r24, 0xFE	; 254
     648:	80 83       	st	Z, r24
     64a:	84 e0       	ldi	r24, 0x04	; 4
     64c:	06 c0       	rjmp	.+12     	; 0x65a <main+0xaa>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     64e:	e6 e6       	ldi	r30, 0x66	; 102
     650:	fe e0       	ldi	r31, 0x0E	; 14
     652:	31 97       	sbiw	r30, 0x01	; 1
     654:	f1 f7       	brne	.-4      	; 0x652 <main+0xa2>
     656:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     658:	89 2f       	mov	r24, r25
     65a:	9f ef       	ldi	r25, 0xFF	; 255
     65c:	98 0f       	add	r25, r24
     65e:	81 11       	cpse	r24, r1
     660:	f6 cf       	rjmp	.-20     	; 0x64e <main+0x9e>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     662:	e5 e6       	ldi	r30, 0x65	; 101
     664:	f0 e0       	ldi	r31, 0x00	; 0
     666:	80 81       	ld	r24, Z
     668:	8b 7f       	andi	r24, 0xFB	; 251
     66a:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     66c:	80 81       	ld	r24, Z
     66e:	8d 7f       	andi	r24, 0xFD	; 253
     670:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     672:	80 81       	ld	r24, Z
     674:	81 60       	ori	r24, 0x01	; 1
     676:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     678:	86 ef       	ldi	r24, 0xF6	; 246
     67a:	8a 95       	dec	r24
     67c:	f1 f7       	brne	.-4      	; 0x67a <main+0xca>
    _delay_us(50);
    LCD_WINST = command;          // put command
     67e:	88 e3       	ldi	r24, 0x38	; 56
     680:	8b bb       	out	0x1b, r24	; 27
     682:	96 ef       	ldi	r25, 0xF6	; 246
     684:	9a 95       	dec	r25
     686:	f1 f7       	brne	.-4      	; 0x684 <main+0xd4>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     688:	80 81       	ld	r24, Z
     68a:	8e 7f       	andi	r24, 0xFE	; 254
     68c:	80 83       	st	Z, r24
     68e:	84 e0       	ldi	r24, 0x04	; 4
     690:	06 c0       	rjmp	.+12     	; 0x69e <main+0xee>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     692:	e6 e6       	ldi	r30, 0x66	; 102
     694:	fe e0       	ldi	r31, 0x0E	; 14
     696:	31 97       	sbiw	r30, 0x01	; 1
     698:	f1 f7       	brne	.-4      	; 0x696 <main+0xe6>
     69a:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     69c:	89 2f       	mov	r24, r25
     69e:	9f ef       	ldi	r25, 0xFF	; 255
     6a0:	98 0f       	add	r25, r24
     6a2:	81 11       	cpse	r24, r1
     6a4:	f6 cf       	rjmp	.-20     	; 0x692 <main+0xe2>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     6a6:	e5 e6       	ldi	r30, 0x65	; 101
     6a8:	f0 e0       	ldi	r31, 0x00	; 0
     6aa:	80 81       	ld	r24, Z
     6ac:	8b 7f       	andi	r24, 0xFB	; 251
     6ae:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     6b0:	80 81       	ld	r24, Z
     6b2:	8d 7f       	andi	r24, 0xFD	; 253
     6b4:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     6b6:	80 81       	ld	r24, Z
     6b8:	81 60       	ori	r24, 0x01	; 1
     6ba:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6bc:	86 ef       	ldi	r24, 0xF6	; 246
     6be:	8a 95       	dec	r24
     6c0:	f1 f7       	brne	.-4      	; 0x6be <main+0x10e>
    _delay_us(50);
    LCD_WINST = command;          // put command
     6c2:	8e e0       	ldi	r24, 0x0E	; 14
     6c4:	8b bb       	out	0x1b, r24	; 27
     6c6:	96 ef       	ldi	r25, 0xF6	; 246
     6c8:	9a 95       	dec	r25
     6ca:	f1 f7       	brne	.-4      	; 0x6c8 <main+0x118>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     6cc:	80 81       	ld	r24, Z
     6ce:	8e 7f       	andi	r24, 0xFE	; 254
     6d0:	80 83       	st	Z, r24
     6d2:	82 e0       	ldi	r24, 0x02	; 2
     6d4:	06 c0       	rjmp	.+12     	; 0x6e2 <main+0x132>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6d6:	e6 e6       	ldi	r30, 0x66	; 102
     6d8:	fe e0       	ldi	r31, 0x0E	; 14
     6da:	31 97       	sbiw	r30, 0x01	; 1
     6dc:	f1 f7       	brne	.-4      	; 0x6da <main+0x12a>
     6de:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     6e0:	89 2f       	mov	r24, r25
     6e2:	9f ef       	ldi	r25, 0xFF	; 255
     6e4:	98 0f       	add	r25, r24
     6e6:	81 11       	cpse	r24, r1
     6e8:	f6 cf       	rjmp	.-20     	; 0x6d6 <main+0x126>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     6ea:	e5 e6       	ldi	r30, 0x65	; 101
     6ec:	f0 e0       	ldi	r31, 0x00	; 0
     6ee:	80 81       	ld	r24, Z
     6f0:	8b 7f       	andi	r24, 0xFB	; 251
     6f2:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     6f4:	80 81       	ld	r24, Z
     6f6:	8d 7f       	andi	r24, 0xFD	; 253
     6f8:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     6fa:	80 81       	ld	r24, Z
     6fc:	81 60       	ori	r24, 0x01	; 1
     6fe:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     700:	86 ef       	ldi	r24, 0xF6	; 246
     702:	8a 95       	dec	r24
     704:	f1 f7       	brne	.-4      	; 0x702 <main+0x152>
    _delay_us(50);
    LCD_WINST = command;          // put command
     706:	86 e0       	ldi	r24, 0x06	; 6
     708:	8b bb       	out	0x1b, r24	; 27
     70a:	96 ef       	ldi	r25, 0xF6	; 246
     70c:	9a 95       	dec	r25
     70e:	f1 f7       	brne	.-4      	; 0x70c <main+0x15c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     710:	80 81       	ld	r24, Z
     712:	8e 7f       	andi	r24, 0xFE	; 254
     714:	80 83       	st	Z, r24
     716:	82 e0       	ldi	r24, 0x02	; 2
     718:	06 c0       	rjmp	.+12     	; 0x726 <main+0x176>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     71a:	e6 e6       	ldi	r30, 0x66	; 102
     71c:	fe e0       	ldi	r31, 0x0E	; 14
     71e:	31 97       	sbiw	r30, 0x01	; 1
     720:	f1 f7       	brne	.-4      	; 0x71e <main+0x16e>
     722:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     724:	89 2f       	mov	r24, r25
     726:	9f ef       	ldi	r25, 0xFF	; 255
     728:	98 0f       	add	r25, r24
     72a:	81 11       	cpse	r24, r1
     72c:	f6 cf       	rjmp	.-20     	; 0x71a <main+0x16a>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     72e:	e5 e6       	ldi	r30, 0x65	; 101
     730:	f0 e0       	ldi	r31, 0x00	; 0
     732:	80 81       	ld	r24, Z
     734:	8b 7f       	andi	r24, 0xFB	; 251
     736:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     738:	80 81       	ld	r24, Z
     73a:	8d 7f       	andi	r24, 0xFD	; 253
     73c:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     73e:	80 81       	ld	r24, Z
     740:	81 60       	ori	r24, 0x01	; 1
     742:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     744:	86 ef       	ldi	r24, 0xF6	; 246
     746:	8a 95       	dec	r24
     748:	f1 f7       	brne	.-4      	; 0x746 <main+0x196>
    _delay_us(50);
    LCD_WINST = command;          // put command
     74a:	81 e0       	ldi	r24, 0x01	; 1
     74c:	8b bb       	out	0x1b, r24	; 27
     74e:	96 ef       	ldi	r25, 0xF6	; 246
     750:	9a 95       	dec	r25
     752:	f1 f7       	brne	.-4      	; 0x750 <main+0x1a0>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     754:	80 81       	ld	r24, Z
     756:	8e 7f       	andi	r24, 0xFE	; 254
     758:	80 83       	st	Z, r24
     75a:	82 e0       	ldi	r24, 0x02	; 2
     75c:	06 c0       	rjmp	.+12     	; 0x76a <main+0x1ba>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     75e:	e6 e6       	ldi	r30, 0x66	; 102
     760:	fe e0       	ldi	r31, 0x0E	; 14
     762:	31 97       	sbiw	r30, 0x01	; 1
     764:	f1 f7       	brne	.-4      	; 0x762 <main+0x1b2>
     766:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     768:	89 2f       	mov	r24, r25
     76a:	9f ef       	ldi	r25, 0xFF	; 255
     76c:	98 0f       	add	r25, r24
     76e:	81 11       	cpse	r24, r1
	LCD_Init();
	Timer0_Init();
     770:	f6 cf       	rjmp	.-20     	; 0x75e <main+0x1ae>
     772:	08 de       	rcall	.-1008   	; 0x384 <Timer0_Init>

// ---- Init helpers (preserve original register values) ----
static inline void Init_TWI(void)
{
    // SCL ~100kHz @ F_CPU=14.7456MHz, prescaler=1
    TWSR = 0x00;
     774:	10 92 71 00 	sts	0x0071, r1	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
    TWBR = 0x32;
     778:	82 e3       	ldi	r24, 0x32	; 50
     77a:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
    TWCR = (1<<TWEN);		//TWI Enable
     77e:	84 e0       	ldi	r24, 0x04	; 4
	Init_TWI();	
	pwm1_init();
     780:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
	pwm3_init();
     784:	07 de       	rcall	.-1010   	; 0x394 <pwm1_init>
	motor_speed_set(speed);
     786:	0b de       	rcall	.-1002   	; 0x39e <pwm3_init>
     788:	89 81       	ldd	r24, Y+1	; 0x01
     78a:	10 de       	rcall	.-992    	; 0x3ac <motor_speed_set>

	
	/* PWM 핀 */
	DDRB |= (1<<PB5) | (1<<PB6) | (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3);
     78c:	87 b3       	in	r24, 0x17	; 23
     78e:	8f 66       	ori	r24, 0x6F	; 111
     790:	87 bb       	out	0x17, r24	; 23
	DDRE |= (1<<PE3) | (1<<PE4);
     792:	82 b1       	in	r24, 0x02	; 2
     794:	88 61       	ori	r24, 0x18	; 24
     796:	82 b9       	out	0x02, r24	; 2
	DDRD |= (1<<PD4) | (1<<PD5) | (1<<PD6) | (1<<PD7);
     798:	81 b3       	in	r24, 0x11	; 17
     79a:	80 6f       	ori	r24, 0xF0	; 240
	char Sonar_Addr=SRF02_ADDR_0;
	unsigned int Sonar_range;
	char Message[40];
	int readCnt=0;
	unsigned int res=0;
	uint8_t motor_flag=0;
     79c:	81 bb       	out	0x11, r24	; 17
	uint8_t motor_dir_flag=FORWARD;



		
	uint8_t ret = SRF02_i2C_Write(0xE0, 0, 0x51);
     79e:	1c a6       	std	Y+44, r1	; 0x2c
     7a0:	41 e5       	ldi	r20, 0x51	; 81
     7a2:	60 e0       	ldi	r22, 0x00	; 0
     7a4:	80 ee       	ldi	r24, 0xE0	; 224
     7a6:	9e dc       	rcall	.-1732   	; 0xe4 <SRF02_i2C_Write>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     7a8:	e5 e6       	ldi	r30, 0x65	; 101
     7aa:	f0 e0       	ldi	r31, 0x00	; 0
     7ac:	90 81       	ld	r25, Z
     7ae:	9b 7f       	andi	r25, 0xFB	; 251
     7b0:	90 83       	st	Z, r25
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     7b2:	90 81       	ld	r25, Z
     7b4:	9d 7f       	andi	r25, 0xFD	; 253
     7b6:	90 83       	st	Z, r25
    LCD_CTRL |= (1 << LCD_EN);    // E high
     7b8:	90 81       	ld	r25, Z
     7ba:	91 60       	ori	r25, 0x01	; 1
     7bc:	90 83       	st	Z, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7be:	96 ef       	ldi	r25, 0xF6	; 246
     7c0:	9a 95       	dec	r25
     7c2:	f1 f7       	brne	.-4      	; 0x7c0 <main+0x210>
    _delay_us(50);
    LCD_WINST = command;          // put command
     7c4:	90 ec       	ldi	r25, 0xC0	; 192
     7c6:	9b bb       	out	0x1b, r25	; 27
     7c8:	96 ef       	ldi	r25, 0xF6	; 246
     7ca:	9a 95       	dec	r25
     7cc:	f1 f7       	brne	.-4      	; 0x7ca <main+0x21a>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     7ce:	90 81       	ld	r25, Z
     7d0:	9e 7f       	andi	r25, 0xFE	; 254
     7d2:	90 83       	st	Z, r25
	LCD_Pos(1,0);
	sprintf(Message, "W:%d", ret);
     7d4:	1f 92       	push	r1
     7d6:	8f 93       	push	r24
     7d8:	8e e1       	ldi	r24, 0x1E	; 30
     7da:	91 e0       	ldi	r25, 0x01	; 1
     7dc:	9f 93       	push	r25
     7de:	8f 93       	push	r24
     7e0:	8e 01       	movw	r16, r28
     7e2:	0c 5f       	subi	r16, 0xFC	; 252
     7e4:	1f 4f       	sbci	r17, 0xFF	; 255
     7e6:	1f 93       	push	r17
     7e8:	0f 93       	push	r16
     7ea:	6d d1       	rcall	.+730    	; 0xac6 <sprintf>
     7ec:	0f 90       	pop	r0
     7ee:	0f 90       	pop	r0
     7f0:	0f 90       	pop	r0
     7f2:	0f 90       	pop	r0
     7f4:	0f 90       	pop	r0
     7f6:	0f 90       	pop	r0
     7f8:	d8 01       	movw	r26, r16
     7fa:	22 c0       	rjmp	.+68     	; 0x840 <main+0x290>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     7fc:	11 96       	adiw	r26, 0x01	; 1
     7fe:	81 e0       	ldi	r24, 0x01	; 1
     800:	06 c0       	rjmp	.+12     	; 0x80e <main+0x25e>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     802:	e6 e6       	ldi	r30, 0x66	; 102
     804:	fe e0       	ldi	r31, 0x0E	; 14
     806:	31 97       	sbiw	r30, 0x01	; 1
     808:	f1 f7       	brne	.-4      	; 0x806 <main+0x256>
     80a:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     80c:	82 2f       	mov	r24, r18
     80e:	2f ef       	ldi	r18, 0xFF	; 255
     810:	28 0f       	add	r18, r24
     812:	81 11       	cpse	r24, r1
     814:	f6 cf       	rjmp	.-20     	; 0x802 <main+0x252>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     816:	e5 e6       	ldi	r30, 0x65	; 101
     818:	f0 e0       	ldi	r31, 0x00	; 0
     81a:	80 81       	ld	r24, Z
     81c:	84 60       	ori	r24, 0x04	; 4
     81e:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     820:	80 81       	ld	r24, Z
     822:	8d 7f       	andi	r24, 0xFD	; 253
     824:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     826:	80 81       	ld	r24, Z
     828:	81 60       	ori	r24, 0x01	; 1
     82a:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     82c:	86 ef       	ldi	r24, 0xF6	; 246
     82e:	8a 95       	dec	r24
     830:	f1 f7       	brne	.-4      	; 0x82e <main+0x27e>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     832:	9b bb       	out	0x1b, r25	; 27
     834:	96 ef       	ldi	r25, 0xF6	; 246
     836:	9a 95       	dec	r25
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     838:	f1 f7       	brne	.-4      	; 0x836 <main+0x286>
     83a:	80 81       	ld	r24, Z
     83c:	8e 7f       	andi	r24, 0xFE	; 254
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     83e:	80 83       	st	Z, r24
     840:	9c 91       	ld	r25, X
     842:	91 11       	cpse	r25, r1
	LCD_Str(Message);
	
	startRanging(Sonar_Addr);
     844:	db cf       	rjmp	.-74     	; 0x7fc <main+0x24c>
     846:	80 ee       	ldi	r24, 0xE0	; 224
	ti_Cnt_1ms=0;
     848:	69 dd       	rcall	.-1326   	; 0x31c <startRanging>
     84a:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <ti_Cnt_1ms+0x1>
	
	
	sei();
     84e:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <ti_Cnt_1ms>
	motor_driection(FORWARD);
     852:	78 94       	sei
     854:	80 e0       	ldi	r24, 0x00	; 0
	motor_drive(MOTOR_SPEED_basic, &speed);
     856:	ce dd       	rcall	.-1124   	; 0x3f4 <motor_driection>
     858:	be 01       	movw	r22, r28
     85a:	6f 5f       	subi	r22, 0xFF	; 255
     85c:	7f 4f       	sbci	r23, 0xFF	; 255
     85e:	88 ec       	ldi	r24, 0xC8	; 200
	while (1)
	{
		
		if(rx_complete_flag){
     860:	fd dd       	rcall	.-1030   	; 0x45c <motor_drive>
     862:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <__data_end>
     866:	88 23       	and	r24, r24
			main_rx_speedcmd_uart1(&motor_flag);
     868:	29 f0       	breq	.+10     	; 0x874 <main+0x2c4>
     86a:	ce 01       	movw	r24, r28
     86c:	8c 96       	adiw	r24, 0x2c	; 44
			
			rx_complete_flag=false;
     86e:	bd dd       	rcall	.-1158   	; 0x3ea <main_rx_speedcmd_uart1>
     870:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <__data_end>
		}
		
		motor_driection(FORWARD);
     874:	80 e0       	ldi	r24, 0x00	; 0
     876:	be dd       	rcall	.-1156   	; 0x3f4 <motor_driection>
		motor_drive(motor_flag,&speed);
     878:	be 01       	movw	r22, r28
     87a:	6f 5f       	subi	r22, 0xFF	; 255
     87c:	7f 4f       	sbci	r23, 0xFF	; 255
     87e:	8c a5       	ldd	r24, Y+44	; 0x2c
     880:	ed dd       	rcall	.-1062   	; 0x45c <motor_drive>
		
		if(measure_ready==1){
     882:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <measure_ready>
     886:	81 30       	cpi	r24, 0x01	; 1
     888:	61 f7       	brne	.-40     	; 0x862 <main+0x2b2>
			measure_ready=0;
     88a:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <measure_ready>
			
		
			res = getRange(Sonar_Addr, &Sonar_range);
     88e:	be 01       	movw	r22, r28
     890:	6e 5f       	subi	r22, 0xFE	; 254
     892:	7f 4f       	sbci	r23, 0xFF	; 255
     894:	80 ee       	ldi	r24, 0xE0	; 224
     896:	46 dd       	rcall	.-1396   	; 0x324 <getRange>
     898:	89 2b       	or	r24, r25
			
			if(res !=0){
     89a:	09 f4       	brne	.+2      	; 0x89e <main+0x2ee>
     89c:	7d c0       	rjmp	.+250    	; 0x998 <main+0x3e8>
     89e:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     8a0:	f0 e0       	ldi	r31, 0x00	; 0
     8a2:	80 81       	ld	r24, Z
     8a4:	8b 7f       	andi	r24, 0xFB	; 251
     8a6:	80 83       	st	Z, r24
     8a8:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     8aa:	8d 7f       	andi	r24, 0xFD	; 253
     8ac:	80 83       	st	Z, r24
     8ae:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     8b0:	81 60       	ori	r24, 0x01	; 1
     8b2:	80 83       	st	Z, r24
     8b4:	86 ef       	ldi	r24, 0xF6	; 246
     8b6:	8a 95       	dec	r24
     8b8:	f1 f7       	brne	.-4      	; 0x8b6 <main+0x306>
     8ba:	80 e8       	ldi	r24, 0x80	; 128
    _delay_us(50);
    LCD_WINST = command;          // put command
     8bc:	8b bb       	out	0x1b, r24	; 27
     8be:	96 ef       	ldi	r25, 0xF6	; 246
     8c0:	9a 95       	dec	r25
     8c2:	f1 f7       	brne	.-4      	; 0x8c0 <main+0x310>
     8c4:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     8c6:	8e 7f       	andi	r24, 0xFE	; 254
     8c8:	80 83       	st	Z, r24
     8ca:	a0 e0       	ldi	r26, 0x00	; 0
     8cc:	b1 e0       	ldi	r27, 0x01	; 1
     8ce:	22 c0       	rjmp	.+68     	; 0x914 <main+0x364>
     8d0:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     8d2:	81 e0       	ldi	r24, 0x01	; 1
     8d4:	06 c0       	rjmp	.+12     	; 0x8e2 <main+0x332>
     8d6:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8d8:	fe e0       	ldi	r31, 0x0E	; 14
     8da:	31 97       	sbiw	r30, 0x01	; 1
     8dc:	f1 f7       	brne	.-4      	; 0x8da <main+0x32a>
     8de:	00 00       	nop
     8e0:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     8e2:	2f ef       	ldi	r18, 0xFF	; 255
     8e4:	28 0f       	add	r18, r24
     8e6:	81 11       	cpse	r24, r1
     8e8:	f6 cf       	rjmp	.-20     	; 0x8d6 <main+0x326>
     8ea:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     8ec:	f0 e0       	ldi	r31, 0x00	; 0
     8ee:	80 81       	ld	r24, Z
     8f0:	84 60       	ori	r24, 0x04	; 4
     8f2:	80 83       	st	Z, r24
     8f4:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     8f6:	8d 7f       	andi	r24, 0xFD	; 253
     8f8:	80 83       	st	Z, r24
     8fa:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     8fc:	81 60       	ori	r24, 0x01	; 1
     8fe:	80 83       	st	Z, r24
     900:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     902:	8a 95       	dec	r24
     904:	f1 f7       	brne	.-4      	; 0x902 <main+0x352>
     906:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     908:	96 ef       	ldi	r25, 0xF6	; 246
     90a:	9a 95       	dec	r25
     90c:	f1 f7       	brne	.-4      	; 0x90a <main+0x35a>
     90e:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     910:	8e 7f       	andi	r24, 0xFE	; 254
     912:	80 83       	st	Z, r24
     914:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     916:	91 11       	cpse	r25, r1
     918:	db cf       	rjmp	.-74     	; 0x8d0 <main+0x320>
     91a:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     91c:	f0 e0       	ldi	r31, 0x00	; 0
     91e:	80 81       	ld	r24, Z
     920:	8b 7f       	andi	r24, 0xFB	; 251
     922:	80 83       	st	Z, r24
     924:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     926:	8d 7f       	andi	r24, 0xFD	; 253
     928:	80 83       	st	Z, r24
     92a:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     92c:	81 60       	ori	r24, 0x01	; 1
     92e:	80 83       	st	Z, r24
     930:	86 ef       	ldi	r24, 0xF6	; 246
     932:	8a 95       	dec	r24
     934:	f1 f7       	brne	.-4      	; 0x932 <main+0x382>
     936:	85 ec       	ldi	r24, 0xC5	; 197
    _delay_us(50);
    LCD_WINST = command;          // put command
     938:	8b bb       	out	0x1b, r24	; 27
     93a:	96 ef       	ldi	r25, 0xF6	; 246
     93c:	9a 95       	dec	r25
     93e:	f1 f7       	brne	.-4      	; 0x93c <main+0x38c>
     940:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     942:	8e 7f       	andi	r24, 0xFE	; 254
     944:	80 83       	st	Z, r24
     946:	af e0       	ldi	r26, 0x0F	; 15
     948:	b1 e0       	ldi	r27, 0x01	; 1
     94a:	22 c0       	rjmp	.+68     	; 0x990 <main+0x3e0>
     94c:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     94e:	81 e0       	ldi	r24, 0x01	; 1
     950:	06 c0       	rjmp	.+12     	; 0x95e <main+0x3ae>
     952:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     954:	fe e0       	ldi	r31, 0x0E	; 14
     956:	31 97       	sbiw	r30, 0x01	; 1
     958:	f1 f7       	brne	.-4      	; 0x956 <main+0x3a6>
     95a:	00 00       	nop
     95c:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     95e:	2f ef       	ldi	r18, 0xFF	; 255
     960:	28 0f       	add	r18, r24
     962:	81 11       	cpse	r24, r1
     964:	f6 cf       	rjmp	.-20     	; 0x952 <main+0x3a2>
     966:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     968:	f0 e0       	ldi	r31, 0x00	; 0
     96a:	80 81       	ld	r24, Z
     96c:	84 60       	ori	r24, 0x04	; 4
     96e:	80 83       	st	Z, r24
     970:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     972:	8d 7f       	andi	r24, 0xFD	; 253
     974:	80 83       	st	Z, r24
     976:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     978:	81 60       	ori	r24, 0x01	; 1
     97a:	80 83       	st	Z, r24
     97c:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     97e:	8a 95       	dec	r24
     980:	f1 f7       	brne	.-4      	; 0x97e <main+0x3ce>
     982:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     984:	96 ef       	ldi	r25, 0xF6	; 246
     986:	9a 95       	dec	r25
     988:	f1 f7       	brne	.-4      	; 0x986 <main+0x3d6>
     98a:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     98c:	8e 7f       	andi	r24, 0xFE	; 254
     98e:	80 83       	st	Z, r24
     990:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     992:	91 11       	cpse	r25, r1
     994:	db cf       	rjmp	.-74     	; 0x94c <main+0x39c>
     996:	65 cf       	rjmp	.-310    	; 0x862 <main+0x2b2>
     998:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     99a:	f0 e0       	ldi	r31, 0x00	; 0
     99c:	80 81       	ld	r24, Z
     99e:	8b 7f       	andi	r24, 0xFB	; 251
     9a0:	80 83       	st	Z, r24
     9a2:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     9a4:	8d 7f       	andi	r24, 0xFD	; 253
     9a6:	80 83       	st	Z, r24
     9a8:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     9aa:	81 60       	ori	r24, 0x01	; 1
     9ac:	80 83       	st	Z, r24
     9ae:	86 ef       	ldi	r24, 0xF6	; 246
     9b0:	8a 95       	dec	r24
     9b2:	f1 f7       	brne	.-4      	; 0x9b0 <main+0x400>
     9b4:	80 e8       	ldi	r24, 0x80	; 128
    _delay_us(50);
    LCD_WINST = command;          // put command
     9b6:	8b bb       	out	0x1b, r24	; 27
     9b8:	96 ef       	ldi	r25, 0xF6	; 246
     9ba:	9a 95       	dec	r25
     9bc:	f1 f7       	brne	.-4      	; 0x9ba <main+0x40a>
     9be:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     9c0:	8e 7f       	andi	r24, 0xFE	; 254
     9c2:	80 83       	st	Z, r24
     9c4:	a0 e0       	ldi	r26, 0x00	; 0
     9c6:	b1 e0       	ldi	r27, 0x01	; 1
     9c8:	22 c0       	rjmp	.+68     	; 0xa0e <main+0x45e>
     9ca:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     9cc:	81 e0       	ldi	r24, 0x01	; 1
     9ce:	06 c0       	rjmp	.+12     	; 0x9dc <main+0x42c>
     9d0:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9d2:	fe e0       	ldi	r31, 0x0E	; 14
     9d4:	31 97       	sbiw	r30, 0x01	; 1
     9d6:	f1 f7       	brne	.-4      	; 0x9d4 <main+0x424>
     9d8:	00 00       	nop
     9da:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     9dc:	2f ef       	ldi	r18, 0xFF	; 255
     9de:	28 0f       	add	r18, r24
     9e0:	81 11       	cpse	r24, r1
     9e2:	f6 cf       	rjmp	.-20     	; 0x9d0 <main+0x420>
     9e4:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     9e6:	f0 e0       	ldi	r31, 0x00	; 0
     9e8:	80 81       	ld	r24, Z
     9ea:	84 60       	ori	r24, 0x04	; 4
     9ec:	80 83       	st	Z, r24
     9ee:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     9f0:	8d 7f       	andi	r24, 0xFD	; 253
     9f2:	80 83       	st	Z, r24
     9f4:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     9f6:	81 60       	ori	r24, 0x01	; 1
     9f8:	80 83       	st	Z, r24
     9fa:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9fc:	8a 95       	dec	r24
     9fe:	f1 f7       	brne	.-4      	; 0x9fc <main+0x44c>
     a00:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     a02:	96 ef       	ldi	r25, 0xF6	; 246
     a04:	9a 95       	dec	r25
     a06:	f1 f7       	brne	.-4      	; 0xa04 <main+0x454>
     a08:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     a0a:	8e 7f       	andi	r24, 0xFE	; 254
     a0c:	80 83       	st	Z, r24
     a0e:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     a10:	91 11       	cpse	r25, r1
     a12:	db cf       	rjmp	.-74     	; 0x9ca <main+0x41a>
     a14:	8b 81       	ldd	r24, Y+3	; 0x03
				LCD_Str("ERR           ");
				continue;
			}
			LCD_Pos(0,0);
			LCD_Str("Measured Dist=");
			sprintf(Message,"%01d   %03d cm",sizeof(Sonar_range) ,Sonar_range);
     a16:	8f 93       	push	r24
     a18:	8a 81       	ldd	r24, Y+2	; 0x02
     a1a:	8f 93       	push	r24
     a1c:	1f 92       	push	r1
     a1e:	82 e0       	ldi	r24, 0x02	; 2
     a20:	8f 93       	push	r24
     a22:	83 e2       	ldi	r24, 0x23	; 35
     a24:	91 e0       	ldi	r25, 0x01	; 1
     a26:	9f 93       	push	r25
     a28:	8f 93       	push	r24
     a2a:	8e 01       	movw	r16, r28
     a2c:	0c 5f       	subi	r16, 0xFC	; 252
     a2e:	1f 4f       	sbci	r17, 0xFF	; 255
     a30:	1f 93       	push	r17
     a32:	0f 93       	push	r16
     a34:	48 d0       	rcall	.+144    	; 0xac6 <sprintf>
     a36:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     a38:	f0 e0       	ldi	r31, 0x00	; 0
     a3a:	80 81       	ld	r24, Z
     a3c:	8b 7f       	andi	r24, 0xFB	; 251
     a3e:	80 83       	st	Z, r24
     a40:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     a42:	8d 7f       	andi	r24, 0xFD	; 253
     a44:	80 83       	st	Z, r24
     a46:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     a48:	81 60       	ori	r24, 0x01	; 1
     a4a:	80 83       	st	Z, r24
     a4c:	86 ef       	ldi	r24, 0xF6	; 246
     a4e:	8a 95       	dec	r24
     a50:	f1 f7       	brne	.-4      	; 0xa4e <main+0x49e>
     a52:	85 ec       	ldi	r24, 0xC5	; 197
    _delay_us(50);
    LCD_WINST = command;          // put command
     a54:	8b bb       	out	0x1b, r24	; 27
     a56:	96 ef       	ldi	r25, 0xF6	; 246
     a58:	9a 95       	dec	r25
     a5a:	f1 f7       	brne	.-4      	; 0xa58 <main+0x4a8>
     a5c:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     a5e:	8e 7f       	andi	r24, 0xFE	; 254
     a60:	80 83       	st	Z, r24
     a62:	0f b6       	in	r0, 0x3f	; 63
     a64:	f8 94       	cli
     a66:	de bf       	out	0x3e, r29	; 62
     a68:	0f be       	out	0x3f, r0	; 63
     a6a:	cd bf       	out	0x3d, r28	; 61
     a6c:	d8 01       	movw	r26, r16
     a6e:	22 c0       	rjmp	.+68     	; 0xab4 <main+0x504>
     a70:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     a72:	81 e0       	ldi	r24, 0x01	; 1
     a74:	06 c0       	rjmp	.+12     	; 0xa82 <main+0x4d2>
     a76:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a78:	fe e0       	ldi	r31, 0x0E	; 14
     a7a:	31 97       	sbiw	r30, 0x01	; 1
     a7c:	f1 f7       	brne	.-4      	; 0xa7a <main+0x4ca>
     a7e:	00 00       	nop
     a80:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     a82:	2f ef       	ldi	r18, 0xFF	; 255
     a84:	28 0f       	add	r18, r24
     a86:	81 11       	cpse	r24, r1
     a88:	f6 cf       	rjmp	.-20     	; 0xa76 <main+0x4c6>
     a8a:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     a8c:	f0 e0       	ldi	r31, 0x00	; 0
     a8e:	80 81       	ld	r24, Z
     a90:	84 60       	ori	r24, 0x04	; 4
     a92:	80 83       	st	Z, r24
     a94:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     a96:	8d 7f       	andi	r24, 0xFD	; 253
     a98:	80 83       	st	Z, r24
     a9a:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     a9c:	81 60       	ori	r24, 0x01	; 1
     a9e:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     aa0:	86 ef       	ldi	r24, 0xF6	; 246
     aa2:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     aa4:	f1 f7       	brne	.-4      	; 0xaa2 <main+0x4f2>
     aa6:	9b bb       	out	0x1b, r25	; 27
     aa8:	96 ef       	ldi	r25, 0xF6	; 246
     aaa:	9a 95       	dec	r25
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     aac:	f1 f7       	brne	.-4      	; 0xaaa <main+0x4fa>
     aae:	80 81       	ld	r24, Z
     ab0:	8e 7f       	andi	r24, 0xFE	; 254
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     ab2:	80 83       	st	Z, r24
     ab4:	9c 91       	ld	r25, X
     ab6:	91 11       	cpse	r25, r1
			LCD_Pos(1,5);
			LCD_Str(Message);
			
			startRanging(Sonar_Addr);
     ab8:	db cf       	rjmp	.-74     	; 0xa70 <main+0x4c0>
     aba:	80 ee       	ldi	r24, 0xE0	; 224
     abc:	2f dc       	rcall	.-1954   	; 0x31c <startRanging>
			send_ultra_to_sub_uart1(&Sonar_range);
     abe:	ce 01       	movw	r24, r28
     ac0:	02 96       	adiw	r24, 0x02	; 2
     ac2:	82 dc       	rcall	.-1788   	; 0x3c8 <send_ultra_to_sub_uart1>
     ac4:	ce ce       	rjmp	.-612    	; 0x862 <main+0x2b2>

00000ac6 <sprintf>:
     ac6:	0f 93       	push	r16
     ac8:	1f 93       	push	r17
     aca:	cf 93       	push	r28
     acc:	df 93       	push	r29
     ace:	cd b7       	in	r28, 0x3d	; 61
     ad0:	de b7       	in	r29, 0x3e	; 62
     ad2:	2e 97       	sbiw	r28, 0x0e	; 14
     ad4:	0f b6       	in	r0, 0x3f	; 63
     ad6:	f8 94       	cli
     ad8:	de bf       	out	0x3e, r29	; 62
     ada:	0f be       	out	0x3f, r0	; 63
     adc:	cd bf       	out	0x3d, r28	; 61
     ade:	0d 89       	ldd	r16, Y+21	; 0x15
     ae0:	1e 89       	ldd	r17, Y+22	; 0x16
     ae2:	86 e0       	ldi	r24, 0x06	; 6
     ae4:	8c 83       	std	Y+4, r24	; 0x04
     ae6:	1a 83       	std	Y+2, r17	; 0x02
     ae8:	09 83       	std	Y+1, r16	; 0x01
     aea:	8f ef       	ldi	r24, 0xFF	; 255
     aec:	9f e7       	ldi	r25, 0x7F	; 127
     aee:	9e 83       	std	Y+6, r25	; 0x06
     af0:	8d 83       	std	Y+5, r24	; 0x05
     af2:	ae 01       	movw	r20, r28
     af4:	47 5e       	subi	r20, 0xE7	; 231
     af6:	5f 4f       	sbci	r21, 0xFF	; 255
     af8:	6f 89       	ldd	r22, Y+23	; 0x17
     afa:	78 8d       	ldd	r23, Y+24	; 0x18
     afc:	ce 01       	movw	r24, r28
     afe:	01 96       	adiw	r24, 0x01	; 1
     b00:	10 d0       	rcall	.+32     	; 0xb22 <vfprintf>
     b02:	ef 81       	ldd	r30, Y+7	; 0x07
     b04:	f8 85       	ldd	r31, Y+8	; 0x08
     b06:	e0 0f       	add	r30, r16
     b08:	f1 1f       	adc	r31, r17
     b0a:	10 82       	st	Z, r1
     b0c:	2e 96       	adiw	r28, 0x0e	; 14
     b0e:	0f b6       	in	r0, 0x3f	; 63
     b10:	f8 94       	cli
     b12:	de bf       	out	0x3e, r29	; 62
     b14:	0f be       	out	0x3f, r0	; 63
     b16:	cd bf       	out	0x3d, r28	; 61
     b18:	df 91       	pop	r29
     b1a:	cf 91       	pop	r28
     b1c:	1f 91       	pop	r17
     b1e:	0f 91       	pop	r16
     b20:	08 95       	ret

00000b22 <vfprintf>:
     b22:	2f 92       	push	r2
     b24:	3f 92       	push	r3
     b26:	4f 92       	push	r4
     b28:	5f 92       	push	r5
     b2a:	6f 92       	push	r6
     b2c:	7f 92       	push	r7
     b2e:	8f 92       	push	r8
     b30:	9f 92       	push	r9
     b32:	af 92       	push	r10
     b34:	bf 92       	push	r11
     b36:	cf 92       	push	r12
     b38:	df 92       	push	r13
     b3a:	ef 92       	push	r14
     b3c:	ff 92       	push	r15
     b3e:	0f 93       	push	r16
     b40:	1f 93       	push	r17
     b42:	cf 93       	push	r28
     b44:	df 93       	push	r29
     b46:	cd b7       	in	r28, 0x3d	; 61
     b48:	de b7       	in	r29, 0x3e	; 62
     b4a:	2b 97       	sbiw	r28, 0x0b	; 11
     b4c:	0f b6       	in	r0, 0x3f	; 63
     b4e:	f8 94       	cli
     b50:	de bf       	out	0x3e, r29	; 62
     b52:	0f be       	out	0x3f, r0	; 63
     b54:	cd bf       	out	0x3d, r28	; 61
     b56:	6c 01       	movw	r12, r24
     b58:	7b 01       	movw	r14, r22
     b5a:	8a 01       	movw	r16, r20
     b5c:	fc 01       	movw	r30, r24
     b5e:	17 82       	std	Z+7, r1	; 0x07
     b60:	16 82       	std	Z+6, r1	; 0x06
     b62:	83 81       	ldd	r24, Z+3	; 0x03
     b64:	81 ff       	sbrs	r24, 1
     b66:	bf c1       	rjmp	.+894    	; 0xee6 <vfprintf+0x3c4>
     b68:	ce 01       	movw	r24, r28
     b6a:	01 96       	adiw	r24, 0x01	; 1
     b6c:	3c 01       	movw	r6, r24
     b6e:	f6 01       	movw	r30, r12
     b70:	93 81       	ldd	r25, Z+3	; 0x03
     b72:	f7 01       	movw	r30, r14
     b74:	93 fd       	sbrc	r25, 3
     b76:	85 91       	lpm	r24, Z+
     b78:	93 ff       	sbrs	r25, 3
     b7a:	81 91       	ld	r24, Z+
     b7c:	7f 01       	movw	r14, r30
     b7e:	88 23       	and	r24, r24
     b80:	09 f4       	brne	.+2      	; 0xb84 <vfprintf+0x62>
     b82:	ad c1       	rjmp	.+858    	; 0xede <vfprintf+0x3bc>
     b84:	85 32       	cpi	r24, 0x25	; 37
     b86:	39 f4       	brne	.+14     	; 0xb96 <vfprintf+0x74>
     b88:	93 fd       	sbrc	r25, 3
     b8a:	85 91       	lpm	r24, Z+
     b8c:	93 ff       	sbrs	r25, 3
     b8e:	81 91       	ld	r24, Z+
     b90:	7f 01       	movw	r14, r30
     b92:	85 32       	cpi	r24, 0x25	; 37
     b94:	21 f4       	brne	.+8      	; 0xb9e <vfprintf+0x7c>
     b96:	b6 01       	movw	r22, r12
     b98:	90 e0       	ldi	r25, 0x00	; 0
     b9a:	d6 d1       	rcall	.+940    	; 0xf48 <fputc>
     b9c:	e8 cf       	rjmp	.-48     	; 0xb6e <vfprintf+0x4c>
     b9e:	91 2c       	mov	r9, r1
     ba0:	21 2c       	mov	r2, r1
     ba2:	31 2c       	mov	r3, r1
     ba4:	ff e1       	ldi	r31, 0x1F	; 31
     ba6:	f3 15       	cp	r31, r3
     ba8:	d8 f0       	brcs	.+54     	; 0xbe0 <vfprintf+0xbe>
     baa:	8b 32       	cpi	r24, 0x2B	; 43
     bac:	79 f0       	breq	.+30     	; 0xbcc <vfprintf+0xaa>
     bae:	38 f4       	brcc	.+14     	; 0xbbe <vfprintf+0x9c>
     bb0:	80 32       	cpi	r24, 0x20	; 32
     bb2:	79 f0       	breq	.+30     	; 0xbd2 <vfprintf+0xb0>
     bb4:	83 32       	cpi	r24, 0x23	; 35
     bb6:	a1 f4       	brne	.+40     	; 0xbe0 <vfprintf+0xbe>
     bb8:	23 2d       	mov	r18, r3
     bba:	20 61       	ori	r18, 0x10	; 16
     bbc:	1d c0       	rjmp	.+58     	; 0xbf8 <vfprintf+0xd6>
     bbe:	8d 32       	cpi	r24, 0x2D	; 45
     bc0:	61 f0       	breq	.+24     	; 0xbda <vfprintf+0xb8>
     bc2:	80 33       	cpi	r24, 0x30	; 48
     bc4:	69 f4       	brne	.+26     	; 0xbe0 <vfprintf+0xbe>
     bc6:	23 2d       	mov	r18, r3
     bc8:	21 60       	ori	r18, 0x01	; 1
     bca:	16 c0       	rjmp	.+44     	; 0xbf8 <vfprintf+0xd6>
     bcc:	83 2d       	mov	r24, r3
     bce:	82 60       	ori	r24, 0x02	; 2
     bd0:	38 2e       	mov	r3, r24
     bd2:	e3 2d       	mov	r30, r3
     bd4:	e4 60       	ori	r30, 0x04	; 4
     bd6:	3e 2e       	mov	r3, r30
     bd8:	2a c0       	rjmp	.+84     	; 0xc2e <vfprintf+0x10c>
     bda:	f3 2d       	mov	r31, r3
     bdc:	f8 60       	ori	r31, 0x08	; 8
     bde:	1d c0       	rjmp	.+58     	; 0xc1a <vfprintf+0xf8>
     be0:	37 fc       	sbrc	r3, 7
     be2:	2d c0       	rjmp	.+90     	; 0xc3e <vfprintf+0x11c>
     be4:	20 ed       	ldi	r18, 0xD0	; 208
     be6:	28 0f       	add	r18, r24
     be8:	2a 30       	cpi	r18, 0x0A	; 10
     bea:	40 f0       	brcs	.+16     	; 0xbfc <vfprintf+0xda>
     bec:	8e 32       	cpi	r24, 0x2E	; 46
     bee:	b9 f4       	brne	.+46     	; 0xc1e <vfprintf+0xfc>
     bf0:	36 fc       	sbrc	r3, 6
     bf2:	75 c1       	rjmp	.+746    	; 0xede <vfprintf+0x3bc>
     bf4:	23 2d       	mov	r18, r3
     bf6:	20 64       	ori	r18, 0x40	; 64
     bf8:	32 2e       	mov	r3, r18
     bfa:	19 c0       	rjmp	.+50     	; 0xc2e <vfprintf+0x10c>
     bfc:	36 fe       	sbrs	r3, 6
     bfe:	06 c0       	rjmp	.+12     	; 0xc0c <vfprintf+0xea>
     c00:	8a e0       	ldi	r24, 0x0A	; 10
     c02:	98 9e       	mul	r9, r24
     c04:	20 0d       	add	r18, r0
     c06:	11 24       	eor	r1, r1
     c08:	92 2e       	mov	r9, r18
     c0a:	11 c0       	rjmp	.+34     	; 0xc2e <vfprintf+0x10c>
     c0c:	ea e0       	ldi	r30, 0x0A	; 10
     c0e:	2e 9e       	mul	r2, r30
     c10:	20 0d       	add	r18, r0
     c12:	11 24       	eor	r1, r1
     c14:	22 2e       	mov	r2, r18
     c16:	f3 2d       	mov	r31, r3
     c18:	f0 62       	ori	r31, 0x20	; 32
     c1a:	3f 2e       	mov	r3, r31
     c1c:	08 c0       	rjmp	.+16     	; 0xc2e <vfprintf+0x10c>
     c1e:	8c 36       	cpi	r24, 0x6C	; 108
     c20:	21 f4       	brne	.+8      	; 0xc2a <vfprintf+0x108>
     c22:	83 2d       	mov	r24, r3
     c24:	80 68       	ori	r24, 0x80	; 128
     c26:	38 2e       	mov	r3, r24
     c28:	02 c0       	rjmp	.+4      	; 0xc2e <vfprintf+0x10c>
     c2a:	88 36       	cpi	r24, 0x68	; 104
     c2c:	41 f4       	brne	.+16     	; 0xc3e <vfprintf+0x11c>
     c2e:	f7 01       	movw	r30, r14
     c30:	93 fd       	sbrc	r25, 3
     c32:	85 91       	lpm	r24, Z+
     c34:	93 ff       	sbrs	r25, 3
     c36:	81 91       	ld	r24, Z+
     c38:	7f 01       	movw	r14, r30
     c3a:	81 11       	cpse	r24, r1
     c3c:	b3 cf       	rjmp	.-154    	; 0xba4 <vfprintf+0x82>
     c3e:	98 2f       	mov	r25, r24
     c40:	9f 7d       	andi	r25, 0xDF	; 223
     c42:	95 54       	subi	r25, 0x45	; 69
     c44:	93 30       	cpi	r25, 0x03	; 3
     c46:	28 f4       	brcc	.+10     	; 0xc52 <vfprintf+0x130>
     c48:	0c 5f       	subi	r16, 0xFC	; 252
     c4a:	1f 4f       	sbci	r17, 0xFF	; 255
     c4c:	9f e3       	ldi	r25, 0x3F	; 63
     c4e:	99 83       	std	Y+1, r25	; 0x01
     c50:	0d c0       	rjmp	.+26     	; 0xc6c <vfprintf+0x14a>
     c52:	83 36       	cpi	r24, 0x63	; 99
     c54:	31 f0       	breq	.+12     	; 0xc62 <vfprintf+0x140>
     c56:	83 37       	cpi	r24, 0x73	; 115
     c58:	71 f0       	breq	.+28     	; 0xc76 <vfprintf+0x154>
     c5a:	83 35       	cpi	r24, 0x53	; 83
     c5c:	09 f0       	breq	.+2      	; 0xc60 <vfprintf+0x13e>
     c5e:	55 c0       	rjmp	.+170    	; 0xd0a <vfprintf+0x1e8>
     c60:	20 c0       	rjmp	.+64     	; 0xca2 <vfprintf+0x180>
     c62:	f8 01       	movw	r30, r16
     c64:	80 81       	ld	r24, Z
     c66:	89 83       	std	Y+1, r24	; 0x01
     c68:	0e 5f       	subi	r16, 0xFE	; 254
     c6a:	1f 4f       	sbci	r17, 0xFF	; 255
     c6c:	88 24       	eor	r8, r8
     c6e:	83 94       	inc	r8
     c70:	91 2c       	mov	r9, r1
     c72:	53 01       	movw	r10, r6
     c74:	12 c0       	rjmp	.+36     	; 0xc9a <vfprintf+0x178>
     c76:	28 01       	movw	r4, r16
     c78:	f2 e0       	ldi	r31, 0x02	; 2
     c7a:	4f 0e       	add	r4, r31
     c7c:	51 1c       	adc	r5, r1
     c7e:	f8 01       	movw	r30, r16
     c80:	a0 80       	ld	r10, Z
     c82:	b1 80       	ldd	r11, Z+1	; 0x01
     c84:	36 fe       	sbrs	r3, 6
     c86:	03 c0       	rjmp	.+6      	; 0xc8e <vfprintf+0x16c>
     c88:	69 2d       	mov	r22, r9
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	02 c0       	rjmp	.+4      	; 0xc92 <vfprintf+0x170>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	c5 01       	movw	r24, r10
     c94:	4e d1       	rcall	.+668    	; 0xf32 <strnlen>
     c96:	4c 01       	movw	r8, r24
     c98:	82 01       	movw	r16, r4
     c9a:	f3 2d       	mov	r31, r3
     c9c:	ff 77       	andi	r31, 0x7F	; 127
     c9e:	3f 2e       	mov	r3, r31
     ca0:	15 c0       	rjmp	.+42     	; 0xccc <vfprintf+0x1aa>
     ca2:	28 01       	movw	r4, r16
     ca4:	22 e0       	ldi	r18, 0x02	; 2
     ca6:	42 0e       	add	r4, r18
     ca8:	51 1c       	adc	r5, r1
     caa:	f8 01       	movw	r30, r16
     cac:	a0 80       	ld	r10, Z
     cae:	b1 80       	ldd	r11, Z+1	; 0x01
     cb0:	36 fe       	sbrs	r3, 6
     cb2:	03 c0       	rjmp	.+6      	; 0xcba <vfprintf+0x198>
     cb4:	69 2d       	mov	r22, r9
     cb6:	70 e0       	ldi	r23, 0x00	; 0
     cb8:	02 c0       	rjmp	.+4      	; 0xcbe <vfprintf+0x19c>
     cba:	6f ef       	ldi	r22, 0xFF	; 255
     cbc:	7f ef       	ldi	r23, 0xFF	; 255
     cbe:	c5 01       	movw	r24, r10
     cc0:	2d d1       	rcall	.+602    	; 0xf1c <strnlen_P>
     cc2:	4c 01       	movw	r8, r24
     cc4:	f3 2d       	mov	r31, r3
     cc6:	f0 68       	ori	r31, 0x80	; 128
     cc8:	3f 2e       	mov	r3, r31
     cca:	82 01       	movw	r16, r4
     ccc:	33 fc       	sbrc	r3, 3
     cce:	19 c0       	rjmp	.+50     	; 0xd02 <vfprintf+0x1e0>
     cd0:	82 2d       	mov	r24, r2
     cd2:	90 e0       	ldi	r25, 0x00	; 0
     cd4:	88 16       	cp	r8, r24
     cd6:	99 06       	cpc	r9, r25
     cd8:	a0 f4       	brcc	.+40     	; 0xd02 <vfprintf+0x1e0>
     cda:	b6 01       	movw	r22, r12
     cdc:	80 e2       	ldi	r24, 0x20	; 32
     cde:	90 e0       	ldi	r25, 0x00	; 0
     ce0:	33 d1       	rcall	.+614    	; 0xf48 <fputc>
     ce2:	2a 94       	dec	r2
     ce4:	f5 cf       	rjmp	.-22     	; 0xcd0 <vfprintf+0x1ae>
     ce6:	f5 01       	movw	r30, r10
     ce8:	37 fc       	sbrc	r3, 7
     cea:	85 91       	lpm	r24, Z+
     cec:	37 fe       	sbrs	r3, 7
     cee:	81 91       	ld	r24, Z+
     cf0:	5f 01       	movw	r10, r30
     cf2:	b6 01       	movw	r22, r12
     cf4:	90 e0       	ldi	r25, 0x00	; 0
     cf6:	28 d1       	rcall	.+592    	; 0xf48 <fputc>
     cf8:	21 10       	cpse	r2, r1
     cfa:	2a 94       	dec	r2
     cfc:	21 e0       	ldi	r18, 0x01	; 1
     cfe:	82 1a       	sub	r8, r18
     d00:	91 08       	sbc	r9, r1
     d02:	81 14       	cp	r8, r1
     d04:	91 04       	cpc	r9, r1
     d06:	79 f7       	brne	.-34     	; 0xce6 <vfprintf+0x1c4>
     d08:	e1 c0       	rjmp	.+450    	; 0xecc <vfprintf+0x3aa>
     d0a:	84 36       	cpi	r24, 0x64	; 100
     d0c:	11 f0       	breq	.+4      	; 0xd12 <vfprintf+0x1f0>
     d0e:	89 36       	cpi	r24, 0x69	; 105
     d10:	39 f5       	brne	.+78     	; 0xd60 <vfprintf+0x23e>
     d12:	f8 01       	movw	r30, r16
     d14:	37 fe       	sbrs	r3, 7
     d16:	07 c0       	rjmp	.+14     	; 0xd26 <vfprintf+0x204>
     d18:	60 81       	ld	r22, Z
     d1a:	71 81       	ldd	r23, Z+1	; 0x01
     d1c:	82 81       	ldd	r24, Z+2	; 0x02
     d1e:	93 81       	ldd	r25, Z+3	; 0x03
     d20:	0c 5f       	subi	r16, 0xFC	; 252
     d22:	1f 4f       	sbci	r17, 0xFF	; 255
     d24:	08 c0       	rjmp	.+16     	; 0xd36 <vfprintf+0x214>
     d26:	60 81       	ld	r22, Z
     d28:	71 81       	ldd	r23, Z+1	; 0x01
     d2a:	07 2e       	mov	r0, r23
     d2c:	00 0c       	add	r0, r0
     d2e:	88 0b       	sbc	r24, r24
     d30:	99 0b       	sbc	r25, r25
     d32:	0e 5f       	subi	r16, 0xFE	; 254
     d34:	1f 4f       	sbci	r17, 0xFF	; 255
     d36:	f3 2d       	mov	r31, r3
     d38:	ff 76       	andi	r31, 0x6F	; 111
     d3a:	3f 2e       	mov	r3, r31
     d3c:	97 ff       	sbrs	r25, 7
     d3e:	09 c0       	rjmp	.+18     	; 0xd52 <vfprintf+0x230>
     d40:	90 95       	com	r25
     d42:	80 95       	com	r24
     d44:	70 95       	com	r23
     d46:	61 95       	neg	r22
     d48:	7f 4f       	sbci	r23, 0xFF	; 255
     d4a:	8f 4f       	sbci	r24, 0xFF	; 255
     d4c:	9f 4f       	sbci	r25, 0xFF	; 255
     d4e:	f0 68       	ori	r31, 0x80	; 128
     d50:	3f 2e       	mov	r3, r31
     d52:	2a e0       	ldi	r18, 0x0A	; 10
     d54:	30 e0       	ldi	r19, 0x00	; 0
     d56:	a3 01       	movw	r20, r6
     d58:	33 d1       	rcall	.+614    	; 0xfc0 <__ultoa_invert>
     d5a:	88 2e       	mov	r8, r24
     d5c:	86 18       	sub	r8, r6
     d5e:	44 c0       	rjmp	.+136    	; 0xde8 <vfprintf+0x2c6>
     d60:	85 37       	cpi	r24, 0x75	; 117
     d62:	31 f4       	brne	.+12     	; 0xd70 <vfprintf+0x24e>
     d64:	23 2d       	mov	r18, r3
     d66:	2f 7e       	andi	r18, 0xEF	; 239
     d68:	b2 2e       	mov	r11, r18
     d6a:	2a e0       	ldi	r18, 0x0A	; 10
     d6c:	30 e0       	ldi	r19, 0x00	; 0
     d6e:	25 c0       	rjmp	.+74     	; 0xdba <vfprintf+0x298>
     d70:	93 2d       	mov	r25, r3
     d72:	99 7f       	andi	r25, 0xF9	; 249
     d74:	b9 2e       	mov	r11, r25
     d76:	8f 36       	cpi	r24, 0x6F	; 111
     d78:	c1 f0       	breq	.+48     	; 0xdaa <vfprintf+0x288>
     d7a:	18 f4       	brcc	.+6      	; 0xd82 <vfprintf+0x260>
     d7c:	88 35       	cpi	r24, 0x58	; 88
     d7e:	79 f0       	breq	.+30     	; 0xd9e <vfprintf+0x27c>
     d80:	ae c0       	rjmp	.+348    	; 0xede <vfprintf+0x3bc>
     d82:	80 37       	cpi	r24, 0x70	; 112
     d84:	19 f0       	breq	.+6      	; 0xd8c <vfprintf+0x26a>
     d86:	88 37       	cpi	r24, 0x78	; 120
     d88:	21 f0       	breq	.+8      	; 0xd92 <vfprintf+0x270>
     d8a:	a9 c0       	rjmp	.+338    	; 0xede <vfprintf+0x3bc>
     d8c:	e9 2f       	mov	r30, r25
     d8e:	e0 61       	ori	r30, 0x10	; 16
     d90:	be 2e       	mov	r11, r30
     d92:	b4 fe       	sbrs	r11, 4
     d94:	0d c0       	rjmp	.+26     	; 0xdb0 <vfprintf+0x28e>
     d96:	fb 2d       	mov	r31, r11
     d98:	f4 60       	ori	r31, 0x04	; 4
     d9a:	bf 2e       	mov	r11, r31
     d9c:	09 c0       	rjmp	.+18     	; 0xdb0 <vfprintf+0x28e>
     d9e:	34 fe       	sbrs	r3, 4
     da0:	0a c0       	rjmp	.+20     	; 0xdb6 <vfprintf+0x294>
     da2:	29 2f       	mov	r18, r25
     da4:	26 60       	ori	r18, 0x06	; 6
     da6:	b2 2e       	mov	r11, r18
     da8:	06 c0       	rjmp	.+12     	; 0xdb6 <vfprintf+0x294>
     daa:	28 e0       	ldi	r18, 0x08	; 8
     dac:	30 e0       	ldi	r19, 0x00	; 0
     dae:	05 c0       	rjmp	.+10     	; 0xdba <vfprintf+0x298>
     db0:	20 e1       	ldi	r18, 0x10	; 16
     db2:	30 e0       	ldi	r19, 0x00	; 0
     db4:	02 c0       	rjmp	.+4      	; 0xdba <vfprintf+0x298>
     db6:	20 e1       	ldi	r18, 0x10	; 16
     db8:	32 e0       	ldi	r19, 0x02	; 2
     dba:	f8 01       	movw	r30, r16
     dbc:	b7 fe       	sbrs	r11, 7
     dbe:	07 c0       	rjmp	.+14     	; 0xdce <vfprintf+0x2ac>
     dc0:	60 81       	ld	r22, Z
     dc2:	71 81       	ldd	r23, Z+1	; 0x01
     dc4:	82 81       	ldd	r24, Z+2	; 0x02
     dc6:	93 81       	ldd	r25, Z+3	; 0x03
     dc8:	0c 5f       	subi	r16, 0xFC	; 252
     dca:	1f 4f       	sbci	r17, 0xFF	; 255
     dcc:	06 c0       	rjmp	.+12     	; 0xdda <vfprintf+0x2b8>
     dce:	60 81       	ld	r22, Z
     dd0:	71 81       	ldd	r23, Z+1	; 0x01
     dd2:	80 e0       	ldi	r24, 0x00	; 0
     dd4:	90 e0       	ldi	r25, 0x00	; 0
     dd6:	0e 5f       	subi	r16, 0xFE	; 254
     dd8:	1f 4f       	sbci	r17, 0xFF	; 255
     dda:	a3 01       	movw	r20, r6
     ddc:	f1 d0       	rcall	.+482    	; 0xfc0 <__ultoa_invert>
     dde:	88 2e       	mov	r8, r24
     de0:	86 18       	sub	r8, r6
     de2:	fb 2d       	mov	r31, r11
     de4:	ff 77       	andi	r31, 0x7F	; 127
     de6:	3f 2e       	mov	r3, r31
     de8:	36 fe       	sbrs	r3, 6
     dea:	0d c0       	rjmp	.+26     	; 0xe06 <vfprintf+0x2e4>
     dec:	23 2d       	mov	r18, r3
     dee:	2e 7f       	andi	r18, 0xFE	; 254
     df0:	a2 2e       	mov	r10, r18
     df2:	89 14       	cp	r8, r9
     df4:	58 f4       	brcc	.+22     	; 0xe0c <vfprintf+0x2ea>
     df6:	34 fe       	sbrs	r3, 4
     df8:	0b c0       	rjmp	.+22     	; 0xe10 <vfprintf+0x2ee>
     dfa:	32 fc       	sbrc	r3, 2
     dfc:	09 c0       	rjmp	.+18     	; 0xe10 <vfprintf+0x2ee>
     dfe:	83 2d       	mov	r24, r3
     e00:	8e 7e       	andi	r24, 0xEE	; 238
     e02:	a8 2e       	mov	r10, r24
     e04:	05 c0       	rjmp	.+10     	; 0xe10 <vfprintf+0x2ee>
     e06:	b8 2c       	mov	r11, r8
     e08:	a3 2c       	mov	r10, r3
     e0a:	03 c0       	rjmp	.+6      	; 0xe12 <vfprintf+0x2f0>
     e0c:	b8 2c       	mov	r11, r8
     e0e:	01 c0       	rjmp	.+2      	; 0xe12 <vfprintf+0x2f0>
     e10:	b9 2c       	mov	r11, r9
     e12:	a4 fe       	sbrs	r10, 4
     e14:	0f c0       	rjmp	.+30     	; 0xe34 <vfprintf+0x312>
     e16:	fe 01       	movw	r30, r28
     e18:	e8 0d       	add	r30, r8
     e1a:	f1 1d       	adc	r31, r1
     e1c:	80 81       	ld	r24, Z
     e1e:	80 33       	cpi	r24, 0x30	; 48
     e20:	21 f4       	brne	.+8      	; 0xe2a <vfprintf+0x308>
     e22:	9a 2d       	mov	r25, r10
     e24:	99 7e       	andi	r25, 0xE9	; 233
     e26:	a9 2e       	mov	r10, r25
     e28:	09 c0       	rjmp	.+18     	; 0xe3c <vfprintf+0x31a>
     e2a:	a2 fe       	sbrs	r10, 2
     e2c:	06 c0       	rjmp	.+12     	; 0xe3a <vfprintf+0x318>
     e2e:	b3 94       	inc	r11
     e30:	b3 94       	inc	r11
     e32:	04 c0       	rjmp	.+8      	; 0xe3c <vfprintf+0x31a>
     e34:	8a 2d       	mov	r24, r10
     e36:	86 78       	andi	r24, 0x86	; 134
     e38:	09 f0       	breq	.+2      	; 0xe3c <vfprintf+0x31a>
     e3a:	b3 94       	inc	r11
     e3c:	a3 fc       	sbrc	r10, 3
     e3e:	10 c0       	rjmp	.+32     	; 0xe60 <vfprintf+0x33e>
     e40:	a0 fe       	sbrs	r10, 0
     e42:	06 c0       	rjmp	.+12     	; 0xe50 <vfprintf+0x32e>
     e44:	b2 14       	cp	r11, r2
     e46:	80 f4       	brcc	.+32     	; 0xe68 <vfprintf+0x346>
     e48:	28 0c       	add	r2, r8
     e4a:	92 2c       	mov	r9, r2
     e4c:	9b 18       	sub	r9, r11
     e4e:	0d c0       	rjmp	.+26     	; 0xe6a <vfprintf+0x348>
     e50:	b2 14       	cp	r11, r2
     e52:	58 f4       	brcc	.+22     	; 0xe6a <vfprintf+0x348>
     e54:	b6 01       	movw	r22, r12
     e56:	80 e2       	ldi	r24, 0x20	; 32
     e58:	90 e0       	ldi	r25, 0x00	; 0
     e5a:	76 d0       	rcall	.+236    	; 0xf48 <fputc>
     e5c:	b3 94       	inc	r11
     e5e:	f8 cf       	rjmp	.-16     	; 0xe50 <vfprintf+0x32e>
     e60:	b2 14       	cp	r11, r2
     e62:	18 f4       	brcc	.+6      	; 0xe6a <vfprintf+0x348>
     e64:	2b 18       	sub	r2, r11
     e66:	02 c0       	rjmp	.+4      	; 0xe6c <vfprintf+0x34a>
     e68:	98 2c       	mov	r9, r8
     e6a:	21 2c       	mov	r2, r1
     e6c:	a4 fe       	sbrs	r10, 4
     e6e:	0f c0       	rjmp	.+30     	; 0xe8e <vfprintf+0x36c>
     e70:	b6 01       	movw	r22, r12
     e72:	80 e3       	ldi	r24, 0x30	; 48
     e74:	90 e0       	ldi	r25, 0x00	; 0
     e76:	68 d0       	rcall	.+208    	; 0xf48 <fputc>
     e78:	a2 fe       	sbrs	r10, 2
     e7a:	16 c0       	rjmp	.+44     	; 0xea8 <vfprintf+0x386>
     e7c:	a1 fc       	sbrc	r10, 1
     e7e:	03 c0       	rjmp	.+6      	; 0xe86 <vfprintf+0x364>
     e80:	88 e7       	ldi	r24, 0x78	; 120
     e82:	90 e0       	ldi	r25, 0x00	; 0
     e84:	02 c0       	rjmp	.+4      	; 0xe8a <vfprintf+0x368>
     e86:	88 e5       	ldi	r24, 0x58	; 88
     e88:	90 e0       	ldi	r25, 0x00	; 0
     e8a:	b6 01       	movw	r22, r12
     e8c:	0c c0       	rjmp	.+24     	; 0xea6 <vfprintf+0x384>
     e8e:	8a 2d       	mov	r24, r10
     e90:	86 78       	andi	r24, 0x86	; 134
     e92:	51 f0       	breq	.+20     	; 0xea8 <vfprintf+0x386>
     e94:	a1 fe       	sbrs	r10, 1
     e96:	02 c0       	rjmp	.+4      	; 0xe9c <vfprintf+0x37a>
     e98:	8b e2       	ldi	r24, 0x2B	; 43
     e9a:	01 c0       	rjmp	.+2      	; 0xe9e <vfprintf+0x37c>
     e9c:	80 e2       	ldi	r24, 0x20	; 32
     e9e:	a7 fc       	sbrc	r10, 7
     ea0:	8d e2       	ldi	r24, 0x2D	; 45
     ea2:	b6 01       	movw	r22, r12
     ea4:	90 e0       	ldi	r25, 0x00	; 0
     ea6:	50 d0       	rcall	.+160    	; 0xf48 <fputc>
     ea8:	89 14       	cp	r8, r9
     eaa:	30 f4       	brcc	.+12     	; 0xeb8 <vfprintf+0x396>
     eac:	b6 01       	movw	r22, r12
     eae:	80 e3       	ldi	r24, 0x30	; 48
     eb0:	90 e0       	ldi	r25, 0x00	; 0
     eb2:	4a d0       	rcall	.+148    	; 0xf48 <fputc>
     eb4:	9a 94       	dec	r9
     eb6:	f8 cf       	rjmp	.-16     	; 0xea8 <vfprintf+0x386>
     eb8:	8a 94       	dec	r8
     eba:	f3 01       	movw	r30, r6
     ebc:	e8 0d       	add	r30, r8
     ebe:	f1 1d       	adc	r31, r1
     ec0:	80 81       	ld	r24, Z
     ec2:	b6 01       	movw	r22, r12
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	40 d0       	rcall	.+128    	; 0xf48 <fputc>
     ec8:	81 10       	cpse	r8, r1
     eca:	f6 cf       	rjmp	.-20     	; 0xeb8 <vfprintf+0x396>
     ecc:	22 20       	and	r2, r2
     ece:	09 f4       	brne	.+2      	; 0xed2 <vfprintf+0x3b0>
     ed0:	4e ce       	rjmp	.-868    	; 0xb6e <vfprintf+0x4c>
     ed2:	b6 01       	movw	r22, r12
     ed4:	80 e2       	ldi	r24, 0x20	; 32
     ed6:	90 e0       	ldi	r25, 0x00	; 0
     ed8:	37 d0       	rcall	.+110    	; 0xf48 <fputc>
     eda:	2a 94       	dec	r2
     edc:	f7 cf       	rjmp	.-18     	; 0xecc <vfprintf+0x3aa>
     ede:	f6 01       	movw	r30, r12
     ee0:	86 81       	ldd	r24, Z+6	; 0x06
     ee2:	97 81       	ldd	r25, Z+7	; 0x07
     ee4:	02 c0       	rjmp	.+4      	; 0xeea <vfprintf+0x3c8>
     ee6:	8f ef       	ldi	r24, 0xFF	; 255
     ee8:	9f ef       	ldi	r25, 0xFF	; 255
     eea:	2b 96       	adiw	r28, 0x0b	; 11
     eec:	0f b6       	in	r0, 0x3f	; 63
     eee:	f8 94       	cli
     ef0:	de bf       	out	0x3e, r29	; 62
     ef2:	0f be       	out	0x3f, r0	; 63
     ef4:	cd bf       	out	0x3d, r28	; 61
     ef6:	df 91       	pop	r29
     ef8:	cf 91       	pop	r28
     efa:	1f 91       	pop	r17
     efc:	0f 91       	pop	r16
     efe:	ff 90       	pop	r15
     f00:	ef 90       	pop	r14
     f02:	df 90       	pop	r13
     f04:	cf 90       	pop	r12
     f06:	bf 90       	pop	r11
     f08:	af 90       	pop	r10
     f0a:	9f 90       	pop	r9
     f0c:	8f 90       	pop	r8
     f0e:	7f 90       	pop	r7
     f10:	6f 90       	pop	r6
     f12:	5f 90       	pop	r5
     f14:	4f 90       	pop	r4
     f16:	3f 90       	pop	r3
     f18:	2f 90       	pop	r2
     f1a:	08 95       	ret

00000f1c <strnlen_P>:
     f1c:	fc 01       	movw	r30, r24
     f1e:	05 90       	lpm	r0, Z+
     f20:	61 50       	subi	r22, 0x01	; 1
     f22:	70 40       	sbci	r23, 0x00	; 0
     f24:	01 10       	cpse	r0, r1
     f26:	d8 f7       	brcc	.-10     	; 0xf1e <strnlen_P+0x2>
     f28:	80 95       	com	r24
     f2a:	90 95       	com	r25
     f2c:	8e 0f       	add	r24, r30
     f2e:	9f 1f       	adc	r25, r31
     f30:	08 95       	ret

00000f32 <strnlen>:
     f32:	fc 01       	movw	r30, r24
     f34:	61 50       	subi	r22, 0x01	; 1
     f36:	70 40       	sbci	r23, 0x00	; 0
     f38:	01 90       	ld	r0, Z+
     f3a:	01 10       	cpse	r0, r1
     f3c:	d8 f7       	brcc	.-10     	; 0xf34 <strnlen+0x2>
     f3e:	80 95       	com	r24
     f40:	90 95       	com	r25
     f42:	8e 0f       	add	r24, r30
     f44:	9f 1f       	adc	r25, r31
     f46:	08 95       	ret

00000f48 <fputc>:
     f48:	0f 93       	push	r16
     f4a:	1f 93       	push	r17
     f4c:	cf 93       	push	r28
     f4e:	df 93       	push	r29
     f50:	fb 01       	movw	r30, r22
     f52:	23 81       	ldd	r18, Z+3	; 0x03
     f54:	21 fd       	sbrc	r18, 1
     f56:	03 c0       	rjmp	.+6      	; 0xf5e <fputc+0x16>
     f58:	8f ef       	ldi	r24, 0xFF	; 255
     f5a:	9f ef       	ldi	r25, 0xFF	; 255
     f5c:	2c c0       	rjmp	.+88     	; 0xfb6 <fputc+0x6e>
     f5e:	22 ff       	sbrs	r18, 2
     f60:	16 c0       	rjmp	.+44     	; 0xf8e <fputc+0x46>
     f62:	46 81       	ldd	r20, Z+6	; 0x06
     f64:	57 81       	ldd	r21, Z+7	; 0x07
     f66:	24 81       	ldd	r18, Z+4	; 0x04
     f68:	35 81       	ldd	r19, Z+5	; 0x05
     f6a:	42 17       	cp	r20, r18
     f6c:	53 07       	cpc	r21, r19
     f6e:	44 f4       	brge	.+16     	; 0xf80 <fputc+0x38>
     f70:	a0 81       	ld	r26, Z
     f72:	b1 81       	ldd	r27, Z+1	; 0x01
     f74:	9d 01       	movw	r18, r26
     f76:	2f 5f       	subi	r18, 0xFF	; 255
     f78:	3f 4f       	sbci	r19, 0xFF	; 255
     f7a:	31 83       	std	Z+1, r19	; 0x01
     f7c:	20 83       	st	Z, r18
     f7e:	8c 93       	st	X, r24
     f80:	26 81       	ldd	r18, Z+6	; 0x06
     f82:	37 81       	ldd	r19, Z+7	; 0x07
     f84:	2f 5f       	subi	r18, 0xFF	; 255
     f86:	3f 4f       	sbci	r19, 0xFF	; 255
     f88:	37 83       	std	Z+7, r19	; 0x07
     f8a:	26 83       	std	Z+6, r18	; 0x06
     f8c:	14 c0       	rjmp	.+40     	; 0xfb6 <fputc+0x6e>
     f8e:	8b 01       	movw	r16, r22
     f90:	ec 01       	movw	r28, r24
     f92:	fb 01       	movw	r30, r22
     f94:	00 84       	ldd	r0, Z+8	; 0x08
     f96:	f1 85       	ldd	r31, Z+9	; 0x09
     f98:	e0 2d       	mov	r30, r0
     f9a:	09 95       	icall
     f9c:	89 2b       	or	r24, r25
     f9e:	e1 f6       	brne	.-72     	; 0xf58 <fputc+0x10>
     fa0:	d8 01       	movw	r26, r16
     fa2:	16 96       	adiw	r26, 0x06	; 6
     fa4:	8d 91       	ld	r24, X+
     fa6:	9c 91       	ld	r25, X
     fa8:	17 97       	sbiw	r26, 0x07	; 7
     faa:	01 96       	adiw	r24, 0x01	; 1
     fac:	17 96       	adiw	r26, 0x07	; 7
     fae:	9c 93       	st	X, r25
     fb0:	8e 93       	st	-X, r24
     fb2:	16 97       	sbiw	r26, 0x06	; 6
     fb4:	ce 01       	movw	r24, r28
     fb6:	df 91       	pop	r29
     fb8:	cf 91       	pop	r28
     fba:	1f 91       	pop	r17
     fbc:	0f 91       	pop	r16
     fbe:	08 95       	ret

00000fc0 <__ultoa_invert>:
     fc0:	fa 01       	movw	r30, r20
     fc2:	aa 27       	eor	r26, r26
     fc4:	28 30       	cpi	r18, 0x08	; 8
     fc6:	51 f1       	breq	.+84     	; 0x101c <__DATA_REGION_LENGTH__+0x1c>
     fc8:	20 31       	cpi	r18, 0x10	; 16
     fca:	81 f1       	breq	.+96     	; 0x102c <__DATA_REGION_LENGTH__+0x2c>
     fcc:	e8 94       	clt
     fce:	6f 93       	push	r22
     fd0:	6e 7f       	andi	r22, 0xFE	; 254
     fd2:	6e 5f       	subi	r22, 0xFE	; 254
     fd4:	7f 4f       	sbci	r23, 0xFF	; 255
     fd6:	8f 4f       	sbci	r24, 0xFF	; 255
     fd8:	9f 4f       	sbci	r25, 0xFF	; 255
     fda:	af 4f       	sbci	r26, 0xFF	; 255
     fdc:	b1 e0       	ldi	r27, 0x01	; 1
     fde:	3e d0       	rcall	.+124    	; 0x105c <__DATA_REGION_LENGTH__+0x5c>
     fe0:	b4 e0       	ldi	r27, 0x04	; 4
     fe2:	3c d0       	rcall	.+120    	; 0x105c <__DATA_REGION_LENGTH__+0x5c>
     fe4:	67 0f       	add	r22, r23
     fe6:	78 1f       	adc	r23, r24
     fe8:	89 1f       	adc	r24, r25
     fea:	9a 1f       	adc	r25, r26
     fec:	a1 1d       	adc	r26, r1
     fee:	68 0f       	add	r22, r24
     ff0:	79 1f       	adc	r23, r25
     ff2:	8a 1f       	adc	r24, r26
     ff4:	91 1d       	adc	r25, r1
     ff6:	a1 1d       	adc	r26, r1
     ff8:	6a 0f       	add	r22, r26
     ffa:	71 1d       	adc	r23, r1
     ffc:	81 1d       	adc	r24, r1
     ffe:	91 1d       	adc	r25, r1
    1000:	a1 1d       	adc	r26, r1
    1002:	20 d0       	rcall	.+64     	; 0x1044 <__DATA_REGION_LENGTH__+0x44>
    1004:	09 f4       	brne	.+2      	; 0x1008 <__DATA_REGION_LENGTH__+0x8>
    1006:	68 94       	set
    1008:	3f 91       	pop	r19
    100a:	2a e0       	ldi	r18, 0x0A	; 10
    100c:	26 9f       	mul	r18, r22
    100e:	11 24       	eor	r1, r1
    1010:	30 19       	sub	r19, r0
    1012:	30 5d       	subi	r19, 0xD0	; 208
    1014:	31 93       	st	Z+, r19
    1016:	de f6       	brtc	.-74     	; 0xfce <__ultoa_invert+0xe>
    1018:	cf 01       	movw	r24, r30
    101a:	08 95       	ret
    101c:	46 2f       	mov	r20, r22
    101e:	47 70       	andi	r20, 0x07	; 7
    1020:	40 5d       	subi	r20, 0xD0	; 208
    1022:	41 93       	st	Z+, r20
    1024:	b3 e0       	ldi	r27, 0x03	; 3
    1026:	0f d0       	rcall	.+30     	; 0x1046 <__DATA_REGION_LENGTH__+0x46>
    1028:	c9 f7       	brne	.-14     	; 0x101c <__DATA_REGION_LENGTH__+0x1c>
    102a:	f6 cf       	rjmp	.-20     	; 0x1018 <__DATA_REGION_LENGTH__+0x18>
    102c:	46 2f       	mov	r20, r22
    102e:	4f 70       	andi	r20, 0x0F	; 15
    1030:	40 5d       	subi	r20, 0xD0	; 208
    1032:	4a 33       	cpi	r20, 0x3A	; 58
    1034:	18 f0       	brcs	.+6      	; 0x103c <__DATA_REGION_LENGTH__+0x3c>
    1036:	49 5d       	subi	r20, 0xD9	; 217
    1038:	31 fd       	sbrc	r19, 1
    103a:	40 52       	subi	r20, 0x20	; 32
    103c:	41 93       	st	Z+, r20
    103e:	02 d0       	rcall	.+4      	; 0x1044 <__DATA_REGION_LENGTH__+0x44>
    1040:	a9 f7       	brne	.-22     	; 0x102c <__DATA_REGION_LENGTH__+0x2c>
    1042:	ea cf       	rjmp	.-44     	; 0x1018 <__DATA_REGION_LENGTH__+0x18>
    1044:	b4 e0       	ldi	r27, 0x04	; 4
    1046:	a6 95       	lsr	r26
    1048:	97 95       	ror	r25
    104a:	87 95       	ror	r24
    104c:	77 95       	ror	r23
    104e:	67 95       	ror	r22
    1050:	ba 95       	dec	r27
    1052:	c9 f7       	brne	.-14     	; 0x1046 <__DATA_REGION_LENGTH__+0x46>
    1054:	00 97       	sbiw	r24, 0x00	; 0
    1056:	61 05       	cpc	r22, r1
    1058:	71 05       	cpc	r23, r1
    105a:	08 95       	ret
    105c:	9b 01       	movw	r18, r22
    105e:	ac 01       	movw	r20, r24
    1060:	0a 2e       	mov	r0, r26
    1062:	06 94       	lsr	r0
    1064:	57 95       	ror	r21
    1066:	47 95       	ror	r20
    1068:	37 95       	ror	r19
    106a:	27 95       	ror	r18
    106c:	ba 95       	dec	r27
    106e:	c9 f7       	brne	.-14     	; 0x1062 <__DATA_REGION_LENGTH__+0x62>
    1070:	62 0f       	add	r22, r18
    1072:	73 1f       	adc	r23, r19
    1074:	84 1f       	adc	r24, r20
    1076:	95 1f       	adc	r25, r21
    1078:	a0 1d       	adc	r26, r0
    107a:	08 95       	ret

0000107c <_exit>:
    107c:	f8 94       	cli

0000107e <__stop_program>:
    107e:	ff cf       	rjmp	.-2      	; 0x107e <__stop_program>
