Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Nov  5 17:21:47 2022
| Host         : kuhiu-Aspire-A515-51G running 64-bit Ubuntu 16.04.7 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ov7670_axi_stream_ca_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_ov7670_axi_stream_ca_0_0 (user.org:user:ov7670_axi_stream_capture:1.0) from (Rev. 20) to (Rev. 21)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_ov7670_axi_stream_ca_0_0'.


-Upgrade has added interface 'aclk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_ov7670_axi_stream_ca_0_0'. These changes may impact your design.


-Upgraded port 'm_axis_tdata' width 24 differs from original width 32


