Signal Name,FPGA Pin No.,Description,I/O Standard
HSMC_CLK_IN0,PIN_J14,Dedicated clock input,Depend on JP2
HSMC_CLKIN_n1,PIN_AB27,LVDS RX or CMOS I/O or differential clock input,Depend on JP2
HSMC_CLKIN_n2,PIN_G15,LVDS RX or CMOS I/O or differential clock input,Depend on JP2
HSMC_CLKIN_p1,PIN_AA26,LVDS RX or CMOS I/O or differential clock input,Depend on JP2
HSMC_CLKIN_p2,PIN_H15,LVDS RX or CMOS I/O or differential clock input,Depend on JP2
HSMC_CLK_OUT0,PIN_AD29,Dedicated clock output,Depend on JP2
HSMC_CLKOUT_n1,PIN_E6,LVDS TX or CMOS I/O or differential clock input/output,Depend on JP2
HSMC_CLKOUT_n2,PIN_A10,LVDS TX or CMOS I/O or differential clock input/output,Depend on JP2
HSMC_CLKOUT_p1,PIN_E7,LVDS TX or CMOS I/O or differential clock input/output,Depend on JP2
HSMC_CLKOUT_p2,PIN_A11,LVDS TX or CMOS I/O or differential clock input/output,Depend on JP2
HSMC_D[0],PIN_C10,LVDS TX or CMOS I/O,Depend on JP2
HSMC_D[1],PIN_H13,LVDS RX or CMOS I/O,Depend on JP2
HSMC_D[2],PIN_C9,LVDS TX or CMOS I/O,Depend on JP2
HSMC_D[3],PIN_H12,LVDS RX or CMOS I/O,Depend on JP2
HSMC_SCL,PIN_AA28,Management serial data,Depend on JP2
HSMC_SDA,PIN_AE29,Management serial clock,Depend on JP2
HSMC_GXB_RX_p[0],PIN_AE2,Transceiver RX bit 0,1.5-V PCML
HSMC_GXB_RX_p[1],PIN_AC2,Transceiver RX bit 1,1.5-V PCML
HSMC_GXB_RX_p[2],PIN_AA2,Transceiver RX bit 2,1.5-V PCML
HSMC_GXB_RX_p[3],PIN_W2,Transceiver RX bit 3,1.5-V PCML
HSMC_GXB_RX_p[4],PIN_U2,Transceiver RX bit 4,1.5-V PCML
HSMC_GXB_RX_p[5],PIN_R2,Transceiver RX bit 5,1.5-V PCML
HSMC_GXB_RX_p[6],PIN_N2,Transceiver RX bit 6,1.5-V PCML
HSMC_GXB_RX_p[7],PIN_J2,Transceiver RX bit 7,1.5-V PCML
HSMC_GXB_TX_p[0],PIN_AD4,Transceiver TX bit 0,1.5-V PCML
HSMC_GXB_TX_p[1],PIN_AB4,Transceiver TX bit 1,1.5-V PCML
HSMC_GXB_TX_p[2],PIN_Y4,Transceiver TX bit 2,1.5-V PCML
HSMC_GXB_TX_p[3],PIN_V4,Transceiver TX bit 3,1.5-V PCML
HSMC_GXB_TX_p[4],PIN_T4,Transceiver TX bit 4,1.5-V PCML
HSMC_GXB_TX_p[5],PIN_P4,Transceiver TX bit 5,1.5-V PCML
HSMC_GXB_TX_p[6],PIN_M4,Transceiver TX bit 6,1.5-V PCML
HSMC_GXB_TX_p[7],PIN_H4,Transceiver TX bit 7,1.5-V PCML
HSMC_GXB_RX_n[0],PIN_AE1,Transceiver RX bit 0n,1.5-V PCML
HSMC_GXB_RX_n[1],PIN_AC1,Transceiver RX bit 1n,1.5-V PCML
HSMC_GXB_RX_n[2],PIN_AA1,Transceiver RX bit 2n,1.5-V PCML
HSMC_GXB_RX_n[3],PIN_W1,Transceiver RX bit 3n,1.5-V PCML
HSMC_GXB_RX_n[4],PIN_U1,Transceiver RX bit 4n,1.5-V PCML
HSMC_GXB_RX_n[5],PIN_R1,Transceiver RX bit 5n,1.5-V PCML
HSMC_GXB_RX_n[6],PIN_N1,Transceiver RX bit 6n,1.5-V PCML
HSMC_GXB_RX_n[7],PIN_J1,Transceiver RX bit 7n,1.5-V PCML
HSMC_GXB_TX_n[0],PIN_AD3,Transceiver TX bit 0n,1.5-V PCML
HSMC_GXB_TX_n[1],PIN_AB3,Transceiver TX bit 1n,1.5-V PCML
HSMC_GXB_TX_n[2],PIN_Y3,Transceiver TX bit 2n,1.5-V PCML
HSMC_GXB_TX_n[3],PIN_V3,Transceiver TX bit 3n,1.5-V PCML
HSMC_GXB_TX_n[4],PIN_T3,Transceiver TX bit 4n,1.5-V PCML
HSMC_GXB_TX_n[5],PIN_P3,Transceiver TX bit 5n,1.5-V PCML
HSMC_GXB_TX_n[6],PIN_M3,Transceiver TX bit 6n,1.5-V PCML
HSMC_GXB_TX_n[7],PIN_H3,Transceiver TX bit 7n,1.5-V PCML
HSMC_RX_n[0],PIN_G11,LVDS RX bit 0n or CMOS I/O,Depend on JP2
HSMC_RX_n[1],PIN_J12,LVDS RX bit 1n or CMOS I/O,Depend on JP2
HSMC_RX_n[2],PIN_F10,LVDS RX bit 2n or CMOS I/O,Depend on JP2
HSMC_RX_n[3],PIN_J9,LVDS RX bit 3n or CMOS I/O,Depend on JP2
HSMC_RX_n[4],PIN_K8,LVDS RX bit 4n or CMOS I/O,Depend on JP2
HSMC_RX_n[5],PIN_H7,LVDS RX bit 5n or CMOS I/O,Depend on JP2
HSMC_RX_n[6],PIN_G8,LVDS RX bit 6n or CMOS I/O,Depend on JP2
HSMC_RX_n[7],PIN_F8,LVDS RX bit 7n or CMOS I/O,Depend on JP2
HSMC_RX_n[8],PIN_E11,LVDS RX bit 8n or CMOS I/O,Depend on JP2
HSMC_RX_n[9],PIN_B5,LVDS RX bit 9n or CMOS I/O,Depend on JP2
HSMC_RX_n[10],PIN_D9,LVDS RX bit 10n or CMOS I/O,Depend on JP2
HSMC_RX_n[11],PIN_D12,LVDS RX bit 11n or CMOS I/O,Depend on JP2
HSMC_RX_n[12],PIN_D10,LVDS RX bit 12n or CMOS I/O,Depend on JP2
HSMC_RX_n[13],PIN_B12,LVDS RX bit 13n or CMOS I/O,Depend on JP2
HSMC_RX_n[14],PIN_E13,LVDS RX bit 14n or CMOS I/O,Depend on JP2
HSMC_RX_n[15],PIN_G13,LVDS RX bit 15n or CMOS I/O,Depend on JP2
HSMC_RX_n[16],PIN_F14,LVDS RX bit 16n or CMOS I/O,Depend on JP2
HSMC_RX_p[0],PIN_G12,LVDS RX bit 0 or CMOS I/O,Depend on JP2
HSMC_RX_p[1],PIN_K12,LVDS RX bit 1 or CMOS I/O,Depend on JP2
HSMC_RX_p[2],PIN_G10,LVDS RX bit 2 or CMOS I/O,Depend on JP2
HSMC_RX_p[3],PIN_J10,LVDS RX bit 3 or CMOS I/O,Depend on JP2
HSMC_RX_p[4],PIN_K7,LVDS RX bit 4 or CMOS I/O,Depend on JP2
HSMC_RX_p[5],PIN_J7,LVDS RX bit 5 or CMOS I/O,Depend on JP2
HSMC_RX_p[6],PIN_H8,LVDS RX bit 6 or CMOS I/O,Depend on JP2
HSMC_RX_p[7],PIN_F9,LVDS RX bit 7 or CMOS I/O,Depend on JP2
HSMC_RX_p[8],PIN_F11,LVDS RX bit 8 or CMOS I/O,Depend on JP2
HSMC_RX_p[9],PIN_B6,LVDS RX bit 9 or CMOS I/O,Depend on JP2
HSMC_RX_p[10],PIN_E9,LVDS RX bit 10 or CMOS I/O,Depend on JP2
HSMC_RX_p[11],PIN_E12,LVDS RX bit 11 or CMOS I/O,Depend on JP2
HSMC_RX_p[12],PIN_D11,LVDS RX bit 12 or CMOS I/O,Depend on JP2
HSMC_RX_p[13],PIN_C13,LVDS RX bit 13 or CMOS I/O,Depend on JP2
HSMC_RX_p[14],PIN_F13,LVDS RX bit 14 or CMOS I/O,Depend on JP2
HSMC_RX_p[15],PIN_H14,LVDS RX bit 15 or CMOS I/O,Depend on JP2
HSMC_RX_p[16],PIN_F15,LVDS RX bit 16 or CMOS I/O,Depend on JP2
HSMC_TX_n[0],PIN_A8,LVDS TX bit 0n or CMOS I/O,Depend on JP2
HSMC_TX_n[1],PIN_D7,LVDS TX bit 1n or CMOS I/O,Depend on JP2
HSMC_TX_n[2],PIN_F6,LVDS TX bit 2n or CMOS I/O,Depend on JP2
HSMC_TX_n[3],PIN_C5,LVDS TX bit 3n or CMOS I/O,Depend on JP2
HSMC_TX_n[4],PIN_C4,LVDS TX bit 4n or CMOS I/O,Depend on JP2
HSMC_TX_n[5],PIN_E2,LVDS TX bit 5n or CMOS I/O,Depend on JP2
HSMC_TX_n[6],PIN_D4,LVDS TX bit 6n or CMOS I/O,Depend on JP2
HSMC_TX_n[7],PIN_B3,LVDS TX bit 7n or CMOS I/O,Depend on JP2
HSMC_TX_n[8],PIN_D1,LVDS TX bit 8n or CMOS I/O,Depend on JP2
HSMC_TX_n[9],PIN_C2,LVDS TX bit 9n or CMOS I/O,Depend on JP2
HSMC_TX_n[10],PIN_B1,LVDS TX bit 10n or CMOS I/O,Depend on JP2
HSMC_TX_n[11],PIN_A3,LVDS TX bit 11n or CMOS I/O,Depend on JP2
HSMC_TX_n[12],PIN_A5,LVDS TX bit 12n or CMOS I/O,Depend on JP2
HSMC_TX_n[13],PIN_B7,LVDS TX bit 13n or CMOS I/O,Depend on JP2
HSMC_TX_n[14],PIN_B8,LVDS TX bit 14n or CMOS I/O,Depend on JP2
HSMC_TX_n[15],PIN_B11,LVDS TX bit 15n or CMOS I/O,Depend on JP2
HSMC_TX_n[16],PIN_A13,LVDS TX bit 16n or CMOS I/O,Depend on JP2
HSMC_TX_p[0],PIN_A9,LVDS TX bit 0 or CMOS I/O,Depend on JP2
HSMC_TX_p[1],PIN_E8,LVDS TX bit 1 or CMOS I/O,Depend on JP2
HSMC_TX_p[2],PIN_G7,LVDS TX bit 2 or CMOS I/O,Depend on JP2
HSMC_TX_p[3],PIN_D6,LVDS TX bit 3 or CMOS I/O,Depend on JP2
HSMC_TX_p[4],PIN_D5,LVDS TX bit 4 or CMOS I/O,Depend on JP2
HSMC_TX_p[5],PIN_E3,LVDS TX bit 5 or CMOS I/O,Depend on JP2
HSMC_TX_p[6],PIN_E4,LVDS TX bit 6 or CMOS I/O,Depend on JP2
HSMC_TX_p[7],PIN_C3,LVDS TX bit 7 or CMOS I/O,Depend on JP2
HSMC_TX_p[8],PIN_E1,LVDS TX bit 8 or CMOS I/O,Depend on JP2
HSMC_TX_p[9],PIN_D2,LVDS TX bit 9 or CMOS I/O,Depend on JP2
HSMC_TX_p[10],PIN_B2,LVDS TX bit 10 or CMOS I/O,Depend on JP2
HSMC_TX_p[11],PIN_A4,LVDS TX bit 11 or CMOS I/O,Depend on JP2
HSMC_TX_p[12],PIN_A6,LVDS TX bit 12 or CMOS I/O,Depend on JP2
HSMC_TX_p[13],PIN_C7,LVDS TX bit 13 or CMOS I/O,Depend on JP2
HSMC_TX_p[14],PIN_C8,LVDS TX bit 14 or CMOS I/O,Depend on JP2
HSMC_TX_p[15],PIN_C12,LVDS TX bit 15 or CMOS I/O,Depend on JP2
HSMC_TX_p[16],PIN_B13,LVDS TX bit 16 or CMOS I/O,Depend on JP2
