

================================================================
== Vitis HLS Report for 'test_scalaire'
================================================================
* Date:           Wed Feb  2 17:59:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ip_scalaire
* Solution:       ip_scalaire (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.371 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4152|     4152|  20.760 us|  20.760 us|  4153|  4153|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_test_scalaire_Pipeline_loop_1_fu_98            |test_scalaire_Pipeline_loop_1           |     4124|     4124|  20.620 us|  20.620 us|  4124|  4124|       no|
        |grp_test_scalaire_Pipeline_VITIS_LOOP_31_1_fu_111  |test_scalaire_Pipeline_VITIS_LOOP_31_1  |       19|       19|  95.000 ns|  95.000 ns|    19|    19|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       12|   5|   2884|   3192|    -|
|Memory           |        0|   -|     64|      8|    0|
|Multiplexer      |        -|   -|      -|    305|    -|
|Register         |        -|   -|    202|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       12|   5|   3150|   3505|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       10|   6|      8|     19|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |bus_A_m_axi_U                                      |bus_A_m_axi                             |        4|   0|   512|   580|    0|
    |bus_B_m_axi_U                                      |bus_B_m_axi                             |        4|   0|   512|   580|    0|
    |bus_res_m_axi_U                                    |bus_res_m_axi                           |        4|   0|   512|   580|    0|
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|   150|   232|    0|
    |grp_test_scalaire_Pipeline_VITIS_LOOP_31_1_fu_111  |test_scalaire_Pipeline_VITIS_LOOP_31_1  |        0|   0|    43|    72|    0|
    |grp_test_scalaire_Pipeline_loop_1_fu_98            |test_scalaire_Pipeline_loop_1           |        0|   5|  1155|  1148|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |       12|   5|  2884|  3192|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-------+---------+----+----+-----+------+-----+------+-------------+
    | Memory | Module| BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------+---------+----+----+-----+------+-----+------+-------------+
    |tmp1_U  |tmp1   |        0|  64|   8|    0|    16|   32|     1|          512|
    +--------+-------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |       |        0|  64|   8|    0|    16|   32|     1|          512|
    +--------+-------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  59|         11|    1|         11|
    |bus_A_ARVALID     |   9|          2|    1|          2|
    |bus_A_RREADY      |   9|          2|    1|          2|
    |bus_B_ARVALID     |   9|          2|    1|          2|
    |bus_B_RREADY      |   9|          2|    1|          2|
    |bus_res_AWADDR    |  14|          3|   32|         96|
    |bus_res_AWBURST   |   9|          2|    2|          4|
    |bus_res_AWCACHE   |   9|          2|    4|          8|
    |bus_res_AWID      |   9|          2|    1|          2|
    |bus_res_AWLEN     |  14|          3|   32|         96|
    |bus_res_AWLOCK    |   9|          2|    2|          4|
    |bus_res_AWPROT    |   9|          2|    3|          6|
    |bus_res_AWQOS     |   9|          2|    4|          8|
    |bus_res_AWREGION  |   9|          2|    4|          8|
    |bus_res_AWSIZE    |   9|          2|    3|          6|
    |bus_res_AWUSER    |   9|          2|    1|          2|
    |bus_res_AWVALID   |  14|          3|    1|          3|
    |bus_res_BREADY    |  14|          3|    1|          3|
    |bus_res_WVALID    |   9|          2|    1|          2|
    |bus_res_blk_n_AW  |   9|          2|    1|          2|
    |bus_res_blk_n_B   |   9|          2|    1|          2|
    |tmp1_address0     |  14|          3|    4|         12|
    |tmp1_ce0          |  14|          3|    1|          3|
    |tmp1_ce1          |   9|          2|    1|          2|
    |tmp1_we0          |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 305|         65|  105|        290|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |A_0_data_reg                                                    |  32|   0|   32|          0|
    |A_0_vld_reg                                                     |   0|   0|    1|          1|
    |A_read_reg_144                                                  |  32|   0|   32|          0|
    |B_0_data_reg                                                    |  32|   0|   32|          0|
    |B_0_vld_reg                                                     |   0|   0|    1|          1|
    |B_read_reg_139                                                  |  32|   0|   32|          0|
    |ap_CS_fsm                                                       |  10|   0|   10|          0|
    |grp_test_scalaire_Pipeline_VITIS_LOOP_31_1_fu_111_ap_start_reg  |   1|   0|    1|          0|
    |grp_test_scalaire_Pipeline_loop_1_fu_98_ap_start_reg            |   1|   0|    1|          0|
    |res_0_data_reg                                                  |  32|   0|   32|          0|
    |res_0_vld_reg                                                   |   0|   0|    1|          1|
    |trunc_ln_reg_149                                                |  30|   0|   30|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 202|   0|  205|          3|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR    |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA     |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB     |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR    |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA     |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP     |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP     |  out|    2|       s_axi|        control|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_scalaire|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  test_scalaire|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|  test_scalaire|  return value|
|m_axi_bus_A_AWVALID     |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWREADY     |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWADDR      |  out|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWID        |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWLEN       |  out|    8|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWSIZE      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWBURST     |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWLOCK      |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWCACHE     |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWPROT      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWQOS       |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWREGION    |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWUSER      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WVALID      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WREADY      |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WDATA       |  out|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WSTRB       |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WLAST       |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WID         |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WUSER       |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARVALID     |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARREADY     |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARADDR      |  out|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARID        |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARLEN       |  out|    8|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARSIZE      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARBURST     |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARLOCK      |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARCACHE     |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARPROT      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARQOS       |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARREGION    |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARUSER      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RVALID      |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RREADY      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RDATA       |   in|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RLAST       |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RID         |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RUSER       |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RRESP       |   in|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BVALID      |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BREADY      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BRESP       |   in|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BID         |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BUSER       |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_B_AWVALID     |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWREADY     |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWADDR      |  out|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWID        |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWLEN       |  out|    8|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWSIZE      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWBURST     |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWLOCK      |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWCACHE     |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWPROT      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWQOS       |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWREGION    |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWUSER      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WVALID      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WREADY      |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WDATA       |  out|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WSTRB       |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WLAST       |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WID         |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WUSER       |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARVALID     |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARREADY     |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARADDR      |  out|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARID        |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARLEN       |  out|    8|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARSIZE      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARBURST     |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARLOCK      |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARCACHE     |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARPROT      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARQOS       |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARREGION    |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARUSER      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RVALID      |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RREADY      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RDATA       |   in|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RLAST       |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RID         |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RUSER       |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RRESP       |   in|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BVALID      |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BREADY      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BRESP       |   in|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BID         |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BUSER       |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_res_AWVALID   |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWREADY   |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWADDR    |  out|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWID      |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWLEN     |  out|    8|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWSIZE    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWBURST   |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWLOCK    |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWCACHE   |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWPROT    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWQOS     |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWREGION  |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWUSER    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WVALID    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WREADY    |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WDATA     |  out|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WSTRB     |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WLAST     |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WID       |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WUSER     |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARVALID   |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARREADY   |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARADDR    |  out|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARID      |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARLEN     |  out|    8|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARSIZE    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARBURST   |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARLOCK    |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARCACHE   |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARPROT    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARQOS     |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARREGION  |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARUSER    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RVALID    |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RREADY    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RDATA     |   in|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RLAST     |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RID       |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RUSER     |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RRESP     |   in|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BVALID    |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BREADY    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BRESP     |   in|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BID       |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BUSER     |   in|    1|       m_axi|        bus_res|       pointer|
+------------------------+-----+-----+------------+---------------+--------------+

