
USB_BULK_TEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002d46  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000b2  00802000  00002d46  00002ddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000b9a  008020b2  008020b2  00002e8e  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002e8e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002ec0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000004c8  00000000  00000000  00002f00  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000a4a3  00000000  00000000  000033c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001b50  00000000  00000000  0000d86b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00008bad  00000000  00000000  0000f3bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000af4  00000000  00000000  00017f68  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0002f65f  00000000  00000000  00018a5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002402  00000000  00000000  000480bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003f8  00000000  00000000  0004a4c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000b8d9  00000000  00000000  0004a8b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	34 c1       	rjmp	.+616    	; 0x26a <__ctors_end>
       2:	00 00       	nop
       4:	4e c1       	rjmp	.+668    	; 0x2a2 <__bad_interrupt>
       6:	00 00       	nop
       8:	4c c1       	rjmp	.+664    	; 0x2a2 <__bad_interrupt>
       a:	00 00       	nop
       c:	4a c1       	rjmp	.+660    	; 0x2a2 <__bad_interrupt>
       e:	00 00       	nop
      10:	48 c1       	rjmp	.+656    	; 0x2a2 <__bad_interrupt>
      12:	00 00       	nop
      14:	46 c1       	rjmp	.+652    	; 0x2a2 <__bad_interrupt>
      16:	00 00       	nop
      18:	16 c6       	rjmp	.+3116   	; 0xc46 <__vector_6>
      1a:	00 00       	nop
      1c:	4c c7       	rjmp	.+3736   	; 0xeb6 <__vector_7>
      1e:	00 00       	nop
      20:	b9 c7       	rjmp	.+3954   	; 0xf94 <__vector_8>
      22:	00 00       	nop
      24:	f8 c7       	rjmp	.+4080   	; 0x1016 <__vector_9>
      26:	00 00       	nop
      28:	3c c1       	rjmp	.+632    	; 0x2a2 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	3a c1       	rjmp	.+628    	; 0x2a2 <__bad_interrupt>
      2e:	00 00       	nop
      30:	38 c1       	rjmp	.+624    	; 0x2a2 <__bad_interrupt>
      32:	00 00       	nop
      34:	36 c1       	rjmp	.+620    	; 0x2a2 <__bad_interrupt>
      36:	00 00       	nop
      38:	34 c1       	rjmp	.+616    	; 0x2a2 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	32 c1       	rjmp	.+612    	; 0x2a2 <__bad_interrupt>
      3e:	00 00       	nop
      40:	30 c1       	rjmp	.+608    	; 0x2a2 <__bad_interrupt>
      42:	00 00       	nop
      44:	2e c1       	rjmp	.+604    	; 0x2a2 <__bad_interrupt>
      46:	00 00       	nop
      48:	2c c1       	rjmp	.+600    	; 0x2a2 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	2a c1       	rjmp	.+596    	; 0x2a2 <__bad_interrupt>
      4e:	00 00       	nop
      50:	28 c1       	rjmp	.+592    	; 0x2a2 <__bad_interrupt>
      52:	00 00       	nop
      54:	26 c1       	rjmp	.+588    	; 0x2a2 <__bad_interrupt>
      56:	00 00       	nop
      58:	24 c1       	rjmp	.+584    	; 0x2a2 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	22 c1       	rjmp	.+580    	; 0x2a2 <__bad_interrupt>
      5e:	00 00       	nop
      60:	0c 94 2e 09 	jmp	0x125c	; 0x125c <__vector_24>
      64:	1e c1       	rjmp	.+572    	; 0x2a2 <__bad_interrupt>
      66:	00 00       	nop
      68:	1c c1       	rjmp	.+568    	; 0x2a2 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	1a c1       	rjmp	.+564    	; 0x2a2 <__bad_interrupt>
      6e:	00 00       	nop
      70:	18 c1       	rjmp	.+560    	; 0x2a2 <__bad_interrupt>
      72:	00 00       	nop
      74:	16 c1       	rjmp	.+556    	; 0x2a2 <__bad_interrupt>
      76:	00 00       	nop
      78:	14 c1       	rjmp	.+552    	; 0x2a2 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	12 c1       	rjmp	.+548    	; 0x2a2 <__bad_interrupt>
      7e:	00 00       	nop
      80:	10 c1       	rjmp	.+544    	; 0x2a2 <__bad_interrupt>
      82:	00 00       	nop
      84:	0e c1       	rjmp	.+540    	; 0x2a2 <__bad_interrupt>
      86:	00 00       	nop
      88:	0c c1       	rjmp	.+536    	; 0x2a2 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	0a c1       	rjmp	.+532    	; 0x2a2 <__bad_interrupt>
      8e:	00 00       	nop
      90:	08 c1       	rjmp	.+528    	; 0x2a2 <__bad_interrupt>
      92:	00 00       	nop
      94:	06 c1       	rjmp	.+524    	; 0x2a2 <__bad_interrupt>
      96:	00 00       	nop
      98:	04 c1       	rjmp	.+520    	; 0x2a2 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	02 c1       	rjmp	.+516    	; 0x2a2 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	00 c1       	rjmp	.+512    	; 0x2a2 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	fe c0       	rjmp	.+508    	; 0x2a2 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	fc c0       	rjmp	.+504    	; 0x2a2 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	fa c0       	rjmp	.+500    	; 0x2a2 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	f8 c0       	rjmp	.+496    	; 0x2a2 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	f6 c0       	rjmp	.+492    	; 0x2a2 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	f4 c0       	rjmp	.+488    	; 0x2a2 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	f2 c0       	rjmp	.+484    	; 0x2a2 <__bad_interrupt>
      be:	00 00       	nop
      c0:	f0 c0       	rjmp	.+480    	; 0x2a2 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	ee c0       	rjmp	.+476    	; 0x2a2 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ec c0       	rjmp	.+472    	; 0x2a2 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	ea c0       	rjmp	.+468    	; 0x2a2 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	e8 c0       	rjmp	.+464    	; 0x2a2 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	e6 c0       	rjmp	.+460    	; 0x2a2 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	e4 c0       	rjmp	.+456    	; 0x2a2 <__bad_interrupt>
      da:	00 00       	nop
      dc:	e2 c0       	rjmp	.+452    	; 0x2a2 <__bad_interrupt>
      de:	00 00       	nop
      e0:	e0 c0       	rjmp	.+448    	; 0x2a2 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	de c0       	rjmp	.+444    	; 0x2a2 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	dc c0       	rjmp	.+440    	; 0x2a2 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	da c0       	rjmp	.+436    	; 0x2a2 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	d8 c0       	rjmp	.+432    	; 0x2a2 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	d6 c0       	rjmp	.+428    	; 0x2a2 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	d4 c0       	rjmp	.+424    	; 0x2a2 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	d2 c0       	rjmp	.+420    	; 0x2a2 <__bad_interrupt>
      fe:	00 00       	nop
     100:	d0 c0       	rjmp	.+416    	; 0x2a2 <__bad_interrupt>
     102:	00 00       	nop
     104:	ce c0       	rjmp	.+412    	; 0x2a2 <__bad_interrupt>
     106:	00 00       	nop
     108:	cc c0       	rjmp	.+408    	; 0x2a2 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	ca c0       	rjmp	.+404    	; 0x2a2 <__bad_interrupt>
     10e:	00 00       	nop
     110:	c8 c0       	rjmp	.+400    	; 0x2a2 <__bad_interrupt>
     112:	00 00       	nop
     114:	c6 c0       	rjmp	.+396    	; 0x2a2 <__bad_interrupt>
     116:	00 00       	nop
     118:	c4 c0       	rjmp	.+392    	; 0x2a2 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	c2 c0       	rjmp	.+388    	; 0x2a2 <__bad_interrupt>
     11e:	00 00       	nop
     120:	c0 c0       	rjmp	.+384    	; 0x2a2 <__bad_interrupt>
     122:	00 00       	nop
     124:	be c0       	rjmp	.+380    	; 0x2a2 <__bad_interrupt>
     126:	00 00       	nop
     128:	bc c0       	rjmp	.+376    	; 0x2a2 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	ba c0       	rjmp	.+372    	; 0x2a2 <__bad_interrupt>
     12e:	00 00       	nop
     130:	b8 c0       	rjmp	.+368    	; 0x2a2 <__bad_interrupt>
     132:	00 00       	nop
     134:	b6 c0       	rjmp	.+364    	; 0x2a2 <__bad_interrupt>
     136:	00 00       	nop
     138:	b4 c0       	rjmp	.+360    	; 0x2a2 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	b2 c0       	rjmp	.+356    	; 0x2a2 <__bad_interrupt>
     13e:	00 00       	nop
     140:	b0 c0       	rjmp	.+352    	; 0x2a2 <__bad_interrupt>
     142:	00 00       	nop
     144:	ae c0       	rjmp	.+348    	; 0x2a2 <__bad_interrupt>
     146:	00 00       	nop
     148:	ac c0       	rjmp	.+344    	; 0x2a2 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	e4 c7       	rjmp	.+4040   	; 0x1116 <__vector_83>
     14e:	00 00       	nop
     150:	a8 c0       	rjmp	.+336    	; 0x2a2 <__bad_interrupt>
     152:	00 00       	nop
     154:	a6 c0       	rjmp	.+332    	; 0x2a2 <__bad_interrupt>
     156:	00 00       	nop
     158:	a4 c0       	rjmp	.+328    	; 0x2a2 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	a2 c0       	rjmp	.+324    	; 0x2a2 <__bad_interrupt>
     15e:	00 00       	nop
     160:	a0 c0       	rjmp	.+320    	; 0x2a2 <__bad_interrupt>
     162:	00 00       	nop
     164:	9e c0       	rjmp	.+316    	; 0x2a2 <__bad_interrupt>
     166:	00 00       	nop
     168:	9c c0       	rjmp	.+312    	; 0x2a2 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	9a c0       	rjmp	.+308    	; 0x2a2 <__bad_interrupt>
     16e:	00 00       	nop
     170:	98 c0       	rjmp	.+304    	; 0x2a2 <__bad_interrupt>
     172:	00 00       	nop
     174:	96 c0       	rjmp	.+300    	; 0x2a2 <__bad_interrupt>
     176:	00 00       	nop
     178:	94 c0       	rjmp	.+296    	; 0x2a2 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	92 c0       	rjmp	.+292    	; 0x2a2 <__bad_interrupt>
     17e:	00 00       	nop
     180:	90 c0       	rjmp	.+288    	; 0x2a2 <__bad_interrupt>
     182:	00 00       	nop
     184:	8e c0       	rjmp	.+284    	; 0x2a2 <__bad_interrupt>
     186:	00 00       	nop
     188:	8c c0       	rjmp	.+280    	; 0x2a2 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	8a c0       	rjmp	.+276    	; 0x2a2 <__bad_interrupt>
     18e:	00 00       	nop
     190:	88 c0       	rjmp	.+272    	; 0x2a2 <__bad_interrupt>
     192:	00 00       	nop
     194:	86 c0       	rjmp	.+268    	; 0x2a2 <__bad_interrupt>
     196:	00 00       	nop
     198:	84 c0       	rjmp	.+264    	; 0x2a2 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	82 c0       	rjmp	.+260    	; 0x2a2 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	80 c0       	rjmp	.+256    	; 0x2a2 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	7e c0       	rjmp	.+252    	; 0x2a2 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	7c c0       	rjmp	.+248    	; 0x2a2 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	7a c0       	rjmp	.+244    	; 0x2a2 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	78 c0       	rjmp	.+240    	; 0x2a2 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	76 c0       	rjmp	.+236    	; 0x2a2 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	74 c0       	rjmp	.+232    	; 0x2a2 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	72 c0       	rjmp	.+228    	; 0x2a2 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	70 c0       	rjmp	.+224    	; 0x2a2 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	6e c0       	rjmp	.+220    	; 0x2a2 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	6c c0       	rjmp	.+216    	; 0x2a2 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	6a c0       	rjmp	.+212    	; 0x2a2 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	68 c0       	rjmp	.+208    	; 0x2a2 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	66 c0       	rjmp	.+204    	; 0x2a2 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	64 c0       	rjmp	.+200    	; 0x2a2 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	62 c0       	rjmp	.+196    	; 0x2a2 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	60 c0       	rjmp	.+192    	; 0x2a2 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	5e c0       	rjmp	.+188    	; 0x2a2 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	5c c0       	rjmp	.+184    	; 0x2a2 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	5a c0       	rjmp	.+180    	; 0x2a2 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	58 c0       	rjmp	.+176    	; 0x2a2 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 da 14 	jmp	0x29b4	; 0x29b4 <__vector_125>
     1f8:	0c 94 94 15 	jmp	0x2b28	; 0x2b28 <__vector_126>
     1fc:	d7 01       	movw	r26, r14
     1fe:	d9 01       	movw	r26, r18
     200:	db 01       	movw	r26, r22
     202:	dd 01       	movw	r26, r26
     204:	df 01       	movw	r26, r30
     206:	e4 01       	movw	r28, r8
     208:	e1 01       	movw	r28, r2
     20a:	e3 01       	movw	r28, r6
     20c:	41 06       	cpc	r4, r17
     20e:	68 06       	cpc	r6, r24
     210:	8f 06       	cpc	r8, r31
     212:	b6 06       	cpc	r11, r22
     214:	dd 06       	cpc	r13, r29
     216:	4d 07       	cpc	r20, r29
     218:	04 07       	cpc	r16, r20
     21a:	29 07       	cpc	r18, r25
     21c:	b7 0b       	sbc	r27, r23
     21e:	b9 0b       	sbc	r27, r25
     220:	f8 0b       	sbc	r31, r24
     222:	38 0c       	add	r3, r8
     224:	41 0c       	add	r4, r1
     226:	46 0c       	add	r4, r6
     228:	9b 0c       	add	r9, r11
     22a:	a0 0c       	add	r10, r0
     22c:	e5 0b       	sbc	r30, r21
     22e:	e8 0b       	sbc	r30, r24
     230:	eb 0b       	sbc	r30, r27
     232:	ee 0b       	sbc	r30, r30
     234:	f0 0b       	sbc	r31, r16
     236:	f2 0b       	sbc	r31, r18
     238:	f4 0b       	sbc	r31, r20
     23a:	f6 0b       	sbc	r31, r22
     23c:	24 0c       	add	r2, r4
     23e:	27 0c       	add	r2, r7
     240:	2a 0c       	add	r2, r10
     242:	2d 0c       	add	r2, r13
     244:	30 0c       	add	r3, r0
     246:	32 0c       	add	r3, r2
     248:	34 0c       	add	r3, r4
     24a:	36 0c       	add	r3, r6
     24c:	52 0c       	add	r5, r2
     24e:	5d 0c       	add	r5, r13
     250:	68 0c       	add	r6, r8
     252:	77 0c       	add	r7, r7
     254:	7a 0c       	add	r7, r10
     256:	7c 0c       	add	r7, r12
     258:	86 0c       	add	r8, r6
     25a:	90 0c       	add	r9, r0
     25c:	18 10       	cpse	r1, r8
     25e:	1b 10       	cpse	r1, r11
     260:	1e 10       	cpse	r1, r14
     262:	21 10       	cpse	r2, r1
     264:	24 10       	cpse	r2, r4
     266:	27 10       	cpse	r2, r7
     268:	2a 10       	cpse	r2, r10

0000026a <__ctors_end>:
     26a:	11 24       	eor	r1, r1
     26c:	1f be       	out	0x3f, r1	; 63
     26e:	cf ef       	ldi	r28, 0xFF	; 255
     270:	cd bf       	out	0x3d, r28	; 61
     272:	df e2       	ldi	r29, 0x2F	; 47
     274:	de bf       	out	0x3e, r29	; 62

00000276 <__do_copy_data>:
     276:	10 e2       	ldi	r17, 0x20	; 32
     278:	a0 e0       	ldi	r26, 0x00	; 0
     27a:	b0 e2       	ldi	r27, 0x20	; 32
     27c:	e6 e4       	ldi	r30, 0x46	; 70
     27e:	fd e2       	ldi	r31, 0x2D	; 45
     280:	02 c0       	rjmp	.+4      	; 0x286 <__do_copy_data+0x10>
     282:	05 90       	lpm	r0, Z+
     284:	0d 92       	st	X+, r0
     286:	a2 3b       	cpi	r26, 0xB2	; 178
     288:	b1 07       	cpc	r27, r17
     28a:	d9 f7       	brne	.-10     	; 0x282 <__do_copy_data+0xc>

0000028c <__do_clear_bss>:
     28c:	2c e2       	ldi	r18, 0x2C	; 44
     28e:	a2 eb       	ldi	r26, 0xB2	; 178
     290:	b0 e2       	ldi	r27, 0x20	; 32
     292:	01 c0       	rjmp	.+2      	; 0x296 <.do_clear_bss_start>

00000294 <.do_clear_bss_loop>:
     294:	1d 92       	st	X+, r1

00000296 <.do_clear_bss_start>:
     296:	ac 34       	cpi	r26, 0x4C	; 76
     298:	b2 07       	cpc	r27, r18
     29a:	e1 f7       	brne	.-8      	; 0x294 <.do_clear_bss_loop>
     29c:	41 d0       	rcall	.+130    	; 0x320 <main>
     29e:	0c 94 a1 16 	jmp	0x2d42	; 0x2d42 <_exit>

000002a2 <__bad_interrupt>:
     2a2:	ae ce       	rjmp	.-676    	; 0x0 <__vectors>

000002a4 <tiny_dig_setup>:
#include "tiny_dig.h"
#include "globals.h"


void tiny_dig_setup(void){
	PORTE.DIR = 0x0f;
     2a4:	e0 e8       	ldi	r30, 0x80	; 128
     2a6:	f6 e0       	ldi	r31, 0x06	; 6
     2a8:	8f e0       	ldi	r24, 0x0F	; 15
     2aa:	80 83       	st	Z, r24
	PORTE.OUT = 0x05;
     2ac:	85 e0       	ldi	r24, 0x05	; 5
     2ae:	84 83       	std	Z+4, r24	; 0x04
     2b0:	08 95       	ret

000002b2 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
     2b2:	08 95       	ret

000002b4 <iso_callback>:
{
	return true;
}

void iso_callback(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run((uint8_t *)&isoBuf[usb_state * PACKET_SIZE], 250, iso_callback);
     2b4:	40 91 b3 20 	lds	r20, 0x20B3	; 0x8020b3 <usb_state>
     2b8:	2e ee       	ldi	r18, 0xEE	; 238
     2ba:	32 e0       	ldi	r19, 0x02	; 2
     2bc:	42 9f       	mul	r20, r18
     2be:	c0 01       	movw	r24, r0
     2c0:	43 9f       	mul	r20, r19
     2c2:	90 0d       	add	r25, r0
     2c4:	11 24       	eor	r1, r1
     2c6:	4a e5       	ldi	r20, 0x5A	; 90
     2c8:	51 e0       	ldi	r21, 0x01	; 1
     2ca:	6a ef       	ldi	r22, 0xFA	; 250
     2cc:	70 e0       	ldi	r23, 0x00	; 0
     2ce:	86 59       	subi	r24, 0x96	; 150
     2d0:	99 4d       	sbci	r25, 0xD9	; 217
     2d2:	0c 94 28 0a 	jmp	0x1450	; 0x1450 <udi_vendor_iso_in_run>
     2d6:	08 95       	ret

000002d8 <iso_callback2>:
	//if((int8_t) USB.FIFORP > -16) udi_vendor_iso_in_run((uint8_t *)&isoBuf[0], PACKET_SIZE, iso_callback);
	return;
}

void iso_callback2(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run2((uint8_t *)&isoBuf[usb_state * PACKET_SIZE + 250], 250, iso_callback2);
     2d8:	40 91 b3 20 	lds	r20, 0x20B3	; 0x8020b3 <usb_state>
     2dc:	2e ee       	ldi	r18, 0xEE	; 238
     2de:	32 e0       	ldi	r19, 0x02	; 2
     2e0:	42 9f       	mul	r20, r18
     2e2:	c0 01       	movw	r24, r0
     2e4:	43 9f       	mul	r20, r19
     2e6:	90 0d       	add	r25, r0
     2e8:	11 24       	eor	r1, r1
     2ea:	4c e6       	ldi	r20, 0x6C	; 108
     2ec:	51 e0       	ldi	r21, 0x01	; 1
     2ee:	6a ef       	ldi	r22, 0xFA	; 250
     2f0:	70 e0       	ldi	r23, 0x00	; 0
     2f2:	8c 59       	subi	r24, 0x9C	; 156
     2f4:	98 4d       	sbci	r25, 0xD8	; 216
     2f6:	0c 94 34 0a 	jmp	0x1468	; 0x1468 <udi_vendor_iso_in_run2>
     2fa:	08 95       	ret

000002fc <iso_callback3>:
	//if((int8_t) USB.FIFORP > -16) udi_vendor_iso_in_run((uint8_t *)&isoBuf[0], PACKET_SIZE, iso_callback);
	return;
}

void iso_callback3(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run3((uint8_t *)&isoBuf[usb_state * PACKET_SIZE + 500], 250, iso_callback3);
     2fc:	40 91 b3 20 	lds	r20, 0x20B3	; 0x8020b3 <usb_state>
     300:	2e ee       	ldi	r18, 0xEE	; 238
     302:	32 e0       	ldi	r19, 0x02	; 2
     304:	42 9f       	mul	r20, r18
     306:	c0 01       	movw	r24, r0
     308:	43 9f       	mul	r20, r19
     30a:	90 0d       	add	r25, r0
     30c:	11 24       	eor	r1, r1
     30e:	4e e7       	ldi	r20, 0x7E	; 126
     310:	51 e0       	ldi	r21, 0x01	; 1
     312:	6a ef       	ldi	r22, 0xFA	; 250
     314:	70 e0       	ldi	r23, 0x00	; 0
     316:	82 5a       	subi	r24, 0xA2	; 162
     318:	97 4d       	sbci	r25, 0xD7	; 215
     31a:	0c 94 40 0a 	jmp	0x1480	; 0x1480 <udi_vendor_iso_in_run3>
     31e:	08 95       	ret

00000320 <main>:
uint32_t debug_counter;

unsigned char tripleUsbSuccess = 0;

int main(void){
	irq_initialize_vectors();
     320:	87 e0       	ldi	r24, 0x07	; 7
     322:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
     326:	78 94       	sei
	sysclk_init();
     328:	a4 d7       	rcall	.+3912   	; 0x1272 <sysclk_init>
	board_init();
     32a:	c3 df       	rcall	.-122    	; 0x2b2 <board_init>
	udc_start();
     32c:	0e 94 37 0b 	call	0x166e	; 0x166e <udc_start>
	tiny_dac_setup();
     330:	e6 d0       	rcall	.+460    	; 0x4fe <tiny_dac_setup>
	tiny_dma_setup();
     332:	09 d1       	rcall	.+530    	; 0x546 <tiny_dma_setup>
	tiny_adc_setup(0, 0);
     334:	60 e0       	ldi	r22, 0x00	; 0
     336:	80 e0       	ldi	r24, 0x00	; 0
     338:	a5 d0       	rcall	.+330    	; 0x484 <tiny_adc_setup>
	tiny_adc_pid_setup();
     33a:	91 d0       	rcall	.+290    	; 0x45e <tiny_adc_pid_setup>
	tiny_adc_ch1setup(12);
     33c:	8c e0       	ldi	r24, 0x0C	; 12
     33e:	85 d0       	rcall	.+266    	; 0x44a <tiny_adc_ch1setup>
	tiny_timer_setup();
     340:	af d6       	rcall	.+3422   	; 0x10a0 <tiny_timer_setup>
	tiny_uart_setup();
     342:	63 d7       	rcall	.+3782   	; 0x120a <tiny_uart_setup>
	tiny_spi_setup();
     344:	7c d7       	rcall	.+3832   	; 0x123e <tiny_spi_setup>
	tiny_dig_setup();
     346:	ae df       	rcall	.-164    	; 0x2a4 <tiny_dig_setup>
     348:	80 91 56 22 	lds	r24, 0x2256	; 0x802256 <debug_counter>
     34c:	90 91 57 22 	lds	r25, 0x2257	; 0x802257 <debug_counter+0x1>
     350:	a0 91 58 22 	lds	r26, 0x2258	; 0x802258 <debug_counter+0x2>
     354:	b0 91 59 22 	lds	r27, 0x2259	; 0x802259 <debug_counter+0x3>
			
	//USARTC0.DATA = 0x55;
	//asm("nop");
	
	while (true) {
		debug_counter++;
     358:	01 96       	adiw	r24, 0x01	; 1
     35a:	a1 1d       	adc	r26, r1
     35c:	b1 1d       	adc	r27, r1
		if(debug_counter > 100000000){
     35e:	81 30       	cpi	r24, 0x01	; 1
     360:	21 ee       	ldi	r18, 0xE1	; 225
     362:	92 07       	cpc	r25, r18
     364:	25 ef       	ldi	r18, 0xF5	; 245
     366:	a2 07       	cpc	r26, r18
     368:	25 e0       	ldi	r18, 0x05	; 5
     36a:	b2 07       	cpc	r27, r18
     36c:	18 f0       	brcs	.+6      	; 0x374 <main+0x54>
			debug_counter = 0;
     36e:	80 e0       	ldi	r24, 0x00	; 0
     370:	90 e0       	ldi	r25, 0x00	; 0
     372:	dc 01       	movw	r26, r24
	...
			asm("nop");
			asm("nop");
			asm("nop");
	//test_byte = ADCA.CH1.RESH;
	//DO NOTHING!
	}
     390:	e3 cf       	rjmp	.-58     	; 0x358 <main+0x38>

00000392 <main_suspend_action>:
//! Global variable to give and record information about setup request management
udd_ctrl_request_t udd_g_ctrlreq;

//CALLBACKS:
void main_suspend_action(void)
{
     392:	08 95       	ret

00000394 <main_resume_action>:
	return;
}

void main_resume_action(void)
{
     394:	08 95       	ret

00000396 <main_sof_action>:
	return;
}

void main_sof_action(void)
{
	switch(global_mode){
     396:	e0 91 00 20 	lds	r30, 0x2000	; 0x802000 <__data_start>
     39a:	8e 2f       	mov	r24, r30
     39c:	90 e0       	ldi	r25, 0x00	; 0
     39e:	88 30       	cpi	r24, 0x08	; 8
     3a0:	91 05       	cpc	r25, r1
     3a2:	90 f4       	brcc	.+36     	; 0x3c8 <main_sof_action+0x32>
     3a4:	fc 01       	movw	r30, r24
     3a6:	e2 50       	subi	r30, 0x02	; 2
     3a8:	ff 4f       	sbci	r31, 0xFF	; 255
     3aa:	0c 94 92 16 	jmp	0x2d24	; 0x2d24 <__tablejump2__>
		case 0:
			tiny_dma_loop_mode_0();
     3ae:	59 d1       	rcall	.+690    	; 0x662 <tiny_dma_loop_mode_0>
			break;
     3b0:	0b c0       	rjmp	.+22     	; 0x3c8 <main_sof_action+0x32>
		case 1:
			tiny_dma_loop_mode_1();
     3b2:	d0 d1       	rcall	.+928    	; 0x754 <tiny_dma_loop_mode_1>
			break;
     3b4:	09 c0       	rjmp	.+18     	; 0x3c8 <main_sof_action+0x32>
		case 2:
			tiny_dma_loop_mode_2();
     3b6:	44 d2       	rcall	.+1160   	; 0x840 <tiny_dma_loop_mode_2>
			break;
     3b8:	07 c0       	rjmp	.+14     	; 0x3c8 <main_sof_action+0x32>
		case 3:
			tiny_dma_loop_mode_3();
     3ba:	bf d2       	rcall	.+1406   	; 0x93a <tiny_dma_loop_mode_3>
			break;
     3bc:	05 c0       	rjmp	.+10     	; 0x3c8 <main_sof_action+0x32>
		case 4:
			tiny_dma_loop_mode_4();
     3be:	34 d3       	rcall	.+1640   	; 0xa28 <tiny_dma_loop_mode_4>
			break;
     3c0:	03 c0       	rjmp	.+6      	; 0x3c8 <main_sof_action+0x32>
		case 6:
			tiny_dma_loop_mode_6();
     3c2:	dd d3       	rcall	.+1978   	; 0xb7e <tiny_dma_loop_mode_6>
			break;
     3c4:	01 c0       	rjmp	.+2      	; 0x3c8 <main_sof_action+0x32>
		case 7:
			tiny_dma_loop_mode_7();
     3c6:	3e d4       	rcall	.+2172   	; 0xc44 <tiny_dma_loop_mode_7>
		break;
		default:
			break;
	}
		usb_state = !b1_state;
     3c8:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	91 11       	cpse	r25, r1
     3d0:	80 e0       	ldi	r24, 0x00	; 0
     3d2:	80 93 b3 20 	sts	0x20B3, r24	; 0x8020b3 <usb_state>
     3d6:	08 95       	ret

000003d8 <main_vendor_enable>:
	return;
}

bool main_vendor_enable(void)
{
	main_b_vendor_enable = true;
     3d8:	81 e0       	ldi	r24, 0x01	; 1
     3da:	80 93 b6 20 	sts	0x20B6, r24	; 0x8020b6 <main_b_vendor_enable>
	udi_vendor_iso_in_run((uint8_t *)&isoBuf[0], PACKET_SIZE, iso_callback);
     3de:	4a e5       	ldi	r20, 0x5A	; 90
     3e0:	51 e0       	ldi	r21, 0x01	; 1
     3e2:	6e ee       	ldi	r22, 0xEE	; 238
     3e4:	72 e0       	ldi	r23, 0x02	; 2
     3e6:	8a e6       	ldi	r24, 0x6A	; 106
     3e8:	96 e2       	ldi	r25, 0x26	; 38
     3ea:	0e 94 28 0a 	call	0x1450	; 0x1450 <udi_vendor_iso_in_run>
	udi_vendor_iso_in_run2((uint8_t *)&isoBuf[250], PACKET_SIZE, iso_callback2);
     3ee:	4c e6       	ldi	r20, 0x6C	; 108
     3f0:	51 e0       	ldi	r21, 0x01	; 1
     3f2:	6e ee       	ldi	r22, 0xEE	; 238
     3f4:	72 e0       	ldi	r23, 0x02	; 2
     3f6:	84 e6       	ldi	r24, 0x64	; 100
     3f8:	97 e2       	ldi	r25, 0x27	; 39
     3fa:	0e 94 34 0a 	call	0x1468	; 0x1468 <udi_vendor_iso_in_run2>
	udi_vendor_iso_in_run3((uint8_t *)&isoBuf[500], PACKET_SIZE, iso_callback3);
     3fe:	4e e7       	ldi	r20, 0x7E	; 126
     400:	51 e0       	ldi	r21, 0x01	; 1
     402:	6e ee       	ldi	r22, 0xEE	; 238
     404:	72 e0       	ldi	r23, 0x02	; 2
     406:	8e e5       	ldi	r24, 0x5E	; 94
     408:	98 e2       	ldi	r25, 0x28	; 40
     40a:	0e 94 40 0a 	call	0x1480	; 0x1480 <udi_vendor_iso_in_run3>
	return true;
}
     40e:	81 e0       	ldi	r24, 0x01	; 1
     410:	08 95       	ret

00000412 <main_vendor_disable>:

void main_vendor_disable(void)
{
	main_b_vendor_enable = false;
     412:	10 92 b6 20 	sts	0x20B6, r1	; 0x8020b6 <main_b_vendor_enable>
     416:	08 95       	ret

00000418 <main_setup_out_received>:
}

bool main_setup_out_received(void)
{
	return 1;
}
     418:	81 e0       	ldi	r24, 0x01	; 1
     41a:	08 95       	ret

0000041c <main_setup_in_received>:

bool main_setup_in_received(void)
{
	return true;
}
     41c:	81 e0       	ldi	r24, 0x01	; 1
     41e:	08 95       	ret

00000420 <tiny_adc_ch0setup>:
		
	return;
}

void tiny_adc_ch0setup(unsigned char gain_mask){
	ADCA.CH0.CTRL = 0x00; //Reset
     420:	e0 e0       	ldi	r30, 0x00	; 0
     422:	f2 e0       	ldi	r31, 0x02	; 2
     424:	10 a2       	std	Z+32, r1	; 0x20
	ADCA.CH0.CTRL = ADC_CH_START_bm | (gain_mask&0x1c) | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     426:	98 2f       	mov	r25, r24
     428:	9c 71       	andi	r25, 0x1C	; 28
     42a:	93 68       	ori	r25, 0x83	; 131
     42c:	90 a3       	std	Z+32, r25	; 0x20
	#ifdef VERO
			ADCA.CH0.MUXCTRL = ADC_CH_MUXPOS_PIN0_gc | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
	#else
			ADCA.CH0.MUXCTRL = ((gain_mask&0x80) ? ADC_CH_MUXPOS_PIN2_gc :  ADC_CH_MUXPOS_PIN0_gc) | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
     42e:	88 23       	and	r24, r24
     430:	1c f4       	brge	.+6      	; 0x438 <tiny_adc_ch0setup+0x18>
     432:	90 e1       	ldi	r25, 0x10	; 16
     434:	82 e0       	ldi	r24, 0x02	; 2
     436:	02 c0       	rjmp	.+4      	; 0x43c <tiny_adc_ch0setup+0x1c>
     438:	90 e0       	ldi	r25, 0x00	; 0
     43a:	80 e0       	ldi	r24, 0x00	; 0
     43c:	89 2b       	or	r24, r25
     43e:	e0 e0       	ldi	r30, 0x00	; 0
     440:	f2 e0       	ldi	r31, 0x02	; 2
     442:	81 a3       	std	Z+33, r24	; 0x21
	#endif
	ADCA.CH0.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     444:	12 a2       	std	Z+34, r1	; 0x22
	ADCA.CH0.SCAN = 0x00;  //Disable scanning
     446:	16 a2       	std	Z+38, r1	; 0x26
     448:	08 95       	ret

0000044a <tiny_adc_ch1setup>:
}

void tiny_adc_ch1setup(unsigned char gain_mask){
	ADCA.CH2.CTRL = 0x00; //Reset
     44a:	e0 e0       	ldi	r30, 0x00	; 0
     44c:	f2 e0       	ldi	r31, 0x02	; 2
     44e:	10 aa       	std	Z+48, r1	; 0x30
	ADCA.CH2.CTRL = ADC_CH_START_bm | gain_mask | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     450:	83 68       	ori	r24, 0x83	; 131
     452:	80 ab       	std	Z+48, r24	; 0x30
	ADCA.CH2.MUXCTRL = ADC_CH_MUXPOS_PIN2_gc | ADC_CH_MUXNEG_PIN4_gc;
     454:	80 e1       	ldi	r24, 0x10	; 16
     456:	81 ab       	std	Z+49, r24	; 0x31
	ADCA.CH2.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     458:	12 aa       	std	Z+50, r1	; 0x32
	ADCA.CH2.SCAN = 0x00;  //Disable scanning
     45a:	16 aa       	std	Z+54, r1	; 0x36
     45c:	08 95       	ret

0000045e <tiny_adc_pid_setup>:
}

void tiny_adc_pid_setup(void){
	ADCA.CH1.CTRL = 0x00; //Reset
     45e:	e0 e0       	ldi	r30, 0x00	; 0
     460:	f2 e0       	ldi	r31, 0x02	; 2
     462:	10 a6       	std	Z+40, r1	; 0x28
	ADCA.CH1.CTRL = ADC_CH_START_bm | ADC_CH_GAIN_1X_gc | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     464:	83 e8       	ldi	r24, 0x83	; 131
     466:	80 a7       	std	Z+40, r24	; 0x28
	ADCA.CH1.MUXCTRL = ADC_CH_MUXPOS_PIN5_gc | 0b00000111;
     468:	8f e2       	ldi	r24, 0x2F	; 47
     46a:	81 a7       	std	Z+41, r24	; 0x29
	ADCA.CH1.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     46c:	12 a6       	std	Z+42, r1	; 0x2a
	ADCA.CH1.SCAN = 0x00;  //Disable scanning
     46e:	16 a6       	std	Z+46, r1	; 0x2e
     470:	08 95       	ret

00000472 <ReadCalibrationByte>:
//FROM: http://www.avrfreaks.net/forum/xmega-production-signature-row
uint8_t ReadCalibrationByte(uint8_t index){
	uint8_t result;

	/* Load the NVM Command register to read the calibration row. */
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     472:	aa ec       	ldi	r26, 0xCA	; 202
     474:	b1 e0       	ldi	r27, 0x01	; 1
     476:	92 e0       	ldi	r25, 0x02	; 2
     478:	9c 93       	st	X, r25
	result = pgm_read_byte(index);
     47a:	e8 2f       	mov	r30, r24
     47c:	f0 e0       	ldi	r31, 0x00	; 0
     47e:	84 91       	lpm	r24, Z

	/* Clean up NVM Command register. */
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     480:	1c 92       	st	X, r1

	return( result );
     482:	08 95       	ret

00000484 <tiny_adc_setup>:
// These 2 files need to be included in order to read
// the production calibration values from EEPROM
#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
     484:	cf 93       	push	r28
     486:	df 93       	push	r29
	PR.PRPA &=0b11111101;
     488:	e0 e7       	ldi	r30, 0x70	; 112
     48a:	f0 e0       	ldi	r31, 0x00	; 0
     48c:	91 81       	ldd	r25, Z+1	; 0x01
     48e:	9d 7f       	andi	r25, 0xFD	; 253
     490:	91 83       	std	Z+1, r25	; 0x01
	
	ADCA.CTRLA = 0x00; //Turn off
     492:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__TEXT_REGION_LENGTH__+0x700200>
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     496:	62 30       	cpi	r22, 0x02	; 2
     498:	31 f1       	breq	.+76     	; 0x4e6 <tiny_adc_setup+0x62>
     49a:	e0 e0       	ldi	r30, 0x00	; 0
     49c:	f2 e0       	ldi	r31, 0x02	; 2
     49e:	9c e1       	ldi	r25, 0x1C	; 28
     4a0:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     4a2:	90 e4       	ldi	r25, 0x40	; 64
     4a4:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     4a6:	81 11       	cpse	r24, r1
     4a8:	02 c0       	rjmp	.+4      	; 0x4ae <tiny_adc_setup+0x2a>
     4aa:	80 e4       	ldi	r24, 0x40	; 64
     4ac:	01 c0       	rjmp	.+2      	; 0x4b0 <tiny_adc_setup+0x2c>
     4ae:	80 ec       	ldi	r24, 0xC0	; 192
     4b0:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     4b4:	61 30       	cpi	r22, 0x01	; 1
     4b6:	11 f0       	breq	.+4      	; 0x4bc <tiny_adc_setup+0x38>
     4b8:	83 e0       	ldi	r24, 0x03	; 3
     4ba:	01 c0       	rjmp	.+2      	; 0x4be <tiny_adc_setup+0x3a>
     4bc:	82 e0       	ldi	r24, 0x02	; 2
     4be:	c0 e0       	ldi	r28, 0x00	; 0
     4c0:	d2 e0       	ldi	r29, 0x02	; 2
     4c2:	8c 83       	std	Y+4, r24	; 0x04
	ADCA.CALL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0));	//Load calibration bytes from production row.
     4c4:	80 e2       	ldi	r24, 0x20	; 32
     4c6:	d5 df       	rcall	.-86     	; 0x472 <ReadCalibrationByte>
     4c8:	8c 87       	std	Y+12, r24	; 0x0c
	ADCA.CALH = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL1));	//Load calibration bytes from production row.
     4ca:	81 e2       	ldi	r24, 0x21	; 33
     4cc:	d2 df       	rcall	.-92     	; 0x472 <ReadCalibrationByte>
     4ce:	8d 87       	std	Y+13, r24	; 0x0d
	ADCA.CMP = 0x0000;		//No compare used
     4d0:	18 8e       	std	Y+24, r1	; 0x18
     4d2:	19 8e       	std	Y+25, r1	; 0x19

	ADCA.CTRLA = ADC_ENABLE_bm;
     4d4:	81 e0       	ldi	r24, 0x01	; 1
     4d6:	88 83       	st	Y, r24
	
	tiny_adc_pid_setup();
     4d8:	c2 df       	rcall	.-124    	; 0x45e <tiny_adc_pid_setup>
     4da:	0e c0       	rjmp	.+28     	; 0x4f8 <tiny_adc_setup+0x74>
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     4dc:	80 ec       	ldi	r24, 0xC0	; 192
     4de:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     4e2:	83 e0       	ldi	r24, 0x03	; 3
     4e4:	ec cf       	rjmp	.-40     	; 0x4be <tiny_adc_setup+0x3a>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     4e6:	e0 e0       	ldi	r30, 0x00	; 0
     4e8:	f2 e0       	ldi	r31, 0x02	; 2
     4ea:	9e e1       	ldi	r25, 0x1E	; 30
     4ec:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     4ee:	90 e4       	ldi	r25, 0x40	; 64
     4f0:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     4f2:	81 11       	cpse	r24, r1
     4f4:	f3 cf       	rjmp	.-26     	; 0x4dc <tiny_adc_setup+0x58>
     4f6:	d9 cf       	rjmp	.-78     	; 0x4aa <tiny_adc_setup+0x26>
	ADCA.CTRLA = ADC_ENABLE_bm;
	
	tiny_adc_pid_setup();
		
	return;
}
     4f8:	df 91       	pop	r29
     4fa:	cf 91       	pop	r28
     4fc:	08 95       	ret

000004fe <tiny_dac_setup>:
#include "tiny_adc.h"

#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_dac_setup(void){
     4fe:	cf 93       	push	r28
     500:	df 93       	push	r29
	
	//Turn on in PR
	PR.PRPB &=0b11111011;
     502:	e0 e7       	ldi	r30, 0x70	; 112
     504:	f0 e0       	ldi	r31, 0x00	; 0
     506:	82 81       	ldd	r24, Z+2	; 0x02
     508:	8b 7f       	andi	r24, 0xFB	; 251
     50a:	82 83       	std	Z+2, r24	; 0x02
	
	DACB.CTRLA = DAC_CH1EN_bm | DAC_CH0EN_bm | DAC_ENABLE_bm;
     50c:	c0 e2       	ldi	r28, 0x20	; 32
     50e:	d3 e0       	ldi	r29, 0x03	; 3
     510:	8d e0       	ldi	r24, 0x0D	; 13
     512:	88 83       	st	Y, r24
	DACB.CTRLB = DAC_CHSEL_DUAL_gc;
     514:	80 e4       	ldi	r24, 0x40	; 64
     516:	89 83       	std	Y+1, r24	; 0x01
	DACB.CTRLC = DAC_REFSEL_AVCC_gc | DAC_LEFTADJ_bm;
     518:	89 e0       	ldi	r24, 0x09	; 9
     51a:	8a 83       	std	Y+2, r24	; 0x02
	//EVCTRL unset
	//DACB.CH0DATAH = 127;//contains (8-bit) sample, assuming left adjust!
	
	//TODO: Calibrate
	DACB.CH0GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0GAINCAL));	//Load calibration bytes from production row.
     51c:	83 e3       	ldi	r24, 0x33	; 51
     51e:	a9 df       	rcall	.-174    	; 0x472 <ReadCalibrationByte>
     520:	88 87       	std	Y+8, r24	; 0x08
	DACB.CH0OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0OFFCAL));	//Load calibration bytes from production row.
     522:	82 e3       	ldi	r24, 0x32	; 50
     524:	a6 df       	rcall	.-180    	; 0x472 <ReadCalibrationByte>
     526:	89 87       	std	Y+9, r24	; 0x09

	DACB.CH1GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1GAINCAL));	//Load calibration bytes from production row.
     528:	87 e3       	ldi	r24, 0x37	; 55
     52a:	a3 df       	rcall	.-186    	; 0x472 <ReadCalibrationByte>
     52c:	8a 87       	std	Y+10, r24	; 0x0a
	DACB.CH1OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1OFFCAL));	//Load calibration bytes from production row.
     52e:	86 e3       	ldi	r24, 0x36	; 54
     530:	a0 df       	rcall	.-192    	; 0x472 <ReadCalibrationByte>
     532:	8b 87       	std	Y+11, r24	; 0x0b

	//Set up for triple mode!
	PORTB.DIR |= 0x03;
     534:	e0 e2       	ldi	r30, 0x20	; 32
     536:	f6 e0       	ldi	r31, 0x06	; 6
     538:	80 81       	ld	r24, Z
     53a:	83 60       	ori	r24, 0x03	; 3
     53c:	80 83       	st	Z, r24
	PORTB.OUT = 0x00;
     53e:	14 82       	std	Z+4, r1	; 0x04
	
	

     540:	df 91       	pop	r29
     542:	cf 91       	pop	r28
     544:	08 95       	ret

00000546 <tiny_dma_setup>:
#include "globals.h"


void tiny_dma_setup(void){
	//Turn on DMA
	PR.PRGEN &=0b111111110; //Turn on DMA clk
     546:	e0 e7       	ldi	r30, 0x70	; 112
     548:	f0 e0       	ldi	r31, 0x00	; 0
     54a:	80 81       	ld	r24, Z
     54c:	8e 7f       	andi	r24, 0xFE	; 254
     54e:	80 83       	st	Z, r24
	DMA.CTRL = DMA_ENABLE_bm | DMA_PRIMODE_CH0123_gc;
     550:	83 e8       	ldi	r24, 0x83	; 131
     552:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     556:	08 95       	ret

00000558 <tiny_dma_flush>:
}
void tiny_dma_flush(void){
	DMA.CH0.CTRLA = 0x00;
     558:	e0 e0       	ldi	r30, 0x00	; 0
     55a:	f1 e0       	ldi	r31, 0x01	; 1
     55c:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     55e:	80 e4       	ldi	r24, 0x40	; 64
     560:	80 8b       	std	Z+16, r24	; 0x10

	DMA.CH1.CTRLA = 0x00;
     562:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     564:	80 a3       	std	Z+32, r24	; 0x20
	
	DMA.CH2.CTRLA = 0x00;
     566:	10 aa       	std	Z+48, r1	; 0x30
	DMA.CH2.CTRLA = DMA_CH_RESET_bm;
     568:	80 ab       	std	Z+48, r24	; 0x30
	
	DMA.CH3.CTRLA = 0x00;
     56a:	e0 e4       	ldi	r30, 0x40	; 64
     56c:	f1 e0       	ldi	r31, 0x01	; 1
     56e:	10 82       	st	Z, r1
	DMA.CH3.CTRLA = DMA_CH_RESET_bm;
     570:	80 83       	st	Z, r24
	
	b1_state = 0;
     572:	10 92 b5 20 	sts	0x20B5, r1	; 0x8020b5 <b1_state>
	b2_state = 0;
     576:	10 92 b4 20 	sts	0x20B4, r1	; 0x8020b4 <b2_state>
     57a:	08 95       	ret

0000057c <tiny_dma_set_mode_0>:
}
void tiny_dma_set_mode_0(void){
	
	global_mode = 0;
     57c:	10 92 00 20 	sts	0x2000, r1	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     580:	eb df       	rcall	.-42     	; 0x558 <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     582:	e0 e0       	ldi	r30, 0x00	; 0
     584:	f1 e0       	ldi	r31, 0x01	; 1
     586:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     588:	94 e2       	ldi	r25, 0x24	; 36
     58a:	90 ab       	std	Z+48, r25	; 0x30
	DMA.CH2.CTRLB = 0x00; //No interrupt for DacBuf!!
     58c:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     58e:	49 e5       	ldi	r20, 0x59	; 89
     590:	42 ab       	std	Z+50, r20	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     592:	32 e0       	ldi	r19, 0x02	; 2
     594:	33 ab       	std	Z+51, r19	; 0x33
	DMA.CH2.TRFCNT = auxDacBufLen;
     596:	60 91 02 20 	lds	r22, 0x2002	; 0x802002 <auxDacBufLen>
     59a:	70 91 03 20 	lds	r23, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     59e:	64 ab       	std	Z+52, r22	; 0x34
     5a0:	75 ab       	std	Z+53, r23	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     5a2:	6a e6       	ldi	r22, 0x6A	; 106
     5a4:	74 e2       	ldi	r23, 0x24	; 36
     5a6:	60 af       	std	Z+56, r22	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     5a8:	71 af       	std	Z+57, r23	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     5aa:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     5ac:	8b e3       	ldi	r24, 0x3B	; 59
     5ae:	84 af       	std	Z+60, r24	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     5b0:	83 e0       	ldi	r24, 0x03	; 3
     5b2:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     5b6:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     5ba:	20 a9       	ldd	r18, Z+48	; 0x30
     5bc:	20 68       	ori	r18, 0x80	; 128
     5be:	20 ab       	std	Z+48, r18	; 0x30
		
	DMA.CH3.REPCNT = 0; //Repeat forever!
     5c0:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     5c4:	a0 e4       	ldi	r26, 0x40	; 64
     5c6:	b1 e0       	ldi	r27, 0x01	; 1
     5c8:	9c 93       	st	X, r25
	DMA.CH3.CTRLB = 0x00; //Hi interrupt on block complete
     5ca:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     5ce:	40 93 42 01 	sts	0x0142, r20	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     5d2:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = dacBuf_len;
     5d6:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     5da:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     5de:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     5e2:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     5e6:	4a e5       	ldi	r20, 0x5A	; 90
     5e8:	52 e2       	ldi	r21, 0x22	; 34
     5ea:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     5ee:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     5f2:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     5f6:	29 e3       	ldi	r18, 0x39	; 57
     5f8:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     5fc:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     600:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
     604:	2c 91       	ld	r18, X
     606:	20 68       	ori	r18, 0x80	; 128
     608:	2c 93       	st	X, r18
	
	DMA.CH0.CTRLA = 0x00;
     60a:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     60c:	20 e4       	ldi	r18, 0x40	; 64
     60e:	20 8b       	std	Z+16, r18	; 0x10
		
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     610:	24 e0       	ldi	r18, 0x04	; 4
     612:	20 8b       	std	Z+16, r18	; 0x10
	DMA.CH0.CTRLB = 0x03; //Hi interrupt!
     614:	81 8b       	std	Z+17, r24	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     616:	81 e9       	ldi	r24, 0x91	; 145
     618:	82 8b       	std	Z+18, r24	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     61a:	80 e1       	ldi	r24, 0x10	; 16
     61c:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     61e:	47 e7       	ldi	r20, 0x77	; 119
     620:	51 e0       	ldi	r21, 0x01	; 1
     622:	44 8b       	std	Z+20, r20	; 0x14
     624:	55 8b       	std	Z+21, r21	; 0x15
		
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     626:	90 8f       	std	Z+24, r25	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     628:	31 8f       	std	Z+25, r19	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     62a:	12 8e       	std	Z+26, r1	; 0x1a
		
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     62c:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     630:	2e ee       	ldi	r18, 0xEE	; 238
     632:	32 e0       	ldi	r19, 0x02	; 2
     634:	42 9f       	mul	r20, r18
     636:	c0 01       	movw	r24, r0
     638:	43 9f       	mul	r20, r19
     63a:	90 0d       	add	r25, r0
     63c:	11 24       	eor	r1, r1
     63e:	86 59       	subi	r24, 0x96	; 150
     640:	99 4d       	sbci	r25, 0xD9	; 217
     642:	84 8f       	std	Z+28, r24	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     644:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     648:	42 9f       	mul	r20, r18
     64a:	c0 01       	movw	r24, r0
     64c:	43 9f       	mul	r20, r19
     64e:	90 0d       	add	r25, r0
     650:	11 24       	eor	r1, r1
     652:	86 59       	subi	r24, 0x96	; 150
     654:	99 4d       	sbci	r25, 0xD9	; 217
     656:	95 8f       	std	Z+29, r25	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     658:	16 8e       	std	Z+30, r1	; 0x1e
		
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     65a:	80 89       	ldd	r24, Z+16	; 0x10
     65c:	80 68       	ori	r24, 0x80	; 128
     65e:	80 8b       	std	Z+16, r24	; 0x10
     660:	08 95       	ret

00000662 <tiny_dma_loop_mode_0>:
}

void tiny_dma_loop_mode_0(void){
     662:	08 95       	ret

00000664 <tiny_dma_set_mode_1>:
	return;
}

void tiny_dma_set_mode_1(void){
     664:	cf 93       	push	r28
     666:	df 93       	push	r29
	
	global_mode = 1;
     668:	81 e0       	ldi	r24, 0x01	; 1
     66a:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     66e:	74 df       	rcall	.-280    	; 0x558 <tiny_dma_flush>
	
	//AUX channel (to keep it tx, therefore always rx)
	DMA.CH2.CTRLA = 0x00;
     670:	e0 e0       	ldi	r30, 0x00	; 0
     672:	f1 e0       	ldi	r31, 0x01	; 1
     674:	10 aa       	std	Z+48, r1	; 0x30
	DMA.CH2.CTRLA = DMA_CH_RESET_bm;
     676:	80 e4       	ldi	r24, 0x40	; 64
     678:	80 ab       	std	Z+48, r24	; 0x30
		
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     67a:	94 e0       	ldi	r25, 0x04	; 4
     67c:	90 ab       	std	Z+48, r25	; 0x30
	DMA.CH2.CTRLB = 0x00;  //No int
     67e:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_SRCDIR_FIXED_gc | DMA_CH_DESTDIR_FIXED_gc;   //Source and address fixed.
     680:	12 aa       	std	Z+50, r1	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     682:	5b e4       	ldi	r21, 0x4B	; 75
     684:	53 ab       	std	Z+51, r21	; 0x33
	DMA.CH2.TRFCNT = 0;
     686:	14 aa       	std	Z+52, r1	; 0x34
     688:	15 aa       	std	Z+53, r1	; 0x35
	DMA.CH2.REPCNT = 0;
     68a:	16 aa       	std	Z+54, r1	; 0x36
		
	DMA.CH2.SRCADDR0 = (( (uint16_t) &dummy) >> 0) & 0xFF;
     68c:	21 e0       	ldi	r18, 0x01	; 1
     68e:	30 e2       	ldi	r19, 0x20	; 32
     690:	20 af       	std	Z+56, r18	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dummy) >> 8) & 0xFF;
     692:	31 af       	std	Z+57, r19	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     694:	12 ae       	std	Z+58, r1	; 0x3a
		
	DMA.CH2.DESTADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF;
     696:	40 ea       	ldi	r20, 0xA0	; 160
     698:	44 af       	std	Z+60, r20	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     69a:	38 e0       	ldi	r19, 0x08	; 8
     69c:	30 93 3d 01 	sts	0x013D, r19	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     6a0:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_REPEAT_bm | DMA_CH_ENABLE_bm;  //Enable!
     6a4:	80 a9       	ldd	r24, Z+48	; 0x30
     6a6:	80 6a       	ori	r24, 0xA0	; 160
     6a8:	80 ab       	std	Z+48, r24	; 0x30
		
	USARTC0.DATA = 0x55;
     6aa:	85 e5       	ldi	r24, 0x55	; 85
     6ac:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>

	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     6b0:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     6b4:	a0 e4       	ldi	r26, 0x40	; 64
     6b6:	b1 e0       	ldi	r27, 0x01	; 1
     6b8:	d4 e2       	ldi	r29, 0x24	; 36
     6ba:	dc 93       	st	X, r29
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     6bc:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     6c0:	89 e5       	ldi	r24, 0x59	; 89
     6c2:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     6c6:	c2 e0       	ldi	r28, 0x02	; 2
     6c8:	c0 93 43 01 	sts	0x0143, r28	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     6cc:	60 91 02 20 	lds	r22, 0x2002	; 0x802002 <auxDacBufLen>
     6d0:	70 91 03 20 	lds	r23, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     6d4:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     6d8:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     6dc:	6a e6       	ldi	r22, 0x6A	; 106
     6de:	74 e2       	ldi	r23, 0x24	; 36
     6e0:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     6e4:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     6e8:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     6ec:	8b e3       	ldi	r24, 0x3B	; 59
     6ee:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     6f2:	83 e0       	ldi	r24, 0x03	; 3
     6f4:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     6f8:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     6fc:	2c 91       	ld	r18, X
     6fe:	20 68       	ori	r18, 0x80	; 128
     700:	2c 93       	st	X, r18
		
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     702:	90 8b       	std	Z+16, r25	; 0x10
	DMA.CH0.CTRLB = 0x03; //Hi interrupt!
     704:	81 8b       	std	Z+17, r24	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     706:	a1 e9       	ldi	r26, 0x91	; 145
     708:	a2 8b       	std	Z+18, r26	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     70a:	20 e1       	ldi	r18, 0x10	; 16
     70c:	23 8b       	std	Z+19, r18	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     70e:	67 e7       	ldi	r22, 0x77	; 119
     710:	71 e0       	ldi	r23, 0x01	; 1
     712:	64 8b       	std	Z+20, r22	; 0x14
     714:	75 8b       	std	Z+21, r23	; 0x15
		
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     716:	d0 8f       	std	Z+24, r29	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     718:	c1 8f       	std	Z+25, r28	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     71a:	12 8e       	std	Z+26, r1	; 0x1a
		
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[0]) >> 0) & 0xFF;  //Dest address is isoBuf
     71c:	ca e6       	ldi	r28, 0x6A	; 106
     71e:	d6 e2       	ldi	r29, 0x26	; 38
     720:	c4 8f       	std	Z+28, r28	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[0]) >> 8) & 0xFF;
     722:	d5 8f       	std	Z+29, r29	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     724:	16 8e       	std	Z+30, r1	; 0x1e
		
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     726:	20 89       	ldd	r18, Z+16	; 0x10
     728:	20 68       	ori	r18, 0x80	; 128
     72a:	20 8b       	std	Z+16, r18	; 0x10
		
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     72c:	90 a3       	std	Z+32, r25	; 0x20
	DMA.CH1.CTRLB = 0x03; //Hi interrupt
     72e:	81 a3       	std	Z+33, r24	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     730:	a2 a3       	std	Z+34, r26	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     732:	53 a3       	std	Z+35, r21	; 0x23
	DMA.CH1.TRFCNT = HALFPACKET_SIZE;
     734:	64 a3       	std	Z+36, r22	; 0x24
     736:	75 a3       	std	Z+37, r23	; 0x25
		
	DMA.CH1.SRCADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF;
     738:	40 a7       	std	Z+40, r20	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     73a:	31 a7       	std	Z+41, r19	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     73c:	12 a6       	std	Z+42, r1	; 0x2a
		
	DMA.CH1.DESTADDR0 = (( (uint16_t) &isoBuf[HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     73e:	81 ee       	ldi	r24, 0xE1	; 225
     740:	97 e2       	ldi	r25, 0x27	; 39
     742:	84 a7       	std	Z+44, r24	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &isoBuf[HALFPACKET_SIZE]) >> 8) & 0xFF;
     744:	95 a7       	std	Z+45, r25	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     746:	16 a6       	std	Z+46, r1	; 0x2e
		
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     748:	80 a1       	ldd	r24, Z+32	; 0x20
     74a:	80 68       	ori	r24, 0x80	; 128
     74c:	80 a3       	std	Z+32, r24	; 0x20
}
     74e:	df 91       	pop	r29
     750:	cf 91       	pop	r28
     752:	08 95       	ret

00000754 <tiny_dma_loop_mode_1>:

void tiny_dma_loop_mode_1(void){
     754:	08 95       	ret

00000756 <tiny_dma_set_mode_2>:
	return;
}

void tiny_dma_set_mode_2(void){
     756:	cf 93       	push	r28
	cli();
     758:	f8 94       	cli
	global_mode = 2;
     75a:	c2 e0       	ldi	r28, 0x02	; 2
     75c:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     760:	fb de       	rcall	.-522    	; 0x558 <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     762:	e0 e0       	ldi	r30, 0x00	; 0
     764:	f1 e0       	ldi	r31, 0x01	; 1
     766:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     768:	94 e2       	ldi	r25, 0x24	; 36
     76a:	90 ab       	std	Z+48, r25	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     76c:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     76e:	39 e5       	ldi	r19, 0x59	; 89
     770:	32 ab       	std	Z+50, r19	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     772:	83 e0       	ldi	r24, 0x03	; 3
     774:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = dacBuf_len;
     776:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     77a:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     77e:	44 ab       	std	Z+52, r20	; 0x34
     780:	55 ab       	std	Z+53, r21	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     782:	4a e5       	ldi	r20, 0x5A	; 90
     784:	52 e2       	ldi	r21, 0x22	; 34
     786:	40 af       	std	Z+56, r20	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     788:	51 af       	std	Z+57, r21	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     78a:	12 ae       	std	Z+58, r1	; 0x3a
		
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     78c:	29 e3       	ldi	r18, 0x39	; 57
     78e:	24 af       	std	Z+60, r18	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     790:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     794:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     798:	20 a9       	ldd	r18, Z+48	; 0x30
     79a:	20 68       	ori	r18, 0x80	; 128
     79c:	20 ab       	std	Z+48, r18	; 0x30

	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     79e:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     7a2:	a0 e4       	ldi	r26, 0x40	; 64
     7a4:	b1 e0       	ldi	r27, 0x01	; 1
     7a6:	9c 93       	st	X, r25
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     7a8:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     7ac:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     7b0:	c0 93 43 01 	sts	0x0143, r28	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     7b4:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <auxDacBufLen>
     7b8:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     7bc:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     7c0:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     7c4:	2a e6       	ldi	r18, 0x6A	; 106
     7c6:	34 e2       	ldi	r19, 0x24	; 36
     7c8:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     7cc:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     7d0:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     7d4:	2b e3       	ldi	r18, 0x3B	; 59
     7d6:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     7da:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     7de:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     7e2:	2c 91       	ld	r18, X
     7e4:	20 68       	ori	r18, 0x80	; 128
     7e6:	2c 93       	st	X, r18
		
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     7e8:	54 e0       	ldi	r21, 0x04	; 4
     7ea:	50 8b       	std	Z+16, r21	; 0x10
	DMA.CH0.CTRLB = 0x03; //No interrupt!
     7ec:	81 8b       	std	Z+17, r24	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     7ee:	41 e9       	ldi	r20, 0x91	; 145
     7f0:	42 8b       	std	Z+18, r20	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     7f2:	20 e1       	ldi	r18, 0x10	; 16
     7f4:	23 8b       	std	Z+19, r18	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     7f6:	27 e7       	ldi	r18, 0x77	; 119
     7f8:	31 e0       	ldi	r19, 0x01	; 1
     7fa:	24 8b       	std	Z+20, r18	; 0x14
     7fc:	35 8b       	std	Z+21, r19	; 0x15
		
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     7fe:	90 8f       	std	Z+24, r25	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     800:	c1 8f       	std	Z+25, r28	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     802:	12 8e       	std	Z+26, r1	; 0x1a
		
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[0]) >> 0) & 0xFF;  //Dest address is isoBuf
     804:	6a e6       	ldi	r22, 0x6A	; 106
     806:	76 e2       	ldi	r23, 0x26	; 38
     808:	64 8f       	std	Z+28, r22	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[0]) >> 8) & 0xFF;
     80a:	75 8f       	std	Z+29, r23	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     80c:	16 8e       	std	Z+30, r1	; 0x1e
		
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     80e:	90 89       	ldd	r25, Z+16	; 0x10
     810:	90 68       	ori	r25, 0x80	; 128
     812:	90 8b       	std	Z+16, r25	; 0x10
			
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     814:	50 a3       	std	Z+32, r21	; 0x20
	DMA.CH1.CTRLB = 0x03; //No interrupt!
     816:	81 a3       	std	Z+33, r24	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     818:	42 a3       	std	Z+34, r20	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH2_gc;	//Triggered from ADCA channel 0
     81a:	82 e1       	ldi	r24, 0x12	; 18
     81c:	83 a3       	std	Z+35, r24	; 0x23
	DMA.CH1.TRFCNT = HALFPACKET_SIZE;
     81e:	24 a3       	std	Z+36, r18	; 0x24
     820:	35 a3       	std	Z+37, r19	; 0x25
		
	DMA.CH1.SRCADDR0 = (( (uint16_t) &ADCA.CH2.RESL) >> 0) & 0xFF; //Source address is ADC
     822:	84 e3       	ldi	r24, 0x34	; 52
     824:	80 a7       	std	Z+40, r24	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &ADCA.CH2.RESL) >> 8) & 0xFF;
     826:	c1 a7       	std	Z+41, r28	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     828:	12 a6       	std	Z+42, r1	; 0x2a
		
	DMA.CH1.DESTADDR0 = (( (uint16_t) &isoBuf[HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     82a:	81 ee       	ldi	r24, 0xE1	; 225
     82c:	97 e2       	ldi	r25, 0x27	; 39
     82e:	84 a7       	std	Z+44, r24	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &isoBuf[HALFPACKET_SIZE]) >> 8) & 0xFF;
     830:	95 a7       	std	Z+45, r25	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     832:	16 a6       	std	Z+46, r1	; 0x2e
		
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
     834:	80 a1       	ldd	r24, Z+32	; 0x20
     836:	80 68       	ori	r24, 0x80	; 128
     838:	80 a3       	std	Z+32, r24	; 0x20
	sei();
     83a:	78 94       	sei
}
     83c:	cf 91       	pop	r28
     83e:	08 95       	ret

00000840 <tiny_dma_loop_mode_2>:

void tiny_dma_loop_mode_2(void){
     840:	08 95       	ret

00000842 <tiny_dma_set_mode_3>:
	return;
}



void tiny_dma_set_mode_3(void){
     842:	cf 93       	push	r28
	
	global_mode = 3;
     844:	c3 e0       	ldi	r28, 0x03	; 3
     846:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__data_start>
		
	tiny_dma_flush();	
     84a:	86 de       	rcall	.-756    	; 0x558 <tiny_dma_flush>
	
	//AUX channel (to keep it tx, therefore always rx)
	DMA.CH1.CTRLA = 0x00;
     84c:	e0 e0       	ldi	r30, 0x00	; 0
     84e:	f1 e0       	ldi	r31, 0x01	; 1
     850:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     852:	50 e4       	ldi	r21, 0x40	; 64
     854:	50 a3       	std	Z+32, r21	; 0x20
	
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     856:	44 e0       	ldi	r20, 0x04	; 4
     858:	40 a3       	std	Z+32, r20	; 0x20
	DMA.CH1.CTRLB = 0x00;  //No int
     85a:	11 a2       	std	Z+33, r1	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCDIR_FIXED_gc | DMA_CH_DESTDIR_FIXED_gc;   //Source and address fixed.
     85c:	12 a2       	std	Z+34, r1	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     85e:	3b e4       	ldi	r19, 0x4B	; 75
     860:	33 a3       	std	Z+35, r19	; 0x23
	DMA.CH1.TRFCNT = 0;
     862:	14 a2       	std	Z+36, r1	; 0x24
     864:	15 a2       	std	Z+37, r1	; 0x25
	DMA.CH1.REPCNT = 0;
     866:	16 a2       	std	Z+38, r1	; 0x26
	
	DMA.CH1.SRCADDR0 = (( (uint16_t) &dummy) >> 0) & 0xFF;
     868:	81 e0       	ldi	r24, 0x01	; 1
     86a:	90 e2       	ldi	r25, 0x20	; 32
     86c:	80 a7       	std	Z+40, r24	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &dummy) >> 8) & 0xFF;
     86e:	91 a7       	std	Z+41, r25	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     870:	12 a6       	std	Z+42, r1	; 0x2a
	
	DMA.CH1.DESTADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF;
     872:	20 ea       	ldi	r18, 0xA0	; 160
     874:	24 a7       	std	Z+44, r18	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     876:	98 e0       	ldi	r25, 0x08	; 8
     878:	95 a7       	std	Z+45, r25	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     87a:	16 a6       	std	Z+46, r1	; 0x2e
	
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_REPEAT_bm | DMA_CH_ENABLE_bm;  //Enable!
     87c:	80 a1       	ldd	r24, Z+32	; 0x20
     87e:	80 6a       	ori	r24, 0xA0	; 160
     880:	80 a3       	std	Z+32, r24	; 0x20
	
	USARTC0.DATA = 0x55;
     882:	85 e5       	ldi	r24, 0x55	; 85
     884:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     888:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     88a:	74 e2       	ldi	r23, 0x24	; 36
     88c:	70 ab       	std	Z+48, r23	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     88e:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     890:	69 e5       	ldi	r22, 0x59	; 89
     892:	62 ab       	std	Z+50, r22	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     894:	c3 ab       	std	Z+51, r28	; 0x33
	DMA.CH2.TRFCNT = dacBuf_len;
     896:	a0 91 04 20 	lds	r26, 0x2004	; 0x802004 <dacBuf_len>
     89a:	b0 91 05 20 	lds	r27, 0x2005	; 0x802005 <dacBuf_len+0x1>
     89e:	a4 ab       	std	Z+52, r26	; 0x34
     8a0:	b5 ab       	std	Z+53, r27	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     8a2:	aa e5       	ldi	r26, 0x5A	; 90
     8a4:	b2 e2       	ldi	r27, 0x22	; 34
     8a6:	a0 af       	std	Z+56, r26	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     8a8:	b1 af       	std	Z+57, r27	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     8aa:	12 ae       	std	Z+58, r1	; 0x3a
		
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     8ac:	89 e3       	ldi	r24, 0x39	; 57
     8ae:	84 af       	std	Z+60, r24	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     8b0:	c0 93 3d 01 	sts	0x013D, r28	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     8b4:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     8b8:	80 a9       	ldd	r24, Z+48	; 0x30
     8ba:	80 68       	ori	r24, 0x80	; 128
     8bc:	80 ab       	std	Z+48, r24	; 0x30

	DMA.CH3.REPCNT = 0; //Repeat forever!
     8be:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     8c2:	a0 e4       	ldi	r26, 0x40	; 64
     8c4:	b1 e0       	ldi	r27, 0x01	; 1
     8c6:	7c 93       	st	X, r23
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     8c8:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     8cc:	60 93 42 01 	sts	0x0142, r22	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     8d0:	82 e0       	ldi	r24, 0x02	; 2
     8d2:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     8d6:	60 91 02 20 	lds	r22, 0x2002	; 0x802002 <auxDacBufLen>
     8da:	70 91 03 20 	lds	r23, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     8de:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     8e2:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     8e6:	6a e6       	ldi	r22, 0x6A	; 106
     8e8:	74 e2       	ldi	r23, 0x24	; 36
     8ea:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     8ee:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     8f2:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     8f6:	8b e3       	ldi	r24, 0x3B	; 59
     8f8:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     8fc:	c0 93 4d 01 	sts	0x014D, r28	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     900:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     904:	8c 91       	ld	r24, X
     906:	80 68       	ori	r24, 0x80	; 128
     908:	8c 93       	st	X, r24
	
	//Actual data being transferred
	DMA.CH0.CTRLA = 0x00;
     90a:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     90c:	50 8b       	std	Z+16, r21	; 0x10
		
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     90e:	40 8b       	std	Z+16, r20	; 0x10
	DMA.CH0.CTRLB = 0x03; //Hi interrupt
     910:	c1 8b       	std	Z+17, r28	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     912:	81 e9       	ldi	r24, 0x91	; 145
     914:	82 8b       	std	Z+18, r24	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     916:	33 8b       	std	Z+19, r19	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     918:	47 e7       	ldi	r20, 0x77	; 119
     91a:	51 e0       	ldi	r21, 0x01	; 1
     91c:	44 8b       	std	Z+20, r20	; 0x14
     91e:	55 8b       	std	Z+21, r21	; 0x15
		
	DMA.CH0.SRCADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF; //Source address is ADC
     920:	20 8f       	std	Z+24, r18	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     922:	91 8f       	std	Z+25, r25	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     924:	12 8e       	std	Z+26, r1	; 0x1a
		
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[0]) >> 0) & 0xFF;  //Dest address is isoBuf
     926:	8a e6       	ldi	r24, 0x6A	; 106
     928:	96 e2       	ldi	r25, 0x26	; 38
     92a:	84 8f       	std	Z+28, r24	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[0]) >> 8) & 0xFF;
     92c:	95 8f       	std	Z+29, r25	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     92e:	16 8e       	std	Z+30, r1	; 0x1e
		
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     930:	80 89       	ldd	r24, Z+16	; 0x10
     932:	80 68       	ori	r24, 0x80	; 128
     934:	80 8b       	std	Z+16, r24	; 0x10


}
     936:	cf 91       	pop	r28
     938:	08 95       	ret

0000093a <tiny_dma_loop_mode_3>:

void tiny_dma_loop_mode_3(void){
     93a:	08 95       	ret

0000093c <tiny_dma_set_mode_4>:
	return;
}

void tiny_dma_set_mode_4(void){
     93c:	cf 93       	push	r28
	
	global_mode = 4;
     93e:	c4 e0       	ldi	r28, 0x04	; 4
     940:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     944:	09 de       	rcall	.-1006   	; 0x558 <tiny_dma_flush>
	
	//AUX channel (to keep it tx, therefore always rx)
	DMA.CH1.CTRLA = 0x00;
     946:	e0 e0       	ldi	r30, 0x00	; 0
     948:	f1 e0       	ldi	r31, 0x01	; 1
     94a:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     94c:	80 e4       	ldi	r24, 0x40	; 64
     94e:	80 a3       	std	Z+32, r24	; 0x20
	
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     950:	c0 a3       	std	Z+32, r28	; 0x20
	DMA.CH1.CTRLB = 0x00;  //No int
     952:	11 a2       	std	Z+33, r1	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCDIR_FIXED_gc | DMA_CH_DESTDIR_FIXED_gc;   //Source and address fixed.
     954:	12 a2       	std	Z+34, r1	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     956:	4b e4       	ldi	r20, 0x4B	; 75
     958:	43 a3       	std	Z+35, r20	; 0x23
	DMA.CH1.TRFCNT = 0;
     95a:	14 a2       	std	Z+36, r1	; 0x24
     95c:	15 a2       	std	Z+37, r1	; 0x25
	DMA.CH1.REPCNT = 0;
     95e:	16 a2       	std	Z+38, r1	; 0x26
	
	DMA.CH1.SRCADDR0 = (( (uint16_t) &dummy) >> 0) & 0xFF;
     960:	81 e0       	ldi	r24, 0x01	; 1
     962:	90 e2       	ldi	r25, 0x20	; 32
     964:	80 a7       	std	Z+40, r24	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &dummy) >> 8) & 0xFF;
     966:	91 a7       	std	Z+41, r25	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     968:	12 a6       	std	Z+42, r1	; 0x2a
	
	DMA.CH1.DESTADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF;
     96a:	60 ea       	ldi	r22, 0xA0	; 160
     96c:	64 a7       	std	Z+44, r22	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     96e:	88 e0       	ldi	r24, 0x08	; 8
     970:	85 a7       	std	Z+45, r24	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     972:	16 a6       	std	Z+46, r1	; 0x2e
	
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_REPEAT_bm | DMA_CH_ENABLE_bm;  //Enable!
     974:	90 a1       	ldd	r25, Z+32	; 0x20
     976:	90 6a       	ori	r25, 0xA0	; 160
     978:	90 a3       	std	Z+32, r25	; 0x20
	
	USARTC0.DATA = 0x55;
     97a:	95 e5       	ldi	r25, 0x55	; 85
     97c:	90 93 a0 08 	sts	0x08A0, r25	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     980:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     984:	a0 e4       	ldi	r26, 0x40	; 64
     986:	b1 e0       	ldi	r27, 0x01	; 1
     988:	94 e2       	ldi	r25, 0x24	; 36
     98a:	9c 93       	st	X, r25
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     98c:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     990:	99 e5       	ldi	r25, 0x59	; 89
     992:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     996:	92 e0       	ldi	r25, 0x02	; 2
     998:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     99c:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <auxDacBufLen>
     9a0:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     9a4:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     9a8:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     9ac:	2a e6       	ldi	r18, 0x6A	; 106
     9ae:	34 e2       	ldi	r19, 0x24	; 36
     9b0:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     9b4:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     9b8:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     9bc:	9b e3       	ldi	r25, 0x3B	; 59
     9be:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     9c2:	93 e0       	ldi	r25, 0x03	; 3
     9c4:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     9c8:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     9cc:	2c 91       	ld	r18, X
     9ce:	20 68       	ori	r18, 0x80	; 128
     9d0:	2c 93       	st	X, r18
	
	//Actual data being transferred
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     9d2:	c0 8b       	std	Z+16, r28	; 0x10
	DMA.CH0.CTRLB = 0x03; //No interrupt
     9d4:	91 8b       	std	Z+17, r25	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     9d6:	31 e9       	ldi	r19, 0x91	; 145
     9d8:	32 8b       	std	Z+18, r19	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     9da:	43 8b       	std	Z+19, r20	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     9dc:	47 e7       	ldi	r20, 0x77	; 119
     9de:	51 e0       	ldi	r21, 0x01	; 1
     9e0:	44 8b       	std	Z+20, r20	; 0x14
     9e2:	55 8b       	std	Z+21, r21	; 0x15
		
	DMA.CH0.SRCADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF; //Source address is ADC
     9e4:	60 8f       	std	Z+24, r22	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     9e6:	81 8f       	std	Z+25, r24	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     9e8:	12 8e       	std	Z+26, r1	; 0x1a
		
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[0]) >> 0) & 0xFF;  //Dest address is isoBuf
     9ea:	6a e6       	ldi	r22, 0x6A	; 106
     9ec:	76 e2       	ldi	r23, 0x26	; 38
     9ee:	64 8f       	std	Z+28, r22	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[0]) >> 8) & 0xFF;
     9f0:	75 8f       	std	Z+29, r23	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     9f2:	16 8e       	std	Z+30, r1	; 0x1e
		
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     9f4:	20 89       	ldd	r18, Z+16	; 0x10
     9f6:	20 68       	ori	r18, 0x80	; 128
     9f8:	20 8b       	std	Z+16, r18	; 0x10
		
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     9fa:	c0 ab       	std	Z+48, r28	; 0x30
	DMA.CH2.CTRLB = 0x03; //Hi interrupt on block complete
     9fc:	91 ab       	std	Z+49, r25	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     9fe:	32 ab       	std	Z+50, r19	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_SPIC_gc;
     a00:	9a e4       	ldi	r25, 0x4A	; 74
     a02:	93 ab       	std	Z+51, r25	; 0x33
	DMA.CH2.TRFCNT = HALFPACKET_SIZE;
     a04:	44 ab       	std	Z+52, r20	; 0x34
     a06:	55 ab       	std	Z+53, r21	; 0x35
		
	DMA.CH2.SRCADDR0 = (( (uint16_t) &SPIC.DATA) >> 0) & 0xFF; //Source address is ADC
     a08:	93 ec       	ldi	r25, 0xC3	; 195
     a0a:	90 af       	std	Z+56, r25	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &SPIC.DATA) >> 8) & 0xFF;
     a0c:	81 af       	std	Z+57, r24	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     a0e:	12 ae       	std	Z+58, r1	; 0x3a
		
	DMA.CH2.DESTADDR0 = (( (uint16_t) &isoBuf[HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     a10:	81 ee       	ldi	r24, 0xE1	; 225
     a12:	97 e2       	ldi	r25, 0x27	; 39
     a14:	84 af       	std	Z+60, r24	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &isoBuf[HALFPACKET_SIZE]) >> 8) & 0xFF;
     a16:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     a1a:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     a1e:	80 a9       	ldd	r24, Z+48	; 0x30
     a20:	80 68       	ori	r24, 0x80	; 128
     a22:	80 ab       	std	Z+48, r24	; 0x30
}
     a24:	cf 91       	pop	r28
     a26:	08 95       	ret

00000a28 <tiny_dma_loop_mode_4>:

void tiny_dma_loop_mode_4(void){
     a28:	08 95       	ret

00000a2a <tiny_dma_set_mode_5>:
return;
}
	
	
void tiny_dma_set_mode_5(void){
	global_mode = 5;
     a2a:	85 e0       	ldi	r24, 0x05	; 5
     a2c:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
		
	tiny_dma_flush();
     a30:	93 dd       	rcall	.-1242   	; 0x558 <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     a32:	e0 e0       	ldi	r30, 0x00	; 0
     a34:	f1 e0       	ldi	r31, 0x01	; 1
     a36:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     a38:	34 e2       	ldi	r19, 0x24	; 36
     a3a:	30 ab       	std	Z+48, r19	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     a3c:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     a3e:	29 e5       	ldi	r18, 0x59	; 89
     a40:	22 ab       	std	Z+50, r18	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     a42:	83 e0       	ldi	r24, 0x03	; 3
     a44:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = dacBuf_len;
     a46:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     a4a:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     a4e:	44 ab       	std	Z+52, r20	; 0x34
     a50:	55 ab       	std	Z+53, r21	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     a52:	4a e5       	ldi	r20, 0x5A	; 90
     a54:	52 e2       	ldi	r21, 0x22	; 34
     a56:	40 af       	std	Z+56, r20	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     a58:	51 af       	std	Z+57, r21	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     a5a:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     a5c:	99 e3       	ldi	r25, 0x39	; 57
     a5e:	94 af       	std	Z+60, r25	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     a60:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     a64:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     a68:	90 a9       	ldd	r25, Z+48	; 0x30
     a6a:	90 68       	ori	r25, 0x80	; 128
     a6c:	90 ab       	std	Z+48, r25	; 0x30
		
	DMA.CH3.REPCNT = 0; //Repeat forever!
     a6e:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     a72:	e0 e4       	ldi	r30, 0x40	; 64
     a74:	f1 e0       	ldi	r31, 0x01	; 1
     a76:	30 83       	st	Z, r19
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     a78:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     a7c:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     a80:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = dacBuf_len;
     a84:	20 91 04 20 	lds	r18, 0x2004	; 0x802004 <dacBuf_len>
     a88:	30 91 05 20 	lds	r19, 0x2005	; 0x802005 <dacBuf_len+0x1>
     a8c:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     a90:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     a94:	2a e6       	ldi	r18, 0x6A	; 106
     a96:	34 e2       	ldi	r19, 0x24	; 36
     a98:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     a9c:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     aa0:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
		
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     aa4:	9b e3       	ldi	r25, 0x3B	; 59
     aa6:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     aaa:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     aae:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     ab2:	80 81       	ld	r24, Z
     ab4:	80 68       	ori	r24, 0x80	; 128
     ab6:	80 83       	st	Z, r24
     ab8:	08 95       	ret

00000aba <tiny_dma_set_mode_6>:
}

void tiny_dma_set_mode_6(void){
	
	global_mode = 6;
     aba:	86 e0       	ldi	r24, 0x06	; 6
     abc:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     ac0:	4b dd       	rcall	.-1386   	; 0x558 <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     ac2:	e0 e0       	ldi	r30, 0x00	; 0
     ac4:	f1 e0       	ldi	r31, 0x01	; 1
     ac6:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     ac8:	94 e2       	ldi	r25, 0x24	; 36
     aca:	90 ab       	std	Z+48, r25	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     acc:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     ace:	39 e5       	ldi	r19, 0x59	; 89
     ad0:	32 ab       	std	Z+50, r19	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     ad2:	83 e0       	ldi	r24, 0x03	; 3
     ad4:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = dacBuf_len;
     ad6:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     ada:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     ade:	44 ab       	std	Z+52, r20	; 0x34
     ae0:	55 ab       	std	Z+53, r21	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     ae2:	4a e5       	ldi	r20, 0x5A	; 90
     ae4:	52 e2       	ldi	r21, 0x22	; 34
     ae6:	40 af       	std	Z+56, r20	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     ae8:	51 af       	std	Z+57, r21	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     aea:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     aec:	29 e3       	ldi	r18, 0x39	; 57
     aee:	24 af       	std	Z+60, r18	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     af0:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     af4:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     af8:	20 a9       	ldd	r18, Z+48	; 0x30
     afa:	20 68       	ori	r18, 0x80	; 128
     afc:	20 ab       	std	Z+48, r18	; 0x30
	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     afe:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     b02:	a0 e4       	ldi	r26, 0x40	; 64
     b04:	b1 e0       	ldi	r27, 0x01	; 1
     b06:	9c 93       	st	X, r25
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     b08:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     b0c:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     b10:	32 e0       	ldi	r19, 0x02	; 2
     b12:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     b16:	40 91 02 20 	lds	r20, 0x2002	; 0x802002 <auxDacBufLen>
     b1a:	50 91 03 20 	lds	r21, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     b1e:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     b22:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     b26:	4a e6       	ldi	r20, 0x6A	; 106
     b28:	54 e2       	ldi	r21, 0x24	; 36
     b2a:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     b2e:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     b32:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     b36:	2b e3       	ldi	r18, 0x3B	; 59
     b38:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     b3c:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     b40:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     b44:	2c 91       	ld	r18, X
     b46:	20 68       	ori	r18, 0x80	; 128
     b48:	2c 93       	st	X, r18
	
	DMA.CH0.CTRLA = 0x00;
     b4a:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     b4c:	20 e4       	ldi	r18, 0x40	; 64
     b4e:	20 8b       	std	Z+16, r18	; 0x10
		
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     b50:	24 e0       	ldi	r18, 0x04	; 4
     b52:	20 8b       	std	Z+16, r18	; 0x10
	DMA.CH0.CTRLB = 0x03; //Hi interrupt!
     b54:	81 8b       	std	Z+17, r24	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     b56:	81 e9       	ldi	r24, 0x91	; 145
     b58:	82 8b       	std	Z+18, r24	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     b5a:	80 e1       	ldi	r24, 0x10	; 16
     b5c:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = PACKET_SIZE;
     b5e:	4e ee       	ldi	r20, 0xEE	; 238
     b60:	52 e0       	ldi	r21, 0x02	; 2
     b62:	44 8b       	std	Z+20, r20	; 0x14
     b64:	55 8b       	std	Z+21, r21	; 0x15
		
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     b66:	90 8f       	std	Z+24, r25	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     b68:	31 8f       	std	Z+25, r19	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     b6a:	12 8e       	std	Z+26, r1	; 0x1a
		
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[0]) >> 0) & 0xFF;  //Dest address is isoBuf
     b6c:	8a e6       	ldi	r24, 0x6A	; 106
     b6e:	96 e2       	ldi	r25, 0x26	; 38
     b70:	84 8f       	std	Z+28, r24	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[0]) >> 8) & 0xFF;
     b72:	95 8f       	std	Z+29, r25	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     b74:	16 8e       	std	Z+30, r1	; 0x1e
		
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     b76:	80 89       	ldd	r24, Z+16	; 0x10
     b78:	80 68       	ori	r24, 0x80	; 128
     b7a:	80 8b       	std	Z+16, r24	; 0x10
     b7c:	08 95       	ret

00000b7e <tiny_dma_loop_mode_6>:
	
}

void tiny_dma_loop_mode_6(void){
     b7e:	08 95       	ret

00000b80 <tiny_dma_set_mode_7>:
	return;
}

void tiny_dma_set_mode_7(void){
		
		global_mode = 7;
     b80:	87 e0       	ldi	r24, 0x07	; 7
     b82:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
		
		tiny_dma_flush();
     b86:	e8 dc       	rcall	.-1584   	; 0x558 <tiny_dma_flush>
		
		DMA.CH2.REPCNT = 0; //Repeat forever!
     b88:	e0 e0       	ldi	r30, 0x00	; 0
     b8a:	f1 e0       	ldi	r31, 0x01	; 1
     b8c:	16 aa       	std	Z+54, r1	; 0x36
		DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     b8e:	94 e2       	ldi	r25, 0x24	; 36
     b90:	90 ab       	std	Z+48, r25	; 0x30
		DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     b92:	11 aa       	std	Z+49, r1	; 0x31
		DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     b94:	39 e5       	ldi	r19, 0x59	; 89
     b96:	32 ab       	std	Z+50, r19	; 0x32
		DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     b98:	83 e0       	ldi	r24, 0x03	; 3
     b9a:	83 ab       	std	Z+51, r24	; 0x33
		DMA.CH2.TRFCNT = dacBuf_len;
     b9c:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     ba0:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     ba4:	44 ab       	std	Z+52, r20	; 0x34
     ba6:	55 ab       	std	Z+53, r21	; 0x35

		DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     ba8:	4a e5       	ldi	r20, 0x5A	; 90
     baa:	52 e2       	ldi	r21, 0x22	; 34
     bac:	40 af       	std	Z+56, r20	; 0x38
		DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     bae:	51 af       	std	Z+57, r21	; 0x39
		DMA.CH2.SRCADDR2 = 0x00;
     bb0:	12 ae       	std	Z+58, r1	; 0x3a
			
		DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     bb2:	29 e3       	ldi	r18, 0x39	; 57
     bb4:	24 af       	std	Z+60, r18	; 0x3c
		DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     bb6:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
		DMA.CH2.DESTADDR2 = 0x00;
     bba:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
			
		//Must enable last for REPCNT won't work!
		DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     bbe:	20 a9       	ldd	r18, Z+48	; 0x30
     bc0:	20 68       	ori	r18, 0x80	; 128
     bc2:	20 ab       	std	Z+48, r18	; 0x30
		
		DMA.CH3.REPCNT = 0; //Repeat forever!
     bc4:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
		DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     bc8:	a0 e4       	ldi	r26, 0x40	; 64
     bca:	b1 e0       	ldi	r27, 0x01	; 1
     bcc:	9c 93       	st	X, r25
		DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     bce:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
		DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     bd2:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
		DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     bd6:	32 e0       	ldi	r19, 0x02	; 2
     bd8:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
		DMA.CH3.TRFCNT = auxDacBufLen;
     bdc:	40 91 02 20 	lds	r20, 0x2002	; 0x802002 <auxDacBufLen>
     be0:	50 91 03 20 	lds	r21, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     be4:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     be8:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

		DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     bec:	4a e6       	ldi	r20, 0x6A	; 106
     bee:	54 e2       	ldi	r21, 0x24	; 36
     bf0:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
		DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     bf4:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
		DMA.CH3.SRCADDR2 = 0x00;
     bf8:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
		
		DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     bfc:	2b e3       	ldi	r18, 0x3B	; 59
     bfe:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
		DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     c02:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
		DMA.CH3.DESTADDR2 = 0x00;
     c06:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
		
		//Must enable last for REPCNT won't work!
		DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
     c0a:	2c 91       	ld	r18, X
     c0c:	20 68       	ori	r18, 0x80	; 128
     c0e:	2c 93       	st	X, r18
		
		DMA.CH0.CTRLA = 0x00;
     c10:	10 8a       	std	Z+16, r1	; 0x10
		DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     c12:	20 e4       	ldi	r18, 0x40	; 64
     c14:	20 8b       	std	Z+16, r18	; 0x10
				
		DMA.CH0.CTRLA = DMA_CH_BURSTLEN_2BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     c16:	25 e0       	ldi	r18, 0x05	; 5
     c18:	20 8b       	std	Z+16, r18	; 0x10
		DMA.CH0.CTRLB = 0x03; //No interrupt!
     c1a:	81 8b       	std	Z+17, r24	; 0x11
		DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     c1c:	81 e9       	ldi	r24, 0x91	; 145
     c1e:	82 8b       	std	Z+18, r24	; 0x12
		DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     c20:	80 e1       	ldi	r24, 0x10	; 16
     c22:	83 8b       	std	Z+19, r24	; 0x13
		DMA.CH0.TRFCNT = PACKET_SIZE;
     c24:	4e ee       	ldi	r20, 0xEE	; 238
     c26:	52 e0       	ldi	r21, 0x02	; 2
     c28:	44 8b       	std	Z+20, r20	; 0x14
     c2a:	55 8b       	std	Z+21, r21	; 0x15
				
		DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     c2c:	90 8f       	std	Z+24, r25	; 0x18
		DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     c2e:	31 8f       	std	Z+25, r19	; 0x19
		DMA.CH0.SRCADDR2 = 0x00;
     c30:	12 8e       	std	Z+26, r1	; 0x1a
				
		DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[0]) >> 0) & 0xFF;  //Dest address is isoBuf
     c32:	8a e6       	ldi	r24, 0x6A	; 106
     c34:	96 e2       	ldi	r25, 0x26	; 38
     c36:	84 8f       	std	Z+28, r24	; 0x1c
		DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[0]) >> 8) & 0xFF;
     c38:	95 8f       	std	Z+29, r25	; 0x1d
		DMA.CH0.DESTADDR2 = 0x00;
     c3a:	16 8e       	std	Z+30, r1	; 0x1e
				
		//Must enable last for REPCNT won't work!
		DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
     c3c:	80 89       	ldd	r24, Z+16	; 0x10
     c3e:	80 68       	ori	r24, 0x80	; 128
     c40:	80 8b       	std	Z+16, r24	; 0x10
     c42:	08 95       	ret

00000c44 <tiny_dma_loop_mode_7>:
}

void tiny_dma_loop_mode_7(void){
     c44:	08 95       	ret

00000c46 <__vector_6>:
}

ISR(DMA_CH0_vect){
     c46:	1f 92       	push	r1
     c48:	0f 92       	push	r0
     c4a:	0f b6       	in	r0, 0x3f	; 63
     c4c:	0f 92       	push	r0
     c4e:	11 24       	eor	r1, r1
     c50:	2f 93       	push	r18
     c52:	3f 93       	push	r19
     c54:	4f 93       	push	r20
     c56:	8f 93       	push	r24
     c58:	9f 93       	push	r25
     c5a:	af 93       	push	r26
     c5c:	bf 93       	push	r27
     c5e:	ef 93       	push	r30
     c60:	ff 93       	push	r31
		DMA.INTFLAGS = 0x01;
     c62:	81 e0       	ldi	r24, 0x01	; 1
     c64:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
		switch(global_mode){
     c68:	e0 91 00 20 	lds	r30, 0x2000	; 0x802000 <__data_start>
     c6c:	8e 2f       	mov	r24, r30
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	88 30       	cpi	r24, 0x08	; 8
     c72:	91 05       	cpc	r25, r1
     c74:	08 f0       	brcs	.+2      	; 0xc78 <__vector_6+0x32>
     c76:	11 c1       	rjmp	.+546    	; 0xe9a <__vector_6+0x254>
     c78:	fc 01       	movw	r30, r24
     c7a:	ea 5f       	subi	r30, 0xFA	; 250
     c7c:	fe 4f       	sbci	r31, 0xFE	; 254
     c7e:	0c 94 92 16 	jmp	0x2d24	; 0x2d24 <__tablejump2__>
			case 0:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     c82:	e0 e0       	ldi	r30, 0x00	; 0
     c84:	f1 e0       	ldi	r31, 0x01	; 1
     c86:	87 e7       	ldi	r24, 0x77	; 119
     c88:	91 e0       	ldi	r25, 0x01	; 1
     c8a:	84 8b       	std	Z+20, r24	; 0x14
     c8c:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     c8e:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     c92:	2e ee       	ldi	r18, 0xEE	; 238
     c94:	32 e0       	ldi	r19, 0x02	; 2
     c96:	42 9f       	mul	r20, r18
     c98:	c0 01       	movw	r24, r0
     c9a:	43 9f       	mul	r20, r19
     c9c:	90 0d       	add	r25, r0
     c9e:	11 24       	eor	r1, r1
     ca0:	86 59       	subi	r24, 0x96	; 150
     ca2:	99 4d       	sbci	r25, 0xD9	; 217
     ca4:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     ca6:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     caa:	42 9f       	mul	r20, r18
     cac:	c0 01       	movw	r24, r0
     cae:	43 9f       	mul	r20, r19
     cb0:	90 0d       	add	r25, r0
     cb2:	11 24       	eor	r1, r1
     cb4:	86 59       	subi	r24, 0x96	; 150
     cb6:	99 4d       	sbci	r25, 0xD9	; 217
     cb8:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     cba:	80 89       	ldd	r24, Z+16	; 0x10
     cbc:	80 68       	ori	r24, 0x80	; 128
     cbe:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     cc0:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     cc4:	81 e0       	ldi	r24, 0x01	; 1
     cc6:	91 11       	cpse	r25, r1
     cc8:	80 e0       	ldi	r24, 0x00	; 0
     cca:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <b1_state>
			break;
     cce:	e5 c0       	rjmp	.+458    	; 0xe9a <__vector_6+0x254>
			case 1:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     cd0:	e0 e0       	ldi	r30, 0x00	; 0
     cd2:	f1 e0       	ldi	r31, 0x01	; 1
     cd4:	87 e7       	ldi	r24, 0x77	; 119
     cd6:	91 e0       	ldi	r25, 0x01	; 1
     cd8:	84 8b       	std	Z+20, r24	; 0x14
     cda:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     cdc:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     ce0:	2e ee       	ldi	r18, 0xEE	; 238
     ce2:	32 e0       	ldi	r19, 0x02	; 2
     ce4:	42 9f       	mul	r20, r18
     ce6:	c0 01       	movw	r24, r0
     ce8:	43 9f       	mul	r20, r19
     cea:	90 0d       	add	r25, r0
     cec:	11 24       	eor	r1, r1
     cee:	86 59       	subi	r24, 0x96	; 150
     cf0:	99 4d       	sbci	r25, 0xD9	; 217
     cf2:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     cf4:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     cf8:	42 9f       	mul	r20, r18
     cfa:	c0 01       	movw	r24, r0
     cfc:	43 9f       	mul	r20, r19
     cfe:	90 0d       	add	r25, r0
     d00:	11 24       	eor	r1, r1
     d02:	86 59       	subi	r24, 0x96	; 150
     d04:	99 4d       	sbci	r25, 0xD9	; 217
     d06:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     d08:	80 89       	ldd	r24, Z+16	; 0x10
     d0a:	80 68       	ori	r24, 0x80	; 128
     d0c:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     d0e:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     d12:	81 e0       	ldi	r24, 0x01	; 1
     d14:	91 11       	cpse	r25, r1
     d16:	80 e0       	ldi	r24, 0x00	; 0
     d18:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <b1_state>
			break;
     d1c:	be c0       	rjmp	.+380    	; 0xe9a <__vector_6+0x254>
			case 2:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     d1e:	e0 e0       	ldi	r30, 0x00	; 0
     d20:	f1 e0       	ldi	r31, 0x01	; 1
     d22:	87 e7       	ldi	r24, 0x77	; 119
     d24:	91 e0       	ldi	r25, 0x01	; 1
     d26:	84 8b       	std	Z+20, r24	; 0x14
     d28:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     d2a:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     d2e:	2e ee       	ldi	r18, 0xEE	; 238
     d30:	32 e0       	ldi	r19, 0x02	; 2
     d32:	42 9f       	mul	r20, r18
     d34:	c0 01       	movw	r24, r0
     d36:	43 9f       	mul	r20, r19
     d38:	90 0d       	add	r25, r0
     d3a:	11 24       	eor	r1, r1
     d3c:	86 59       	subi	r24, 0x96	; 150
     d3e:	99 4d       	sbci	r25, 0xD9	; 217
     d40:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     d42:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     d46:	42 9f       	mul	r20, r18
     d48:	c0 01       	movw	r24, r0
     d4a:	43 9f       	mul	r20, r19
     d4c:	90 0d       	add	r25, r0
     d4e:	11 24       	eor	r1, r1
     d50:	86 59       	subi	r24, 0x96	; 150
     d52:	99 4d       	sbci	r25, 0xD9	; 217
     d54:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     d56:	80 89       	ldd	r24, Z+16	; 0x10
     d58:	80 68       	ori	r24, 0x80	; 128
     d5a:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     d5c:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     d60:	81 e0       	ldi	r24, 0x01	; 1
     d62:	91 11       	cpse	r25, r1
     d64:	80 e0       	ldi	r24, 0x00	; 0
     d66:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <b1_state>
			break;
     d6a:	97 c0       	rjmp	.+302    	; 0xe9a <__vector_6+0x254>
			case 3:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     d6c:	e0 e0       	ldi	r30, 0x00	; 0
     d6e:	f1 e0       	ldi	r31, 0x01	; 1
     d70:	87 e7       	ldi	r24, 0x77	; 119
     d72:	91 e0       	ldi	r25, 0x01	; 1
     d74:	84 8b       	std	Z+20, r24	; 0x14
     d76:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     d78:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     d7c:	2e ee       	ldi	r18, 0xEE	; 238
     d7e:	32 e0       	ldi	r19, 0x02	; 2
     d80:	42 9f       	mul	r20, r18
     d82:	c0 01       	movw	r24, r0
     d84:	43 9f       	mul	r20, r19
     d86:	90 0d       	add	r25, r0
     d88:	11 24       	eor	r1, r1
     d8a:	86 59       	subi	r24, 0x96	; 150
     d8c:	99 4d       	sbci	r25, 0xD9	; 217
     d8e:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     d90:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     d94:	42 9f       	mul	r20, r18
     d96:	c0 01       	movw	r24, r0
     d98:	43 9f       	mul	r20, r19
     d9a:	90 0d       	add	r25, r0
     d9c:	11 24       	eor	r1, r1
     d9e:	86 59       	subi	r24, 0x96	; 150
     da0:	99 4d       	sbci	r25, 0xD9	; 217
     da2:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     da4:	80 89       	ldd	r24, Z+16	; 0x10
     da6:	80 68       	ori	r24, 0x80	; 128
     da8:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     daa:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     dae:	81 e0       	ldi	r24, 0x01	; 1
     db0:	91 11       	cpse	r25, r1
     db2:	80 e0       	ldi	r24, 0x00	; 0
     db4:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <b1_state>
			break;
     db8:	70 c0       	rjmp	.+224    	; 0xe9a <__vector_6+0x254>
			case 4:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     dba:	e0 e0       	ldi	r30, 0x00	; 0
     dbc:	f1 e0       	ldi	r31, 0x01	; 1
     dbe:	87 e7       	ldi	r24, 0x77	; 119
     dc0:	91 e0       	ldi	r25, 0x01	; 1
     dc2:	84 8b       	std	Z+20, r24	; 0x14
     dc4:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     dc6:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     dca:	2e ee       	ldi	r18, 0xEE	; 238
     dcc:	32 e0       	ldi	r19, 0x02	; 2
     dce:	42 9f       	mul	r20, r18
     dd0:	c0 01       	movw	r24, r0
     dd2:	43 9f       	mul	r20, r19
     dd4:	90 0d       	add	r25, r0
     dd6:	11 24       	eor	r1, r1
     dd8:	86 59       	subi	r24, 0x96	; 150
     dda:	99 4d       	sbci	r25, 0xD9	; 217
     ddc:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     dde:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     de2:	42 9f       	mul	r20, r18
     de4:	c0 01       	movw	r24, r0
     de6:	43 9f       	mul	r20, r19
     de8:	90 0d       	add	r25, r0
     dea:	11 24       	eor	r1, r1
     dec:	86 59       	subi	r24, 0x96	; 150
     dee:	99 4d       	sbci	r25, 0xD9	; 217
     df0:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     df2:	80 89       	ldd	r24, Z+16	; 0x10
     df4:	80 68       	ori	r24, 0x80	; 128
     df6:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     df8:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     dfc:	81 e0       	ldi	r24, 0x01	; 1
     dfe:	91 11       	cpse	r25, r1
     e00:	80 e0       	ldi	r24, 0x00	; 0
     e02:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <b1_state>
			break;
     e06:	49 c0       	rjmp	.+146    	; 0xe9a <__vector_6+0x254>
			case 6:
				DMA.CH0.TRFCNT = PACKET_SIZE;
     e08:	e0 e0       	ldi	r30, 0x00	; 0
     e0a:	f1 e0       	ldi	r31, 0x01	; 1
     e0c:	2e ee       	ldi	r18, 0xEE	; 238
     e0e:	32 e0       	ldi	r19, 0x02	; 2
     e10:	24 8b       	std	Z+20, r18	; 0x14
     e12:	35 8b       	std	Z+21, r19	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     e14:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     e18:	42 9f       	mul	r20, r18
     e1a:	c0 01       	movw	r24, r0
     e1c:	43 9f       	mul	r20, r19
     e1e:	90 0d       	add	r25, r0
     e20:	11 24       	eor	r1, r1
     e22:	86 59       	subi	r24, 0x96	; 150
     e24:	99 4d       	sbci	r25, 0xD9	; 217
     e26:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     e28:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     e2c:	42 9f       	mul	r20, r18
     e2e:	c0 01       	movw	r24, r0
     e30:	43 9f       	mul	r20, r19
     e32:	90 0d       	add	r25, r0
     e34:	11 24       	eor	r1, r1
     e36:	86 59       	subi	r24, 0x96	; 150
     e38:	99 4d       	sbci	r25, 0xD9	; 217
     e3a:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     e3c:	80 89       	ldd	r24, Z+16	; 0x10
     e3e:	80 68       	ori	r24, 0x80	; 128
     e40:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     e42:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     e46:	81 e0       	ldi	r24, 0x01	; 1
     e48:	91 11       	cpse	r25, r1
     e4a:	80 e0       	ldi	r24, 0x00	; 0
     e4c:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <b1_state>
			break;
     e50:	24 c0       	rjmp	.+72     	; 0xe9a <__vector_6+0x254>
			case 7:
				DMA.CH0.TRFCNT = PACKET_SIZE;
     e52:	e0 e0       	ldi	r30, 0x00	; 0
     e54:	f1 e0       	ldi	r31, 0x01	; 1
     e56:	2e ee       	ldi	r18, 0xEE	; 238
     e58:	32 e0       	ldi	r19, 0x02	; 2
     e5a:	24 8b       	std	Z+20, r18	; 0x14
     e5c:	35 8b       	std	Z+21, r19	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     e5e:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     e62:	42 9f       	mul	r20, r18
     e64:	c0 01       	movw	r24, r0
     e66:	43 9f       	mul	r20, r19
     e68:	90 0d       	add	r25, r0
     e6a:	11 24       	eor	r1, r1
     e6c:	86 59       	subi	r24, 0x96	; 150
     e6e:	99 4d       	sbci	r25, 0xD9	; 217
     e70:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     e72:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     e76:	42 9f       	mul	r20, r18
     e78:	c0 01       	movw	r24, r0
     e7a:	43 9f       	mul	r20, r19
     e7c:	90 0d       	add	r25, r0
     e7e:	11 24       	eor	r1, r1
     e80:	86 59       	subi	r24, 0x96	; 150
     e82:	99 4d       	sbci	r25, 0xD9	; 217
     e84:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     e86:	80 89       	ldd	r24, Z+16	; 0x10
     e88:	80 68       	ori	r24, 0x80	; 128
     e8a:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     e8c:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     e90:	81 e0       	ldi	r24, 0x01	; 1
     e92:	91 11       	cpse	r25, r1
     e94:	80 e0       	ldi	r24, 0x00	; 0
     e96:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <b1_state>
			break;
			default:
			////////////////////////////////////////
			break;
		}
}
     e9a:	ff 91       	pop	r31
     e9c:	ef 91       	pop	r30
     e9e:	bf 91       	pop	r27
     ea0:	af 91       	pop	r26
     ea2:	9f 91       	pop	r25
     ea4:	8f 91       	pop	r24
     ea6:	4f 91       	pop	r20
     ea8:	3f 91       	pop	r19
     eaa:	2f 91       	pop	r18
     eac:	0f 90       	pop	r0
     eae:	0f be       	out	0x3f, r0	; 63
     eb0:	0f 90       	pop	r0
     eb2:	1f 90       	pop	r1
     eb4:	18 95       	reti

00000eb6 <__vector_7>:

ISR(DMA_CH1_vect){
     eb6:	1f 92       	push	r1
     eb8:	0f 92       	push	r0
     eba:	0f b6       	in	r0, 0x3f	; 63
     ebc:	0f 92       	push	r0
     ebe:	11 24       	eor	r1, r1
     ec0:	2f 93       	push	r18
     ec2:	3f 93       	push	r19
     ec4:	4f 93       	push	r20
     ec6:	8f 93       	push	r24
     ec8:	9f 93       	push	r25
     eca:	ef 93       	push	r30
     ecc:	ff 93       	push	r31
		DMA.INTFLAGS = 0x02;
     ece:	82 e0       	ldi	r24, 0x02	; 2
     ed0:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
		switch(global_mode){
     ed4:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     ed8:	81 30       	cpi	r24, 0x01	; 1
     eda:	19 f0       	breq	.+6      	; 0xee2 <__vector_7+0x2c>
     edc:	82 30       	cpi	r24, 0x02	; 2
     ede:	41 f1       	breq	.+80     	; 0xf30 <__vector_7+0x7a>
     ee0:	4d c0       	rjmp	.+154    	; 0xf7c <__vector_7+0xc6>
			case 0:
			////////////////////////////////////////
			break;
			case 1:
				DMA.CH1.TRFCNT = HALFPACKET_SIZE;
     ee2:	e0 e0       	ldi	r30, 0x00	; 0
     ee4:	f1 e0       	ldi	r31, 0x01	; 1
     ee6:	87 e7       	ldi	r24, 0x77	; 119
     ee8:	91 e0       	ldi	r25, 0x01	; 1
     eea:	84 a3       	std	Z+36, r24	; 0x24
     eec:	95 a3       	std	Z+37, r25	; 0x25
				DMA.CH1.DESTADDR0 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     eee:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b2_state>
     ef2:	2e ee       	ldi	r18, 0xEE	; 238
     ef4:	32 e0       	ldi	r19, 0x02	; 2
     ef6:	42 9f       	mul	r20, r18
     ef8:	c0 01       	movw	r24, r0
     efa:	43 9f       	mul	r20, r19
     efc:	90 0d       	add	r25, r0
     efe:	11 24       	eor	r1, r1
     f00:	8f 51       	subi	r24, 0x1F	; 31
     f02:	98 4d       	sbci	r25, 0xD8	; 216
     f04:	84 a7       	std	Z+44, r24	; 0x2c
				DMA.CH1.DESTADDR1 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 8) & 0xFF;
     f06:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b2_state>
     f0a:	42 9f       	mul	r20, r18
     f0c:	c0 01       	movw	r24, r0
     f0e:	43 9f       	mul	r20, r19
     f10:	90 0d       	add	r25, r0
     f12:	11 24       	eor	r1, r1
     f14:	8f 51       	subi	r24, 0x1F	; 31
     f16:	98 4d       	sbci	r25, 0xD8	; 216
     f18:	95 a7       	std	Z+45, r25	; 0x2d
				//Must enable last for REPCNT won't work!
				DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     f1a:	80 a1       	ldd	r24, Z+32	; 0x20
     f1c:	80 68       	ori	r24, 0x80	; 128
     f1e:	80 a3       	std	Z+32, r24	; 0x20
				b2_state = !b2_state;
     f20:	90 91 b4 20 	lds	r25, 0x20B4	; 0x8020b4 <b2_state>
     f24:	81 e0       	ldi	r24, 0x01	; 1
     f26:	91 11       	cpse	r25, r1
     f28:	80 e0       	ldi	r24, 0x00	; 0
     f2a:	80 93 b4 20 	sts	0x20B4, r24	; 0x8020b4 <b2_state>
			break;
     f2e:	26 c0       	rjmp	.+76     	; 0xf7c <__vector_7+0xc6>
			case 2:
				DMA.CH1.TRFCNT = HALFPACKET_SIZE;
     f30:	e0 e0       	ldi	r30, 0x00	; 0
     f32:	f1 e0       	ldi	r31, 0x01	; 1
     f34:	87 e7       	ldi	r24, 0x77	; 119
     f36:	91 e0       	ldi	r25, 0x01	; 1
     f38:	84 a3       	std	Z+36, r24	; 0x24
     f3a:	95 a3       	std	Z+37, r25	; 0x25
				DMA.CH1.DESTADDR0 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     f3c:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b2_state>
     f40:	2e ee       	ldi	r18, 0xEE	; 238
     f42:	32 e0       	ldi	r19, 0x02	; 2
     f44:	42 9f       	mul	r20, r18
     f46:	c0 01       	movw	r24, r0
     f48:	43 9f       	mul	r20, r19
     f4a:	90 0d       	add	r25, r0
     f4c:	11 24       	eor	r1, r1
     f4e:	8f 51       	subi	r24, 0x1F	; 31
     f50:	98 4d       	sbci	r25, 0xD8	; 216
     f52:	84 a7       	std	Z+44, r24	; 0x2c
				DMA.CH1.DESTADDR1 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 8) & 0xFF;
     f54:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b2_state>
     f58:	42 9f       	mul	r20, r18
     f5a:	c0 01       	movw	r24, r0
     f5c:	43 9f       	mul	r20, r19
     f5e:	90 0d       	add	r25, r0
     f60:	11 24       	eor	r1, r1
     f62:	8f 51       	subi	r24, 0x1F	; 31
     f64:	98 4d       	sbci	r25, 0xD8	; 216
     f66:	95 a7       	std	Z+45, r25	; 0x2d
				//Must enable last for REPCNT won't work!
				DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     f68:	80 a1       	ldd	r24, Z+32	; 0x20
     f6a:	80 68       	ori	r24, 0x80	; 128
     f6c:	80 a3       	std	Z+32, r24	; 0x20
				b2_state = !b2_state;
     f6e:	90 91 b4 20 	lds	r25, 0x20B4	; 0x8020b4 <b2_state>
     f72:	81 e0       	ldi	r24, 0x01	; 1
     f74:	91 11       	cpse	r25, r1
     f76:	80 e0       	ldi	r24, 0x00	; 0
     f78:	80 93 b4 20 	sts	0x20B4, r24	; 0x8020b4 <b2_state>
			break;
			default:
			////////////////////////////////////////
			break;
		}
}
     f7c:	ff 91       	pop	r31
     f7e:	ef 91       	pop	r30
     f80:	9f 91       	pop	r25
     f82:	8f 91       	pop	r24
     f84:	4f 91       	pop	r20
     f86:	3f 91       	pop	r19
     f88:	2f 91       	pop	r18
     f8a:	0f 90       	pop	r0
     f8c:	0f be       	out	0x3f, r0	; 63
     f8e:	0f 90       	pop	r0
     f90:	1f 90       	pop	r1
     f92:	18 95       	reti

00000f94 <__vector_8>:
ISR(DMA_CH2_vect){
     f94:	1f 92       	push	r1
     f96:	0f 92       	push	r0
     f98:	0f b6       	in	r0, 0x3f	; 63
     f9a:	0f 92       	push	r0
     f9c:	11 24       	eor	r1, r1
     f9e:	2f 93       	push	r18
     fa0:	3f 93       	push	r19
     fa2:	4f 93       	push	r20
     fa4:	8f 93       	push	r24
     fa6:	9f 93       	push	r25
     fa8:	ef 93       	push	r30
     faa:	ff 93       	push	r31
	DMA.INTFLAGS = 0x04;
     fac:	e0 e0       	ldi	r30, 0x00	; 0
     fae:	f1 e0       	ldi	r31, 0x01	; 1
     fb0:	84 e0       	ldi	r24, 0x04	; 4
     fb2:	83 83       	std	Z+3, r24	; 0x03
	DMA.CH2.TRFCNT = HALFPACKET_SIZE;		
     fb4:	87 e7       	ldi	r24, 0x77	; 119
     fb6:	91 e0       	ldi	r25, 0x01	; 1
     fb8:	84 ab       	std	Z+52, r24	; 0x34
     fba:	95 ab       	std	Z+53, r25	; 0x35
	DMA.CH2.DESTADDR0 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     fbc:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b2_state>
     fc0:	2e ee       	ldi	r18, 0xEE	; 238
     fc2:	32 e0       	ldi	r19, 0x02	; 2
     fc4:	42 9f       	mul	r20, r18
     fc6:	c0 01       	movw	r24, r0
     fc8:	43 9f       	mul	r20, r19
     fca:	90 0d       	add	r25, r0
     fcc:	11 24       	eor	r1, r1
     fce:	8f 51       	subi	r24, 0x1F	; 31
     fd0:	98 4d       	sbci	r25, 0xD8	; 216
     fd2:	84 af       	std	Z+60, r24	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 8) & 0xFF;	
     fd4:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b2_state>
     fd8:	42 9f       	mul	r20, r18
     fda:	c0 01       	movw	r24, r0
     fdc:	43 9f       	mul	r20, r19
     fde:	90 0d       	add	r25, r0
     fe0:	11 24       	eor	r1, r1
     fe2:	8f 51       	subi	r24, 0x1F	; 31
     fe4:	98 4d       	sbci	r25, 0xD8	; 216
     fe6:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     fea:	80 a9       	ldd	r24, Z+48	; 0x30
     fec:	80 68       	ori	r24, 0x80	; 128
     fee:	80 ab       	std	Z+48, r24	; 0x30
	b2_state = !b2_state;
     ff0:	90 91 b4 20 	lds	r25, 0x20B4	; 0x8020b4 <b2_state>
     ff4:	81 e0       	ldi	r24, 0x01	; 1
     ff6:	91 11       	cpse	r25, r1
     ff8:	80 e0       	ldi	r24, 0x00	; 0
     ffa:	80 93 b4 20 	sts	0x20B4, r24	; 0x8020b4 <b2_state>
}
     ffe:	ff 91       	pop	r31
    1000:	ef 91       	pop	r30
    1002:	9f 91       	pop	r25
    1004:	8f 91       	pop	r24
    1006:	4f 91       	pop	r20
    1008:	3f 91       	pop	r19
    100a:	2f 91       	pop	r18
    100c:	0f 90       	pop	r0
    100e:	0f be       	out	0x3f, r0	; 63
    1010:	0f 90       	pop	r0
    1012:	1f 90       	pop	r1
    1014:	18 95       	reti

00001016 <__vector_9>:

ISR(DMA_CH3_vect){
    1016:	1f 92       	push	r1
    1018:	0f 92       	push	r0
    101a:	0f b6       	in	r0, 0x3f	; 63
    101c:	0f 92       	push	r0
    101e:	11 24       	eor	r1, r1
    1020:	2f 93       	push	r18
    1022:	3f 93       	push	r19
    1024:	4f 93       	push	r20
    1026:	8f 93       	push	r24
    1028:	9f 93       	push	r25
    102a:	ef 93       	push	r30
    102c:	ff 93       	push	r31
	DMA.INTFLAGS = 0x08;
    102e:	88 e0       	ldi	r24, 0x08	; 8
    1030:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
	DMA.CH3.TRFCNT = HALFPACKET_SIZE;
    1034:	87 e7       	ldi	r24, 0x77	; 119
    1036:	91 e0       	ldi	r25, 0x01	; 1
    1038:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    103c:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
	DMA.CH3.DESTADDR0 = (( (uint16_t) &isoBuf[b2_state*PACKET_SIZE+HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
    1040:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b2_state>
    1044:	2e ee       	ldi	r18, 0xEE	; 238
    1046:	32 e0       	ldi	r19, 0x02	; 2
    1048:	42 9f       	mul	r20, r18
    104a:	c0 01       	movw	r24, r0
    104c:	43 9f       	mul	r20, r19
    104e:	90 0d       	add	r25, r0
    1050:	11 24       	eor	r1, r1
    1052:	8f 51       	subi	r24, 0x1F	; 31
    1054:	98 4d       	sbci	r25, 0xD8	; 216
    1056:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &isoBuf[b2_state*PACKET_SIZE+HALFPACKET_SIZE]) >> 8) & 0xFF;
    105a:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b2_state>
    105e:	42 9f       	mul	r20, r18
    1060:	c0 01       	movw	r24, r0
    1062:	43 9f       	mul	r20, r19
    1064:	90 0d       	add	r25, r0
    1066:	11 24       	eor	r1, r1
    1068:	8f 51       	subi	r24, 0x1F	; 31
    106a:	98 4d       	sbci	r25, 0xD8	; 216
    106c:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
    1070:	e0 e4       	ldi	r30, 0x40	; 64
    1072:	f1 e0       	ldi	r31, 0x01	; 1
    1074:	80 81       	ld	r24, Z
    1076:	80 68       	ori	r24, 0x80	; 128
    1078:	80 83       	st	Z, r24
	b2_state = !b2_state;
    107a:	90 91 b4 20 	lds	r25, 0x20B4	; 0x8020b4 <b2_state>
    107e:	81 e0       	ldi	r24, 0x01	; 1
    1080:	91 11       	cpse	r25, r1
    1082:	80 e0       	ldi	r24, 0x00	; 0
    1084:	80 93 b4 20 	sts	0x20B4, r24	; 0x8020b4 <b2_state>
}
    1088:	ff 91       	pop	r31
    108a:	ef 91       	pop	r30
    108c:	9f 91       	pop	r25
    108e:	8f 91       	pop	r24
    1090:	4f 91       	pop	r20
    1092:	3f 91       	pop	r19
    1094:	2f 91       	pop	r18
    1096:	0f 90       	pop	r0
    1098:	0f be       	out	0x3f, r0	; 63
    109a:	0f 90       	pop	r0
    109c:	1f 90       	pop	r1
    109e:	18 95       	reti

000010a0 <tiny_timer_setup>:
#define PSU_PER 2048	
#define jump 6

void tiny_timer_setup(void){
	//Turn everything on!
		PR.PRPC &= 0b11111100; //Enable TCC0, TCC1
    10a0:	e0 e7       	ldi	r30, 0x70	; 112
    10a2:	f0 e0       	ldi	r31, 0x00	; 0
    10a4:	83 81       	ldd	r24, Z+3	; 0x03
    10a6:	8c 7f       	andi	r24, 0xFC	; 252
    10a8:	83 83       	std	Z+3, r24	; 0x03
		PR.PRPD &= 0b11111100; //Enable TCD0, TCD1
    10aa:	84 81       	ldd	r24, Z+4	; 0x04
    10ac:	8c 7f       	andi	r24, 0xFC	; 252
    10ae:	84 83       	std	Z+4, r24	; 0x04
		PR.PRGEN &= 0b11111101; //Enable EVSYS
    10b0:	80 81       	ld	r24, Z
    10b2:	8d 7f       	andi	r24, 0xFD	; 253
    10b4:	80 83       	st	Z, r24
	
	//Set up EVSYS
		EVSYS.CH2MUX = TCDAC_OVF;
    10b6:	e0 e8       	ldi	r30, 0x80	; 128
    10b8:	f1 e0       	ldi	r31, 0x01	; 1
    10ba:	80 ec       	ldi	r24, 0xC0	; 192
    10bc:	82 83       	std	Z+2, r24	; 0x02
		EVSYS.CH2CTRL = 0x00; //No filtering or Quadrature stuff
    10be:	12 86       	std	Z+10, r1	; 0x0a
		
		EVSYS.CH1MUX = TCDAC_AUX_OVF;
    10c0:	88 ec       	ldi	r24, 0xC8	; 200
    10c2:	81 83       	std	Z+1, r24	; 0x01
		EVSYS.CH1CTRL = 0x00; //No filtering or Quadrature stuff
    10c4:	11 86       	std	Z+9, r1	; 0x09
			
	//Waveform (50Hz sin wave)
		TC_DAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    10c6:	e0 e0       	ldi	r30, 0x00	; 0
    10c8:	f8 e0       	ldi	r31, 0x08	; 8
    10ca:	34 e0       	ldi	r19, 0x04	; 4
    10cc:	30 83       	st	Z, r19
		TC_DAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    10ce:	23 e0       	ldi	r18, 0x03	; 3
    10d0:	21 83       	std	Z+1, r18	; 0x01
		TC_DAC.CTRLE = TC_BYTEM_NORMAL_gc;
    10d2:	14 82       	std	Z+4, r1	; 0x04
		TC_DAC.PER = 469;
    10d4:	85 ed       	ldi	r24, 0xD5	; 213
    10d6:	91 e0       	ldi	r25, 0x01	; 1
    10d8:	86 a3       	std	Z+38, r24	; 0x26
    10da:	97 a3       	std	Z+39, r25	; 0x27
		TC_DAC.INTCTRLA = 0x00;
    10dc:	16 82       	std	Z+6, r1	; 0x06
	//Aux channel (blank 50Hz)
		TC_AUXDAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    10de:	e0 e4       	ldi	r30, 0x40	; 64
    10e0:	f8 e0       	ldi	r31, 0x08	; 8
    10e2:	30 83       	st	Z, r19
		TC_AUXDAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    10e4:	21 83       	std	Z+1, r18	; 0x01
		TC_AUXDAC.CTRLE = TC_BYTEM_NORMAL_gc;
    10e6:	14 82       	std	Z+4, r1	; 0x04
		TC_AUXDAC.PER = 469;
    10e8:	86 a3       	std	Z+38, r24	; 0x26
    10ea:	97 a3       	std	Z+39, r25	; 0x27
		TC_AUXDAC.INTCTRLA = 0x00;
    10ec:	16 82       	std	Z+6, r1	; 0x06
	
	//PSU 
		PORTD.DIR |= 0b00010000;
    10ee:	e0 e6       	ldi	r30, 0x60	; 96
    10f0:	f6 e0       	ldi	r31, 0x06	; 6
    10f2:	80 81       	ld	r24, Z
    10f4:	80 61       	ori	r24, 0x10	; 16
    10f6:	80 83       	st	Z, r24
		TC_PSU.CTRLB = 0x10 | TC_WGMODE_SINGLESLOPE_gc;  //CCAEN is set
    10f8:	e0 e4       	ldi	r30, 0x40	; 64
    10fa:	f9 e0       	ldi	r31, 0x09	; 9
    10fc:	83 e1       	ldi	r24, 0x13	; 19
    10fe:	81 83       	std	Z+1, r24	; 0x01
		TC_PSU.CTRLE = TC_BYTEM_NORMAL_gc;
    1100:	14 82       	std	Z+4, r1	; 0x04
		TC_PSU.INTCTRLA = TC_OVFINTLVL_MED_gc;
    1102:	81 e0       	ldi	r24, 0x01	; 1
    1104:	86 83       	std	Z+6, r24	; 0x06
		TC_PSU.PER = PSU_PER;  // Max value of CNT
    1106:	28 eb       	ldi	r18, 0xB8	; 184
    1108:	3b e0       	ldi	r19, 0x0B	; 11
    110a:	26 a3       	std	Z+38, r18	; 0x26
    110c:	37 a3       	std	Z+39, r19	; 0x27
		TC_PSU.CCA = 0; //Initial Duty cycle of 0%
    110e:	10 a6       	std	Z+40, r1	; 0x28
    1110:	11 a6       	std	Z+41, r1	; 0x29
		TC_PSU.CTRLA = TC_CLKSEL_DIV1_gc;
    1112:	80 83       	st	Z, r24
    1114:	08 95       	ret

00001116 <__vector_83>:
		TCC1.PER = 1800;  // Max value of CNT
		TCC1.CTRLA = TC_CLKSEL_DIV1_gc;
		*/
}

ISR(TC_PSU_OVF){
    1116:	1f 92       	push	r1
    1118:	0f 92       	push	r0
    111a:	0f b6       	in	r0, 0x3f	; 63
    111c:	0f 92       	push	r0
    111e:	11 24       	eor	r1, r1
    1120:	2f 93       	push	r18
    1122:	3f 93       	push	r19
    1124:	4f 93       	push	r20
    1126:	5f 93       	push	r21
    1128:	8f 93       	push	r24
    112a:	9f 93       	push	r25
    112c:	ef 93       	push	r30
    112e:	ff 93       	push	r31
    1130:	cf 93       	push	r28
    1132:	df 93       	push	r29
    1134:	1f 92       	push	r1
    1136:	cd b7       	in	r28, 0x3d	; 61
    1138:	de b7       	in	r29, 0x3e	; 62
	char tempvar;
	char err;
	volatile char nothing;
	TC_PSU.INTFLAGS = 0xff;
    113a:	8f ef       	ldi	r24, 0xFF	; 255
    113c:	80 93 4c 09 	sts	0x094C, r24	; 0x80094c <__TEXT_REGION_LENGTH__+0x70094c>
	if (global_mode == 7){
    1140:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
    1144:	87 30       	cpi	r24, 0x07	; 7
    1146:	31 f4       	brne	.+12     	; 0x1154 <__vector_83+0x3e>
		nothing = ADCA.CH1.RESL;
    1148:	e0 e0       	ldi	r30, 0x00	; 0
    114a:	f2 e0       	ldi	r31, 0x02	; 2
    114c:	84 a5       	ldd	r24, Z+44	; 0x2c
    114e:	89 83       	std	Y+1, r24	; 0x01
		tempvar = ADCA.CH1.RESH;
    1150:	95 a5       	ldd	r25, Z+45	; 0x2d
    1152:	02 c0       	rjmp	.+4      	; 0x1158 <__vector_83+0x42>
	}
	else{
		tempvar = ADCA.CH1.RESL;
    1154:	90 91 2c 02 	lds	r25, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
	}
	//tempvar = (global_mode == 7 ? (char) ADCA.CH1.RESH : (char) ADCA.CH1.RESL);
	//test_byte = tempvar;

	err = (char) (PSU_target - tempvar);
    1158:	80 91 b2 20 	lds	r24, 0x20B2	; 0x8020b2 <__data_end>
    115c:	89 1b       	sub	r24, r25
	if ((err > 1) & ((unsigned short) TC_PSU.CCA < PSU_PER - jump) ){
    115e:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1162:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1166:	91 e0       	ldi	r25, 0x01	; 1
    1168:	82 30       	cpi	r24, 0x02	; 2
    116a:	0c f4       	brge	.+2      	; 0x116e <__vector_83+0x58>
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	99 23       	and	r25, r25
    1170:	c9 f0       	breq	.+50     	; 0x11a4 <__vector_83+0x8e>
    1172:	91 e0       	ldi	r25, 0x01	; 1
    1174:	22 3b       	cpi	r18, 0xB2	; 178
    1176:	3b 40       	sbci	r19, 0x0B	; 11
    1178:	08 f0       	brcs	.+2      	; 0x117c <__vector_83+0x66>
    117a:	90 e0       	ldi	r25, 0x00	; 0
    117c:	99 23       	and	r25, r25
    117e:	91 f0       	breq	.+36     	; 0x11a4 <__vector_83+0x8e>
		TC_PSU.CCABUF = TC_PSU.CCA + ((err > 8) ? jump : 1);
    1180:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1184:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1188:	89 30       	cpi	r24, 0x09	; 9
    118a:	1c f4       	brge	.+6      	; 0x1192 <__vector_83+0x7c>
    118c:	81 e0       	ldi	r24, 0x01	; 1
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	02 c0       	rjmp	.+4      	; 0x1196 <__vector_83+0x80>
    1192:	86 e0       	ldi	r24, 0x06	; 6
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	82 0f       	add	r24, r18
    1198:	93 1f       	adc	r25, r19
    119a:	80 93 78 09 	sts	0x0978, r24	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    119e:	90 93 79 09 	sts	0x0979, r25	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
    11a2:	23 c0       	rjmp	.+70     	; 0x11ea <__vector_83+0xd4>
	}
	else if ((err < -1) & ((unsigned short) TC_PSU.CCA > jump)){
    11a4:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    11a8:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    11ac:	91 e0       	ldi	r25, 0x01	; 1
    11ae:	8f 3f       	cpi	r24, 0xFF	; 255
    11b0:	0c f0       	brlt	.+2      	; 0x11b4 <__vector_83+0x9e>
    11b2:	90 e0       	ldi	r25, 0x00	; 0
    11b4:	99 23       	and	r25, r25
    11b6:	c9 f0       	breq	.+50     	; 0x11ea <__vector_83+0xd4>
    11b8:	91 e0       	ldi	r25, 0x01	; 1
    11ba:	27 30       	cpi	r18, 0x07	; 7
    11bc:	31 05       	cpc	r19, r1
    11be:	08 f4       	brcc	.+2      	; 0x11c2 <__vector_83+0xac>
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	99 23       	and	r25, r25
    11c4:	91 f0       	breq	.+36     	; 0x11ea <__vector_83+0xd4>
		TC_PSU.CCABUF = TC_PSU.CCA - ((err < -8) ? jump : 1);
    11c6:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    11ca:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    11ce:	88 3f       	cpi	r24, 0xF8	; 248
    11d0:	1c f0       	brlt	.+6      	; 0x11d8 <__vector_83+0xc2>
    11d2:	81 e0       	ldi	r24, 0x01	; 1
    11d4:	90 e0       	ldi	r25, 0x00	; 0
    11d6:	02 c0       	rjmp	.+4      	; 0x11dc <__vector_83+0xc6>
    11d8:	86 e0       	ldi	r24, 0x06	; 6
    11da:	90 e0       	ldi	r25, 0x00	; 0
    11dc:	a9 01       	movw	r20, r18
    11de:	48 1b       	sub	r20, r24
    11e0:	59 0b       	sbc	r21, r25
    11e2:	40 93 78 09 	sts	0x0978, r20	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    11e6:	50 93 79 09 	sts	0x0979, r21	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
	}
    11ea:	0f 90       	pop	r0
    11ec:	df 91       	pop	r29
    11ee:	cf 91       	pop	r28
    11f0:	ff 91       	pop	r31
    11f2:	ef 91       	pop	r30
    11f4:	9f 91       	pop	r25
    11f6:	8f 91       	pop	r24
    11f8:	5f 91       	pop	r21
    11fa:	4f 91       	pop	r20
    11fc:	3f 91       	pop	r19
    11fe:	2f 91       	pop	r18
    1200:	0f 90       	pop	r0
    1202:	0f be       	out	0x3f, r0	; 63
    1204:	0f 90       	pop	r0
    1206:	1f 90       	pop	r1
    1208:	18 95       	reti

0000120a <tiny_uart_setup>:
#include "tiny_uart.h"
#include "globals.h"


void tiny_uart_setup(void){
	PR.PRPC &= 0b11101111;
    120a:	e0 e7       	ldi	r30, 0x70	; 112
    120c:	f0 e0       	ldi	r31, 0x00	; 0
    120e:	83 81       	ldd	r24, Z+3	; 0x03
    1210:	8f 7e       	andi	r24, 0xEF	; 239
    1212:	83 83       	std	Z+3, r24	; 0x03
	//PR.PRPE &= 0b11111110;  ???
	
	PORTC.DIR |= 0b10101010;
    1214:	e0 e4       	ldi	r30, 0x40	; 64
    1216:	f6 e0       	ldi	r31, 0x06	; 6
    1218:	80 81       	ld	r24, Z
    121a:	8a 64       	ori	r24, 0x4A	; 74
    121c:	80 83       	st	Z, r24
	PORTC.OUT = 0xff;
    121e:	8f ef       	ldi	r24, 0xFF	; 255
    1220:	84 83       	std	Z+4, r24	; 0x04
	PORTC.PIN2CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    1222:	88 e5       	ldi	r24, 0x58	; 88
    1224:	82 8b       	std	Z+18, r24	; 0x12
	//PORTC.REMAP = 0x10; //Remap USART to [7:4]
	//#ifndef VERO
//		PORTC.REMAP = 0x20; //Swap MOSI and SCK - for small boards only!!!
    1226:	80 e2       	ldi	r24, 0x20	; 32
    1228:	86 87       	std	Z+14, r24	; 0x0e
	//#endif
	
	USARTC0.CTRLC = USART_CMODE_MSPI_gc | 0b00000100; //LSB received first, UPCHA disabled
    122a:	e0 ea       	ldi	r30, 0xA0	; 160
    122c:	f8 e0       	ldi	r31, 0x08	; 8
    122e:	84 ec       	ldi	r24, 0xC4	; 196
    1230:	85 83       	std	Z+5, r24	; 0x05
	USARTC0.BAUDCTRLA = 3;  	//BSEL = fper/(2fbaud) -1;  24/(2*3) - 1 = 3
    1232:	83 e0       	ldi	r24, 0x03	; 3
    1234:	86 83       	std	Z+6, r24	; 0x06
	USARTC0.BAUDCTRLB = 0x00;//USART_BSCALE0_bm;
    1236:	17 82       	std	Z+7, r1	; 0x07
	USARTC0.CTRLB = USART_RXEN_bm | USART_TXEN_bm;
    1238:	88 e1       	ldi	r24, 0x18	; 24
    123a:	84 83       	std	Z+4, r24	; 0x04
    123c:	08 95       	ret

0000123e <tiny_spi_setup>:
}


void tiny_spi_setup(void){
	//Power Reduction disable
	PR.PRPC &= 0b11110111;
    123e:	e0 e7       	ldi	r30, 0x70	; 112
    1240:	f0 e0       	ldi	r31, 0x00	; 0
    1242:	83 81       	ldd	r24, Z+3	; 0x03
    1244:	87 7f       	andi	r24, 0xF7	; 247
    1246:	83 83       	std	Z+3, r24	; 0x03
	
	//SPI enable
	SPIC.CTRL = SPI_ENABLE_bm;  //Slave mode
    1248:	e0 ec       	ldi	r30, 0xC0	; 192
    124a:	f8 e0       	ldi	r31, 0x08	; 8
    124c:	80 e4       	ldi	r24, 0x40	; 64
    124e:	80 83       	st	Z, r24
	SPIC.INTCTRL = SPI_INTLVL_OFF_gc;
    1250:	83 e0       	ldi	r24, 0x03	; 3
    1252:	81 83       	std	Z+1, r24	; 0x01
	//#ifdef VERO
		PORTC.PIN5CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
	//#else
	//	PORTC.PIN7CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;  //Pin5 if not swapped		
    1254:	88 e5       	ldi	r24, 0x58	; 88
    1256:	80 93 57 06 	sts	0x0657, r24	; 0x800657 <__TEXT_REGION_LENGTH__+0x700657>
    125a:	08 95       	ret

0000125c <__vector_24>:
	//#endif
		
	return;
}

ISR(SPIC_INT_vect){
    125c:	1f 92       	push	r1
    125e:	0f 92       	push	r0
    1260:	0f b6       	in	r0, 0x3f	; 63
    1262:	0f 92       	push	r0
    1264:	11 24       	eor	r1, r1
	asm("nop");
    1266:	00 00       	nop
}
    1268:	0f 90       	pop	r0
    126a:	0f be       	out	0x3f, r0	; 63
    126c:	0f 90       	pop	r0
    126e:	1f 90       	pop	r1
    1270:	18 95       	reti

00001272 <sysclk_init>:
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1272:	0f 93       	push	r16
    1274:	1f 93       	push	r17
    1276:	cf 93       	push	r28
    1278:	df 93       	push	r29
    127a:	00 d0       	rcall	.+0      	; 0x127c <sysclk_init+0xa>
    127c:	00 d0       	rcall	.+0      	; 0x127e <sysclk_init+0xc>
    127e:	cd b7       	in	r28, 0x3d	; 61
    1280:	de b7       	in	r29, 0x3e	; 62
    1282:	8f ef       	ldi	r24, 0xFF	; 255
    1284:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    1288:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    128c:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    1290:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    1294:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    1298:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    129c:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
    12a0:	64 e0       	ldi	r22, 0x04	; 4
    12a2:	81 e4       	ldi	r24, 0x41	; 65
    12a4:	90 e0       	ldi	r25, 0x00	; 0
    12a6:	c6 d5       	rcall	.+2956   	; 0x1e34 <ccp_write_io>
    12a8:	6c e1       	ldi	r22, 0x1C	; 28
    12aa:	70 e0       	ldi	r23, 0x00	; 0
    12ac:	82 e0       	ldi	r24, 0x02	; 2
    12ae:	c8 d5       	rcall	.+2960   	; 0x1e40 <nvm_read_byte>
    12b0:	8a 83       	std	Y+2, r24	; 0x02
    12b2:	6d e1       	ldi	r22, 0x1D	; 29
    12b4:	70 e0       	ldi	r23, 0x00	; 0
    12b6:	82 e0       	ldi	r24, 0x02	; 2
    12b8:	c3 d5       	rcall	.+2950   	; 0x1e40 <nvm_read_byte>
    12ba:	89 83       	std	Y+1, r24	; 0x01
    12bc:	89 81       	ldd	r24, Y+1	; 0x01
    12be:	9a 81       	ldd	r25, Y+2	; 0x02
    12c0:	01 96       	adiw	r24, 0x01	; 1
    12c2:	21 f4       	brne	.+8      	; 0x12cc <sysclk_init+0x5a>
    12c4:	80 e4       	ldi	r24, 0x40	; 64
    12c6:	93 e2       	ldi	r25, 0x23	; 35
    12c8:	89 83       	std	Y+1, r24	; 0x01
    12ca:	9a 83       	std	Y+2, r25	; 0x02
    12cc:	89 81       	ldd	r24, Y+1	; 0x01
    12ce:	9a 81       	ldd	r25, Y+2	; 0x02
    12d0:	8b 83       	std	Y+3, r24	; 0x03
    12d2:	9c 83       	std	Y+4, r25	; 0x04
    12d4:	e0 e6       	ldi	r30, 0x60	; 96
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	82 83       	std	Z+2, r24	; 0x02
    12da:	8c 81       	ldd	r24, Y+4	; 0x04
    12dc:	83 83       	std	Z+3, r24	; 0x03
    12de:	9f b7       	in	r25, 0x3f	; 63
    12e0:	f8 94       	cli
    12e2:	e0 e5       	ldi	r30, 0x50	; 80
    12e4:	f0 e0       	ldi	r31, 0x00	; 0
    12e6:	80 81       	ld	r24, Z
    12e8:	82 60       	ori	r24, 0x02	; 2
    12ea:	80 83       	st	Z, r24
    12ec:	9f bf       	out	0x3f, r25	; 63
    12ee:	81 81       	ldd	r24, Z+1	; 0x01
    12f0:	81 ff       	sbrs	r24, 1
    12f2:	fd cf       	rjmp	.-6      	; 0x12ee <sysclk_init+0x7c>
    12f4:	9f b7       	in	r25, 0x3f	; 63
    12f6:	f8 94       	cli
    12f8:	00 e5       	ldi	r16, 0x50	; 80
    12fa:	10 e0       	ldi	r17, 0x00	; 0
    12fc:	d8 01       	movw	r26, r16
    12fe:	16 96       	adiw	r26, 0x06	; 6
    1300:	8c 91       	ld	r24, X
    1302:	16 97       	sbiw	r26, 0x06	; 6
    1304:	89 7f       	andi	r24, 0xF9	; 249
    1306:	16 96       	adiw	r26, 0x06	; 6
    1308:	8c 93       	st	X, r24
    130a:	16 97       	sbiw	r26, 0x06	; 6
    130c:	e0 e6       	ldi	r30, 0x60	; 96
    130e:	f0 e0       	ldi	r31, 0x00	; 0
    1310:	80 e8       	ldi	r24, 0x80	; 128
    1312:	85 83       	std	Z+5, r24	; 0x05
    1314:	8b eb       	ldi	r24, 0xBB	; 187
    1316:	86 83       	std	Z+6, r24	; 0x06
    1318:	16 96       	adiw	r26, 0x06	; 6
    131a:	8c 91       	ld	r24, X
    131c:	16 97       	sbiw	r26, 0x06	; 6
    131e:	84 60       	ori	r24, 0x04	; 4
    1320:	16 96       	adiw	r26, 0x06	; 6
    1322:	8c 93       	st	X, r24
    1324:	80 81       	ld	r24, Z
    1326:	81 60       	ori	r24, 0x01	; 1
    1328:	80 83       	st	Z, r24
    132a:	9f bf       	out	0x3f, r25	; 63
    132c:	61 e0       	ldi	r22, 0x01	; 1
    132e:	80 e4       	ldi	r24, 0x40	; 64
    1330:	90 e0       	ldi	r25, 0x00	; 0
    1332:	80 d5       	rcall	.+2816   	; 0x1e34 <ccp_write_io>
    1334:	9f b7       	in	r25, 0x3f	; 63
    1336:	f8 94       	cli
    1338:	f8 01       	movw	r30, r16
    133a:	80 81       	ld	r24, Z
    133c:	8e 7f       	andi	r24, 0xFE	; 254
    133e:	80 83       	st	Z, r24
    1340:	9f bf       	out	0x3f, r25	; 63
    1342:	24 96       	adiw	r28, 0x04	; 4
    1344:	cd bf       	out	0x3d, r28	; 61
    1346:	de bf       	out	0x3e, r29	; 62
    1348:	df 91       	pop	r29
    134a:	cf 91       	pop	r28
    134c:	1f 91       	pop	r17
    134e:	0f 91       	pop	r16
    1350:	08 95       	ret

00001352 <sysclk_enable_module>:
    1352:	9f b7       	in	r25, 0x3f	; 63
    1354:	f8 94       	cli
    1356:	e8 2f       	mov	r30, r24
    1358:	f0 e0       	ldi	r31, 0x00	; 0
    135a:	e0 59       	subi	r30, 0x90	; 144
    135c:	ff 4f       	sbci	r31, 0xFF	; 255
    135e:	60 95       	com	r22
    1360:	80 81       	ld	r24, Z
    1362:	68 23       	and	r22, r24
    1364:	60 83       	st	Z, r22
    1366:	9f bf       	out	0x3f, r25	; 63
    1368:	08 95       	ret

0000136a <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    136a:	86 30       	cpi	r24, 0x06	; 6
    136c:	11 f0       	breq	.+4      	; 0x1372 <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    136e:	60 e0       	ldi	r22, 0x00	; 0
    1370:	01 c0       	rjmp	.+2      	; 0x1374 <sysclk_enable_usb+0xa>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    1372:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1374:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    1378:	81 fd       	sbrc	r24, 1
    137a:	26 c0       	rjmp	.+76     	; 0x13c8 <sysclk_enable_usb+0x5e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    137c:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    137e:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    1380:	e0 e5       	ldi	r30, 0x50	; 80
    1382:	f0 e0       	ldi	r31, 0x00	; 0
    1384:	80 81       	ld	r24, Z
    1386:	82 60       	ori	r24, 0x02	; 2
    1388:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    138a:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    138c:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    138e:	81 ff       	sbrs	r24, 1
    1390:	fd cf       	rjmp	.-6      	; 0x138c <sysclk_enable_usb+0x22>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1392:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    1394:	f8 94       	cli
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    1396:	a0 e5       	ldi	r26, 0x50	; 80
    1398:	b0 e0       	ldi	r27, 0x00	; 0
    139a:	16 96       	adiw	r26, 0x06	; 6
    139c:	8c 91       	ld	r24, X
    139e:	16 97       	sbiw	r26, 0x06	; 6
    13a0:	89 7f       	andi	r24, 0xF9	; 249
    13a2:	16 96       	adiw	r26, 0x06	; 6
    13a4:	8c 93       	st	X, r24
    13a6:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    13a8:	e0 e6       	ldi	r30, 0x60	; 96
    13aa:	f0 e0       	ldi	r31, 0x00	; 0
    13ac:	80 e8       	ldi	r24, 0x80	; 128
    13ae:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    13b0:	8b eb       	ldi	r24, 0xBB	; 187
    13b2:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    13b4:	16 96       	adiw	r26, 0x06	; 6
    13b6:	8c 91       	ld	r24, X
    13b8:	16 97       	sbiw	r26, 0x06	; 6
    13ba:	84 60       	ori	r24, 0x04	; 4
    13bc:	16 96       	adiw	r26, 0x06	; 6
    13be:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    13c0:	80 81       	ld	r24, Z
    13c2:	81 60       	ori	r24, 0x01	; 1
    13c4:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    13c6:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    13c8:	63 60       	ori	r22, 0x03	; 3
    13ca:	84 e4       	ldi	r24, 0x44	; 68
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	32 d5       	rcall	.+2660   	; 0x1e34 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    13d0:	60 e4       	ldi	r22, 0x40	; 64
    13d2:	80 e0       	ldi	r24, 0x00	; 0
    13d4:	be cf       	rjmp	.-132    	; 0x1352 <sysclk_enable_module>
    13d6:	08 95       	ret

000013d8 <udi_vendor_getsetting>:
}

uint8_t udi_vendor_getsetting(void)
{
	return udi_vendor_alternate_setting;
}
    13d8:	80 91 b7 20 	lds	r24, 0x20B7	; 0x8020b7 <udi_vendor_alternate_setting>
    13dc:	08 95       	ret

000013de <udi_vendor_enable>:
 * \name Internal routines
 */
//@{
bool udi_vendor_enable(void)
{
	udi_vendor_alternate_setting = udc_get_interface_desc()->bAlternateSetting;
    13de:	42 d1       	rcall	.+644    	; 0x1664 <udc_get_interface_desc>
    13e0:	fc 01       	movw	r30, r24
    13e2:	83 81       	ldd	r24, Z+3	; 0x03
    13e4:	80 93 b7 20 	sts	0x20B7, r24	; 0x8020b7 <udi_vendor_alternate_setting>
	if (0 == udi_vendor_alternate_setting) {
    13e8:	81 11       	cpse	r24, r1
    13ea:	03 c0       	rjmp	.+6      	; 0x13f2 <udi_vendor_enable+0x14>
		// Call application callback
		// to notify that interface is enabled
		if (!UDI_VENDOR_ENABLE_EXT()) {
    13ec:	0c 94 ec 01 	jmp	0x3d8	; 0x3d8 <main_vendor_enable>
    13f0:	08 95       	ret
			return false;
		}
	}
	return true;
    13f2:	81 e0       	ldi	r24, 0x01	; 1
}
    13f4:	08 95       	ret

000013f6 <udi_vendor_disable>:


void udi_vendor_disable(void)
{
	if (1 == udi_vendor_alternate_setting) {
    13f6:	80 91 b7 20 	lds	r24, 0x20B7	; 0x8020b7 <udi_vendor_alternate_setting>
    13fa:	81 30       	cpi	r24, 0x01	; 1
    13fc:	09 f4       	brne	.+2      	; 0x1400 <udi_vendor_disable+0xa>
		UDI_VENDOR_DISABLE_EXT();
    13fe:	09 c8       	rjmp	.-4078   	; 0x412 <main_vendor_disable>
    1400:	08 95       	ret

00001402 <udi_vendor_setup>:
}


bool udi_vendor_setup(void)
{
	if (Udd_setup_is_in()) {
    1402:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    1406:	88 23       	and	r24, r24
    1408:	4c f4       	brge	.+18     	; 0x141c <udi_vendor_setup+0x1a>
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    140a:	80 76       	andi	r24, 0x60	; 96
    140c:	80 34       	cpi	r24, 0x40	; 64
    140e:	b1 f4       	brne	.+44     	; 0x143c <udi_vendor_setup+0x3a>
				&& (udd_g_ctrlreq.req.bRequest == 0)) {
    1410:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1414:	81 11       	cpse	r24, r1
    1416:	14 c0       	rjmp	.+40     	; 0x1440 <udi_vendor_setup+0x3e>
			return UDI_VENDOR_SETUP_IN_RECEIVED();
    1418:	01 c8       	rjmp	.-4094   	; 0x41c <main_setup_in_received>
    141a:	08 95       	ret
		}
	}
	if (Udd_setup_is_out()) {
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    141c:	80 76       	andi	r24, 0x60	; 96
    141e:	80 34       	cpi	r24, 0x40	; 64
    1420:	89 f4       	brne	.+34     	; 0x1444 <udi_vendor_setup+0x42>
				&& (udd_g_ctrlreq.req.bRequest == 0)
    1422:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1426:	81 11       	cpse	r24, r1
    1428:	0f c0       	rjmp	.+30     	; 0x1448 <udi_vendor_setup+0x46>
				&& (0 != udd_g_ctrlreq.req.wLength)) {
    142a:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    142e:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1432:	89 2b       	or	r24, r25
    1434:	59 f0       	breq	.+22     	; 0x144c <udi_vendor_setup+0x4a>
			return UDI_VENDOR_SETUP_OUT_RECEIVED();
    1436:	0c 94 0c 02 	jmp	0x418	; 0x418 <main_setup_out_received>
    143a:	08 95       	ret
		}
	}
	return false; // Not supported request
    143c:	80 e0       	ldi	r24, 0x00	; 0
    143e:	08 95       	ret
    1440:	80 e0       	ldi	r24, 0x00	; 0
    1442:	08 95       	ret
    1444:	80 e0       	ldi	r24, 0x00	; 0
    1446:	08 95       	ret
    1448:	80 e0       	ldi	r24, 0x00	; 0
    144a:	08 95       	ret
    144c:	80 e0       	ldi	r24, 0x00	; 0
}
    144e:	08 95       	ret

00001450 <udi_vendor_iso_in_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_iso_in_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
    1450:	0f 93       	push	r16
    1452:	1f 93       	push	r17
    1454:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN,
    1456:	8a 01       	movw	r16, r20
    1458:	ac 01       	movw	r20, r24
    145a:	60 e0       	ldi	r22, 0x00	; 0
    145c:	81 e8       	ldi	r24, 0x81	; 129
    145e:	0e 94 8e 13 	call	0x271c	; 0x271c <udd_ep_run>
			false,
			buf,
			buf_size,
			callback);
}
    1462:	1f 91       	pop	r17
    1464:	0f 91       	pop	r16
    1466:	08 95       	ret

00001468 <udi_vendor_iso_in_run2>:

bool udi_vendor_iso_in_run2(uint8_t * buf, iram_size_t buf_size,
udd_callback_trans_t callback)
{
    1468:	0f 93       	push	r16
    146a:	1f 93       	push	r17
    146c:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN + 1,
    146e:	8a 01       	movw	r16, r20
    1470:	ac 01       	movw	r20, r24
    1472:	60 e0       	ldi	r22, 0x00	; 0
    1474:	82 e8       	ldi	r24, 0x82	; 130
    1476:	0e 94 8e 13 	call	0x271c	; 0x271c <udd_ep_run>
	false,
	buf,
	buf_size,
	callback);
}
    147a:	1f 91       	pop	r17
    147c:	0f 91       	pop	r16
    147e:	08 95       	ret

00001480 <udi_vendor_iso_in_run3>:

bool udi_vendor_iso_in_run3(uint8_t * buf, iram_size_t buf_size,
udd_callback_trans_t callback)
{
    1480:	0f 93       	push	r16
    1482:	1f 93       	push	r17
    1484:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN + 2,
    1486:	8a 01       	movw	r16, r20
    1488:	ac 01       	movw	r20, r24
    148a:	60 e0       	ldi	r22, 0x00	; 0
    148c:	83 e8       	ldi	r24, 0x83	; 131
    148e:	0e 94 8e 13 	call	0x271c	; 0x271c <udd_ep_run>
	false,
	buf,
	buf_size,
	callback);
}
    1492:	1f 91       	pop	r17
    1494:	0f 91       	pop	r16
    1496:	08 95       	ret

00001498 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    1498:	e0 91 bc 20 	lds	r30, 0x20BC	; 0x8020bc <udc_ptr_conf>
    149c:	f0 91 bd 20 	lds	r31, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    14a0:	01 90       	ld	r0, Z+
    14a2:	f0 81       	ld	r31, Z
    14a4:	e0 2d       	mov	r30, r0
    14a6:	22 81       	ldd	r18, Z+2	; 0x02
    14a8:	33 81       	ldd	r19, Z+3	; 0x03
    14aa:	2e 0f       	add	r18, r30
    14ac:	3f 1f       	adc	r19, r31
    14ae:	fc 01       	movw	r30, r24
    14b0:	40 81       	ld	r20, Z
    14b2:	e4 0f       	add	r30, r20
    14b4:	f1 1d       	adc	r31, r1
    14b6:	e2 17       	cp	r30, r18
    14b8:	f3 07       	cpc	r31, r19
    14ba:	b8 f4       	brcc	.+46     	; 0x14ea <udc_next_desc_in_iface+0x52>
    14bc:	81 81       	ldd	r24, Z+1	; 0x01
    14be:	84 30       	cpi	r24, 0x04	; 4
    14c0:	b9 f0       	breq	.+46     	; 0x14f0 <udc_next_desc_in_iface+0x58>
    14c2:	86 13       	cpse	r24, r22
    14c4:	09 c0       	rjmp	.+18     	; 0x14d8 <udc_next_desc_in_iface+0x40>
    14c6:	05 c0       	rjmp	.+10     	; 0x14d2 <udc_next_desc_in_iface+0x3a>
    14c8:	81 81       	ldd	r24, Z+1	; 0x01
    14ca:	84 30       	cpi	r24, 0x04	; 4
    14cc:	a1 f0       	breq	.+40     	; 0x14f6 <udc_next_desc_in_iface+0x5e>
    14ce:	86 13       	cpse	r24, r22
    14d0:	03 c0       	rjmp	.+6      	; 0x14d8 <udc_next_desc_in_iface+0x40>
    14d2:	8e 2f       	mov	r24, r30
    14d4:	9f 2f       	mov	r25, r31
    14d6:	08 95       	ret
    14d8:	80 81       	ld	r24, Z
    14da:	e8 0f       	add	r30, r24
    14dc:	f1 1d       	adc	r31, r1
    14de:	e2 17       	cp	r30, r18
    14e0:	f3 07       	cpc	r31, r19
    14e2:	90 f3       	brcs	.-28     	; 0x14c8 <udc_next_desc_in_iface+0x30>
    14e4:	80 e0       	ldi	r24, 0x00	; 0
    14e6:	90 e0       	ldi	r25, 0x00	; 0
    14e8:	08 95       	ret
    14ea:	80 e0       	ldi	r24, 0x00	; 0
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	08 95       	ret
    14f0:	80 e0       	ldi	r24, 0x00	; 0
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	08 95       	ret
    14f6:	80 e0       	ldi	r24, 0x00	; 0
    14f8:	90 e0       	ldi	r25, 0x00	; 0
    14fa:	08 95       	ret

000014fc <udc_valid_address>:
    14fc:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1500:	8f 77       	andi	r24, 0x7F	; 127
    1502:	0c 94 bc 12 	jmp	0x2578	; 0x2578 <udd_set_address>
    1506:	08 95       	ret

00001508 <udc_update_iface_desc>:
    1508:	90 91 be 20 	lds	r25, 0x20BE	; 0x8020be <udc_num_configuration>
    150c:	99 23       	and	r25, r25
    150e:	81 f1       	breq	.+96     	; 0x1570 <udc_update_iface_desc+0x68>
    1510:	e0 91 bc 20 	lds	r30, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1514:	f0 91 bd 20 	lds	r31, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1518:	01 90       	ld	r0, Z+
    151a:	f0 81       	ld	r31, Z
    151c:	e0 2d       	mov	r30, r0
    151e:	94 81       	ldd	r25, Z+4	; 0x04
    1520:	89 17       	cp	r24, r25
    1522:	40 f5       	brcc	.+80     	; 0x1574 <udc_update_iface_desc+0x6c>
    1524:	e0 93 ba 20 	sts	0x20BA, r30	; 0x8020ba <udc_ptr_iface>
    1528:	f0 93 bb 20 	sts	0x20BB, r31	; 0x8020bb <udc_ptr_iface+0x1>
    152c:	22 81       	ldd	r18, Z+2	; 0x02
    152e:	33 81       	ldd	r19, Z+3	; 0x03
    1530:	2e 0f       	add	r18, r30
    1532:	3f 1f       	adc	r19, r31
    1534:	e2 17       	cp	r30, r18
    1536:	f3 07       	cpc	r31, r19
    1538:	f8 f4       	brcc	.+62     	; 0x1578 <udc_update_iface_desc+0x70>
    153a:	91 81       	ldd	r25, Z+1	; 0x01
    153c:	94 30       	cpi	r25, 0x04	; 4
    153e:	61 f4       	brne	.+24     	; 0x1558 <udc_update_iface_desc+0x50>
    1540:	92 81       	ldd	r25, Z+2	; 0x02
    1542:	98 13       	cpse	r25, r24
    1544:	09 c0       	rjmp	.+18     	; 0x1558 <udc_update_iface_desc+0x50>
    1546:	93 81       	ldd	r25, Z+3	; 0x03
    1548:	96 13       	cpse	r25, r22
    154a:	06 c0       	rjmp	.+12     	; 0x1558 <udc_update_iface_desc+0x50>
    154c:	e0 93 ba 20 	sts	0x20BA, r30	; 0x8020ba <udc_ptr_iface>
    1550:	f0 93 bb 20 	sts	0x20BB, r31	; 0x8020bb <udc_ptr_iface+0x1>
    1554:	81 e0       	ldi	r24, 0x01	; 1
    1556:	08 95       	ret
    1558:	90 81       	ld	r25, Z
    155a:	e9 0f       	add	r30, r25
    155c:	f1 1d       	adc	r31, r1
    155e:	e2 17       	cp	r30, r18
    1560:	f3 07       	cpc	r31, r19
    1562:	58 f3       	brcs	.-42     	; 0x153a <udc_update_iface_desc+0x32>
    1564:	e0 93 ba 20 	sts	0x20BA, r30	; 0x8020ba <udc_ptr_iface>
    1568:	f0 93 bb 20 	sts	0x20BB, r31	; 0x8020bb <udc_ptr_iface+0x1>
    156c:	80 e0       	ldi	r24, 0x00	; 0
    156e:	08 95       	ret
    1570:	80 e0       	ldi	r24, 0x00	; 0
    1572:	08 95       	ret
    1574:	80 e0       	ldi	r24, 0x00	; 0
    1576:	08 95       	ret
    1578:	80 e0       	ldi	r24, 0x00	; 0
    157a:	08 95       	ret

0000157c <udc_iface_disable>:
    157c:	ef 92       	push	r14
    157e:	ff 92       	push	r15
    1580:	1f 93       	push	r17
    1582:	cf 93       	push	r28
    1584:	df 93       	push	r29
    1586:	c8 2f       	mov	r28, r24
    1588:	60 e0       	ldi	r22, 0x00	; 0
    158a:	be df       	rcall	.-132    	; 0x1508 <udc_update_iface_desc>
    158c:	18 2f       	mov	r17, r24
    158e:	88 23       	and	r24, r24
    1590:	81 f1       	breq	.+96     	; 0x15f2 <udc_iface_disable+0x76>
    1592:	a0 91 bc 20 	lds	r26, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1596:	b0 91 bd 20 	lds	r27, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    159a:	ec 2f       	mov	r30, r28
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	ee 0f       	add	r30, r30
    15a0:	ff 1f       	adc	r31, r31
    15a2:	12 96       	adiw	r26, 0x02	; 2
    15a4:	8d 91       	ld	r24, X+
    15a6:	9c 91       	ld	r25, X
    15a8:	13 97       	sbiw	r26, 0x03	; 3
    15aa:	e8 0f       	add	r30, r24
    15ac:	f9 1f       	adc	r31, r25
    15ae:	e0 80       	ld	r14, Z
    15b0:	f1 80       	ldd	r15, Z+1	; 0x01
    15b2:	d7 01       	movw	r26, r14
    15b4:	16 96       	adiw	r26, 0x06	; 6
    15b6:	ed 91       	ld	r30, X+
    15b8:	fc 91       	ld	r31, X
    15ba:	17 97       	sbiw	r26, 0x07	; 7
    15bc:	09 95       	icall
    15be:	68 2f       	mov	r22, r24
    15c0:	8c 2f       	mov	r24, r28
    15c2:	a2 df       	rcall	.-188    	; 0x1508 <udc_update_iface_desc>
    15c4:	18 2f       	mov	r17, r24
    15c6:	88 23       	and	r24, r24
    15c8:	a1 f0       	breq	.+40     	; 0x15f2 <udc_iface_disable+0x76>
    15ca:	c0 91 ba 20 	lds	r28, 0x20BA	; 0x8020ba <udc_ptr_iface>
    15ce:	d0 91 bb 20 	lds	r29, 0x20BB	; 0x8020bb <udc_ptr_iface+0x1>
    15d2:	65 e0       	ldi	r22, 0x05	; 5
    15d4:	ce 01       	movw	r24, r28
    15d6:	60 df       	rcall	.-320    	; 0x1498 <udc_next_desc_in_iface>
    15d8:	ec 01       	movw	r28, r24
    15da:	89 2b       	or	r24, r25
    15dc:	21 f0       	breq	.+8      	; 0x15e6 <udc_iface_disable+0x6a>
    15de:	8a 81       	ldd	r24, Y+2	; 0x02
    15e0:	0e 94 91 14 	call	0x2922	; 0x2922 <udd_ep_free>
    15e4:	f6 cf       	rjmp	.-20     	; 0x15d2 <udc_iface_disable+0x56>
    15e6:	d7 01       	movw	r26, r14
    15e8:	12 96       	adiw	r26, 0x02	; 2
    15ea:	ed 91       	ld	r30, X+
    15ec:	fc 91       	ld	r31, X
    15ee:	13 97       	sbiw	r26, 0x03	; 3
    15f0:	09 95       	icall
    15f2:	81 2f       	mov	r24, r17
    15f4:	df 91       	pop	r29
    15f6:	cf 91       	pop	r28
    15f8:	1f 91       	pop	r17
    15fa:	ff 90       	pop	r15
    15fc:	ef 90       	pop	r14
    15fe:	08 95       	ret

00001600 <udc_iface_enable>:
    1600:	1f 93       	push	r17
    1602:	cf 93       	push	r28
    1604:	df 93       	push	r29
    1606:	18 2f       	mov	r17, r24
    1608:	7f df       	rcall	.-258    	; 0x1508 <udc_update_iface_desc>
    160a:	88 23       	and	r24, r24
    160c:	39 f1       	breq	.+78     	; 0x165c <udc_iface_enable+0x5c>
    160e:	c0 91 ba 20 	lds	r28, 0x20BA	; 0x8020ba <udc_ptr_iface>
    1612:	d0 91 bb 20 	lds	r29, 0x20BB	; 0x8020bb <udc_ptr_iface+0x1>
    1616:	65 e0       	ldi	r22, 0x05	; 5
    1618:	ce 01       	movw	r24, r28
    161a:	3e df       	rcall	.-388    	; 0x1498 <udc_next_desc_in_iface>
    161c:	ec 01       	movw	r28, r24
    161e:	89 2b       	or	r24, r25
    1620:	41 f0       	breq	.+16     	; 0x1632 <udc_iface_enable+0x32>
    1622:	4c 81       	ldd	r20, Y+4	; 0x04
    1624:	5d 81       	ldd	r21, Y+5	; 0x05
    1626:	6b 81       	ldd	r22, Y+3	; 0x03
    1628:	8a 81       	ldd	r24, Y+2	; 0x02
    162a:	b3 d7       	rcall	.+3942   	; 0x2592 <udd_ep_alloc>
    162c:	81 11       	cpse	r24, r1
    162e:	f3 cf       	rjmp	.-26     	; 0x1616 <udc_iface_enable+0x16>
    1630:	15 c0       	rjmp	.+42     	; 0x165c <udc_iface_enable+0x5c>
    1632:	a0 91 bc 20 	lds	r26, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1636:	b0 91 bd 20 	lds	r27, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    163a:	e1 2f       	mov	r30, r17
    163c:	f0 e0       	ldi	r31, 0x00	; 0
    163e:	ee 0f       	add	r30, r30
    1640:	ff 1f       	adc	r31, r31
    1642:	12 96       	adiw	r26, 0x02	; 2
    1644:	8d 91       	ld	r24, X+
    1646:	9c 91       	ld	r25, X
    1648:	13 97       	sbiw	r26, 0x03	; 3
    164a:	e8 0f       	add	r30, r24
    164c:	f9 1f       	adc	r31, r25
    164e:	01 90       	ld	r0, Z+
    1650:	f0 81       	ld	r31, Z
    1652:	e0 2d       	mov	r30, r0
    1654:	01 90       	ld	r0, Z+
    1656:	f0 81       	ld	r31, Z
    1658:	e0 2d       	mov	r30, r0
    165a:	09 95       	icall
    165c:	df 91       	pop	r29
    165e:	cf 91       	pop	r28
    1660:	1f 91       	pop	r17
    1662:	08 95       	ret

00001664 <udc_get_interface_desc>:
    1664:	80 91 ba 20 	lds	r24, 0x20BA	; 0x8020ba <udc_ptr_iface>
    1668:	90 91 bb 20 	lds	r25, 0x20BB	; 0x8020bb <udc_ptr_iface+0x1>
    166c:	08 95       	ret

0000166e <udc_start>:
    166e:	ff c6       	rjmp	.+3582   	; 0x246e <udd_enable>
    1670:	08 95       	ret

00001672 <udc_reset>:
    1672:	cf 93       	push	r28
    1674:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1678:	88 23       	and	r24, r24
    167a:	c1 f0       	breq	.+48     	; 0x16ac <udc_reset+0x3a>
    167c:	e0 91 bc 20 	lds	r30, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1680:	f0 91 bd 20 	lds	r31, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1684:	01 90       	ld	r0, Z+
    1686:	f0 81       	ld	r31, Z
    1688:	e0 2d       	mov	r30, r0
    168a:	84 81       	ldd	r24, Z+4	; 0x04
    168c:	88 23       	and	r24, r24
    168e:	71 f0       	breq	.+28     	; 0x16ac <udc_reset+0x3a>
    1690:	c0 e0       	ldi	r28, 0x00	; 0
    1692:	8c 2f       	mov	r24, r28
    1694:	73 df       	rcall	.-282    	; 0x157c <udc_iface_disable>
    1696:	cf 5f       	subi	r28, 0xFF	; 255
    1698:	e0 91 bc 20 	lds	r30, 0x20BC	; 0x8020bc <udc_ptr_conf>
    169c:	f0 91 bd 20 	lds	r31, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    16a0:	01 90       	ld	r0, Z+
    16a2:	f0 81       	ld	r31, Z
    16a4:	e0 2d       	mov	r30, r0
    16a6:	84 81       	ldd	r24, Z+4	; 0x04
    16a8:	c8 17       	cp	r28, r24
    16aa:	98 f3       	brcs	.-26     	; 0x1692 <udc_reset+0x20>
    16ac:	10 92 be 20 	sts	0x20BE, r1	; 0x8020be <udc_num_configuration>
    16b0:	10 92 c2 20 	sts	0x20C2, r1	; 0x8020c2 <udc_device_status>
    16b4:	10 92 c3 20 	sts	0x20C3, r1	; 0x8020c3 <udc_device_status+0x1>
    16b8:	cf 91       	pop	r28
    16ba:	08 95       	ret

000016bc <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    16bc:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    16be:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    16c2:	88 23       	and	r24, r24
    16c4:	49 f1       	breq	.+82     	; 0x1718 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    16c6:	a0 91 bc 20 	lds	r26, 0x20BC	; 0x8020bc <udc_ptr_conf>
    16ca:	b0 91 bd 20 	lds	r27, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    16ce:	ed 91       	ld	r30, X+
    16d0:	fc 91       	ld	r31, X
    16d2:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    16d4:	84 81       	ldd	r24, Z+4	; 0x04
    16d6:	88 23       	and	r24, r24
    16d8:	f9 f0       	breq	.+62     	; 0x1718 <udc_sof_notify+0x5c>
    16da:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    16dc:	ec 2f       	mov	r30, r28
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	ee 0f       	add	r30, r30
    16e2:	ff 1f       	adc	r31, r31
    16e4:	12 96       	adiw	r26, 0x02	; 2
    16e6:	8d 91       	ld	r24, X+
    16e8:	9c 91       	ld	r25, X
    16ea:	13 97       	sbiw	r26, 0x03	; 3
    16ec:	e8 0f       	add	r30, r24
    16ee:	f9 1f       	adc	r31, r25
    16f0:	01 90       	ld	r0, Z+
    16f2:	f0 81       	ld	r31, Z
    16f4:	e0 2d       	mov	r30, r0
    16f6:	00 84       	ldd	r0, Z+8	; 0x08
    16f8:	f1 85       	ldd	r31, Z+9	; 0x09
    16fa:	e0 2d       	mov	r30, r0
    16fc:	30 97       	sbiw	r30, 0x00	; 0
    16fe:	09 f0       	breq	.+2      	; 0x1702 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    1700:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    1702:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1704:	a0 91 bc 20 	lds	r26, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1708:	b0 91 bd 20 	lds	r27, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    170c:	ed 91       	ld	r30, X+
    170e:	fc 91       	ld	r31, X
    1710:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1712:	84 81       	ldd	r24, Z+4	; 0x04
    1714:	c8 17       	cp	r28, r24
    1716:	10 f3       	brcs	.-60     	; 0x16dc <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    1718:	cf 91       	pop	r28
    171a:	08 95       	ret

0000171c <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    171c:	0f 93       	push	r16
    171e:	1f 93       	push	r17
    1720:	cf 93       	push	r28
    1722:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    1724:	ea e5       	ldi	r30, 0x5A	; 90
    1726:	f4 e2       	ldi	r31, 0x24	; 36
    1728:	12 86       	std	Z+10, r1	; 0x0a
    172a:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    172c:	14 86       	std	Z+12, r1	; 0x0c
    172e:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    1730:	16 86       	std	Z+14, r1	; 0x0e
    1732:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    1734:	80 81       	ld	r24, Z
    1736:	88 23       	and	r24, r24
    1738:	3c f4       	brge	.+14     	; 0x1748 <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0) {
    173a:	20 91 60 24 	lds	r18, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    173e:	30 91 61 24 	lds	r19, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1742:	23 2b       	or	r18, r19
    1744:	09 f4       	brne	.+2      	; 0x1748 <udc_process_setup+0x2c>
    1746:	6a c3       	rjmp	.+1748   	; 0x1e1c <udc_process_setup+0x700>
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
    1748:	80 76       	andi	r24, 0x60	; 96
    174a:	80 34       	cpi	r24, 0x40	; 64
    174c:	09 f0       	breq	.+2      	; 0x1750 <udc_process_setup+0x34>
    174e:	08 c1       	rjmp	.+528    	; 0x1960 <udc_process_setup+0x244>
	}
	return false;
}

static bool udc_reqvend(void){
	switch (udd_g_ctrlreq.req.bRequest){
    1750:	e0 91 5b 24 	lds	r30, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1754:	8e 2f       	mov	r24, r30
    1756:	90 e0       	ldi	r25, 0x00	; 0
    1758:	fc 01       	movw	r30, r24
    175a:	e0 5a       	subi	r30, 0xA0	; 160
    175c:	f1 09       	sbc	r31, r1
    175e:	e8 30       	cpi	r30, 0x08	; 8
    1760:	f1 05       	cpc	r31, r1
    1762:	08 f0       	brcs	.+2      	; 0x1766 <udc_process_setup+0x4a>
    1764:	f4 c0       	rjmp	.+488    	; 0x194e <udc_process_setup+0x232>
    1766:	e2 5f       	subi	r30, 0xF2	; 242
    1768:	fe 4f       	sbci	r31, 0xFE	; 254
    176a:	0c 94 92 16 	jmp	0x2d24	; 0x2d24 <__tablejump2__>
		case 0xa0: //Break!  (Debug command)
			asm("nop");
    176e:	00 00       	nop
    1770:	59 c3       	rjmp	.+1714   	; 0x1e24 <udc_process_setup+0x708>
			return 1;
		case 0xa1: //Receive waveform for signal gen
			TC_DAC.CTRLA = 0x00;
    1772:	e0 e0       	ldi	r30, 0x00	; 0
    1774:	f8 e0       	ldi	r31, 0x08	; 8
    1776:	10 82       	st	Z, r1
			TC_DAC.PERBUF = udd_g_ctrlreq.req.wValue;
    1778:	ca e5       	ldi	r28, 0x5A	; 90
    177a:	d4 e2       	ldi	r29, 0x24	; 36
    177c:	8a 81       	ldd	r24, Y+2	; 0x02
    177e:	9b 81       	ldd	r25, Y+3	; 0x03
    1780:	86 ab       	std	Z+54, r24	; 0x36
    1782:	97 ab       	std	Z+55, r25	; 0x37
			TC_DAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    1784:	8c 81       	ldd	r24, Y+4	; 0x04
    1786:	8f 70       	andi	r24, 0x0F	; 15
    1788:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH1, udd_g_ctrlreq.req.wLength);
    178a:	6e 81       	ldd	r22, Y+6	; 0x06
    178c:	7f 81       	ldd	r23, Y+7	; 0x07
    178e:	8a e5       	ldi	r24, 0x5A	; 90
    1790:	92 e2       	ldi	r25, 0x22	; 34
    1792:	f8 d6       	rcall	.+3568   	; 0x2584 <udd_set_setup_payload>
			if(dacBuf_len != udd_g_ctrlreq.req.wLength){
    1794:	8e 81       	ldd	r24, Y+6	; 0x06
    1796:	9f 81       	ldd	r25, Y+7	; 0x07
    1798:	20 91 04 20 	lds	r18, 0x2004	; 0x802004 <dacBuf_len>
    179c:	30 91 05 20 	lds	r19, 0x2005	; 0x802005 <dacBuf_len+0x1>
    17a0:	82 17       	cp	r24, r18
    17a2:	93 07       	cpc	r25, r19
    17a4:	09 f4       	brne	.+2      	; 0x17a8 <udc_process_setup+0x8c>
    17a6:	3e c3       	rjmp	.+1660   	; 0x1e24 <udc_process_setup+0x708>
				dacBuf_len = udd_g_ctrlreq.req.wLength;
    17a8:	80 93 04 20 	sts	0x2004, r24	; 0x802004 <dacBuf_len>
    17ac:	90 93 05 20 	sts	0x2005, r25	; 0x802005 <dacBuf_len+0x1>
				switch(global_mode){
    17b0:	e0 91 00 20 	lds	r30, 0x2000	; 0x802000 <__data_start>
    17b4:	8e 2f       	mov	r24, r30
    17b6:	90 e0       	ldi	r25, 0x00	; 0
    17b8:	88 30       	cpi	r24, 0x08	; 8
    17ba:	91 05       	cpc	r25, r1
    17bc:	08 f0       	brcs	.+2      	; 0x17c0 <udc_process_setup+0xa4>
    17be:	c9 c0       	rjmp	.+402    	; 0x1952 <udc_process_setup+0x236>
    17c0:	fc 01       	movw	r30, r24
    17c2:	ea 5e       	subi	r30, 0xEA	; 234
    17c4:	fe 4f       	sbci	r31, 0xFE	; 254
    17c6:	0c 94 92 16 	jmp	0x2d24	; 0x2d24 <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    17ca:	0e 94 be 02 	call	0x57c	; 0x57c <tiny_dma_set_mode_0>
    17ce:	2a c3       	rjmp	.+1620   	; 0x1e24 <udc_process_setup+0x708>
					break;
					case 1:
					tiny_dma_set_mode_1();
    17d0:	0e 94 32 03 	call	0x664	; 0x664 <tiny_dma_set_mode_1>
    17d4:	27 c3       	rjmp	.+1614   	; 0x1e24 <udc_process_setup+0x708>
					break;
					case 2:
					tiny_dma_set_mode_2();
    17d6:	0e 94 ab 03 	call	0x756	; 0x756 <tiny_dma_set_mode_2>
    17da:	24 c3       	rjmp	.+1608   	; 0x1e24 <udc_process_setup+0x708>
					break;
					case 3:
					tiny_dma_set_mode_3();
    17dc:	32 d8       	rcall	.-3996   	; 0x842 <tiny_dma_set_mode_3>
    17de:	22 c3       	rjmp	.+1604   	; 0x1e24 <udc_process_setup+0x708>
					break;
					case 4:
					tiny_dma_set_mode_4();
    17e0:	ad d8       	rcall	.-3750   	; 0x93c <tiny_dma_set_mode_4>
    17e2:	20 c3       	rjmp	.+1600   	; 0x1e24 <udc_process_setup+0x708>
					break;
					case 5:
					tiny_dma_set_mode_5();
    17e4:	22 d9       	rcall	.-3516   	; 0xa2a <tiny_dma_set_mode_5>
    17e6:	1e c3       	rjmp	.+1596   	; 0x1e24 <udc_process_setup+0x708>
					break;
					case 6:
					tiny_dma_set_mode_6();
    17e8:	68 d9       	rcall	.-3376   	; 0xaba <tiny_dma_set_mode_6>
    17ea:	1c c3       	rjmp	.+1592   	; 0x1e24 <udc_process_setup+0x708>
					break;
					case 7:
					tiny_dma_set_mode_7();
    17ec:	c9 d9       	rcall	.-3182   	; 0xb80 <tiny_dma_set_mode_7>
    17ee:	1a c3       	rjmp	.+1588   	; 0x1e24 <udc_process_setup+0x708>
					break;
				}
			}
			return 1;
		case 0xa2: //CH2 waveform
			TC_AUXDAC.CTRLA = 0x00;
    17f0:	e0 e4       	ldi	r30, 0x40	; 64
    17f2:	f8 e0       	ldi	r31, 0x08	; 8
    17f4:	10 82       	st	Z, r1
			TC_AUXDAC.PERBUF = udd_g_ctrlreq.req.wValue;
    17f6:	ca e5       	ldi	r28, 0x5A	; 90
    17f8:	d4 e2       	ldi	r29, 0x24	; 36
    17fa:	8a 81       	ldd	r24, Y+2	; 0x02
    17fc:	9b 81       	ldd	r25, Y+3	; 0x03
    17fe:	86 ab       	std	Z+54, r24	; 0x36
    1800:	97 ab       	std	Z+55, r25	; 0x37
			TC_AUXDAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    1802:	8c 81       	ldd	r24, Y+4	; 0x04
    1804:	8f 70       	andi	r24, 0x0F	; 15
    1806:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH2, udd_g_ctrlreq.req.wLength);
    1808:	6e 81       	ldd	r22, Y+6	; 0x06
    180a:	7f 81       	ldd	r23, Y+7	; 0x07
    180c:	8a e6       	ldi	r24, 0x6A	; 106
    180e:	94 e2       	ldi	r25, 0x24	; 36
    1810:	b9 d6       	rcall	.+3442   	; 0x2584 <udd_set_setup_payload>
			if(auxDacBufLen != udd_g_ctrlreq.req.wLength){
    1812:	8e 81       	ldd	r24, Y+6	; 0x06
    1814:	9f 81       	ldd	r25, Y+7	; 0x07
    1816:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <auxDacBufLen>
    181a:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <auxDacBufLen+0x1>
    181e:	82 17       	cp	r24, r18
    1820:	93 07       	cpc	r25, r19
    1822:	09 f4       	brne	.+2      	; 0x1826 <udc_process_setup+0x10a>
    1824:	ff c2       	rjmp	.+1534   	; 0x1e24 <udc_process_setup+0x708>
				auxDacBufLen = udd_g_ctrlreq.req.wLength;
    1826:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <auxDacBufLen>
    182a:	90 93 03 20 	sts	0x2003, r25	; 0x802003 <auxDacBufLen+0x1>
				switch(global_mode){
    182e:	e0 91 00 20 	lds	r30, 0x2000	; 0x802000 <__data_start>
    1832:	8e 2f       	mov	r24, r30
    1834:	90 e0       	ldi	r25, 0x00	; 0
    1836:	88 30       	cpi	r24, 0x08	; 8
    1838:	91 05       	cpc	r25, r1
    183a:	08 f0       	brcs	.+2      	; 0x183e <udc_process_setup+0x122>
    183c:	8c c0       	rjmp	.+280    	; 0x1956 <udc_process_setup+0x23a>
    183e:	fc 01       	movw	r30, r24
    1840:	e2 5e       	subi	r30, 0xE2	; 226
    1842:	fe 4f       	sbci	r31, 0xFE	; 254
    1844:	0c 94 92 16 	jmp	0x2d24	; 0x2d24 <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    1848:	0e 94 be 02 	call	0x57c	; 0x57c <tiny_dma_set_mode_0>
    184c:	eb c2       	rjmp	.+1494   	; 0x1e24 <udc_process_setup+0x708>
					break;
					case 1:
					tiny_dma_set_mode_1();
    184e:	0e 94 32 03 	call	0x664	; 0x664 <tiny_dma_set_mode_1>
    1852:	e8 c2       	rjmp	.+1488   	; 0x1e24 <udc_process_setup+0x708>
					break;
					case 2:
					tiny_dma_set_mode_2();
    1854:	0e 94 ab 03 	call	0x756	; 0x756 <tiny_dma_set_mode_2>
    1858:	e5 c2       	rjmp	.+1482   	; 0x1e24 <udc_process_setup+0x708>
					break;
					case 3:
					tiny_dma_set_mode_3();
    185a:	0e 94 21 04 	call	0x842	; 0x842 <tiny_dma_set_mode_3>
    185e:	e2 c2       	rjmp	.+1476   	; 0x1e24 <udc_process_setup+0x708>
					break;
					case 4:
					tiny_dma_set_mode_4();
    1860:	6d d8       	rcall	.-3878   	; 0x93c <tiny_dma_set_mode_4>
    1862:	e0 c2       	rjmp	.+1472   	; 0x1e24 <udc_process_setup+0x708>
					break;
					case 5:
					tiny_dma_set_mode_5();
    1864:	e2 d8       	rcall	.-3644   	; 0xa2a <tiny_dma_set_mode_5>
    1866:	de c2       	rjmp	.+1468   	; 0x1e24 <udc_process_setup+0x708>
					break;
					case 6:
					tiny_dma_set_mode_6();
    1868:	28 d9       	rcall	.-3504   	; 0xaba <tiny_dma_set_mode_6>
    186a:	dc c2       	rjmp	.+1464   	; 0x1e24 <udc_process_setup+0x708>
					break;
					case 7:
					tiny_dma_set_mode_7();
    186c:	89 d9       	rcall	.-3310   	; 0xb80 <tiny_dma_set_mode_7>
    186e:	da c2       	rjmp	.+1460   	; 0x1e24 <udc_process_setup+0x708>
					break;
				}
			}
			return 1;
		case 0xa3: //PSU voltage control
			TC_PSU.CCA = 0;
    1870:	10 92 68 09 	sts	0x0968, r1	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1874:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
			PSU_target = udd_g_ctrlreq.req.wValue;
    1878:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    187c:	80 93 b2 20 	sts	0x20B2, r24	; 0x8020b2 <__data_end>
    1880:	d1 c2       	rjmp	.+1442   	; 0x1e24 <udc_process_setup+0x708>
			return 1;
		case 0xa4: //Triple mode
			PORTB.OUT = udd_g_ctrlreq.req.wValue;
    1882:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1886:	80 93 24 06 	sts	0x0624, r24	; 0x800624 <__TEXT_REGION_LENGTH__+0x700624>
    188a:	cc c2       	rjmp	.+1432   	; 0x1e24 <udc_process_setup+0x708>
			return 1;			
		case 0xa5: //Control Gain and Scope modes
			switch(udd_g_ctrlreq.req.wValue){
    188c:	e0 91 5c 24 	lds	r30, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1890:	f0 91 5d 24 	lds	r31, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    1894:	e8 30       	cpi	r30, 0x08	; 8
    1896:	f1 05       	cpc	r31, r1
    1898:	08 f0       	brcs	.+2      	; 0x189c <udc_process_setup+0x180>
    189a:	5f c0       	rjmp	.+190    	; 0x195a <udc_process_setup+0x23e>
    189c:	ea 5d       	subi	r30, 0xDA	; 218
    189e:	fe 4f       	sbci	r31, 0xFE	; 254
    18a0:	0c 94 92 16 	jmp	0x2d24	; 0x2d24 <__tablejump2__>
				case 0:  //Mode 0
					tiny_adc_setup(0, 0);
    18a4:	60 e0       	ldi	r22, 0x00	; 0
    18a6:	80 e0       	ldi	r24, 0x00	; 0
    18a8:	0e 94 42 02 	call	0x484	; 0x484 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    18ac:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    18b0:	0e 94 10 02 	call	0x420	; 0x420 <tiny_adc_ch0setup>
					tiny_dma_set_mode_0();
    18b4:	0e 94 be 02 	call	0x57c	; 0x57c <tiny_dma_set_mode_0>
    18b8:	b5 c2       	rjmp	.+1386   	; 0x1e24 <udc_process_setup+0x708>
					break;
				case 1:  //Mode 1
					tiny_adc_setup(0, 0);
    18ba:	60 e0       	ldi	r22, 0x00	; 0
    18bc:	80 e0       	ldi	r24, 0x00	; 0
    18be:	0e 94 42 02 	call	0x484	; 0x484 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    18c2:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    18c6:	0e 94 10 02 	call	0x420	; 0x420 <tiny_adc_ch0setup>
					tiny_dma_set_mode_1();
    18ca:	0e 94 32 03 	call	0x664	; 0x664 <tiny_dma_set_mode_1>
    18ce:	aa c2       	rjmp	.+1364   	; 0x1e24 <udc_process_setup+0x708>
					break;
				case 2:  //Mode 2
					tiny_adc_setup(1, 1);
    18d0:	61 e0       	ldi	r22, 0x01	; 1
    18d2:	81 e0       	ldi	r24, 0x01	; 1
    18d4:	0e 94 42 02 	call	0x484	; 0x484 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    18d8:	ca e5       	ldi	r28, 0x5A	; 90
    18da:	d4 e2       	ldi	r29, 0x24	; 36
    18dc:	8c 81       	ldd	r24, Y+4	; 0x04
    18de:	0e 94 10 02 	call	0x420	; 0x420 <tiny_adc_ch0setup>
					tiny_adc_ch1setup(udd_g_ctrlreq.req.wIndex>>8);
    18e2:	8d 81       	ldd	r24, Y+5	; 0x05
    18e4:	0e 94 25 02 	call	0x44a	; 0x44a <tiny_adc_ch1setup>
					tiny_dma_set_mode_2();
    18e8:	0e 94 ab 03 	call	0x756	; 0x756 <tiny_dma_set_mode_2>
    18ec:	9b c2       	rjmp	.+1334   	; 0x1e24 <udc_process_setup+0x708>
					break;
				case 3:  //Mode 3
					tiny_dma_set_mode_3();
    18ee:	0e 94 21 04 	call	0x842	; 0x842 <tiny_dma_set_mode_3>
    18f2:	98 c2       	rjmp	.+1328   	; 0x1e24 <udc_process_setup+0x708>
					break;
				case 4:  //Mode 4
					tiny_dma_set_mode_4();
    18f4:	23 d8       	rcall	.-4026   	; 0x93c <tiny_dma_set_mode_4>
    18f6:	96 c2       	rjmp	.+1324   	; 0x1e24 <udc_process_setup+0x708>
					break;
				case 5:  //Mode 5
					tiny_adc_setup(0, 0);
    18f8:	60 e0       	ldi	r22, 0x00	; 0
    18fa:	80 e0       	ldi	r24, 0x00	; 0
    18fc:	0e 94 42 02 	call	0x484	; 0x484 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1900:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1904:	0e 94 10 02 	call	0x420	; 0x420 <tiny_adc_ch0setup>
					tiny_dma_set_mode_5();
    1908:	90 d8       	rcall	.-3808   	; 0xa2a <tiny_dma_set_mode_5>
    190a:	8c c2       	rjmp	.+1304   	; 0x1e24 <udc_process_setup+0x708>
					break;
				case 6:  //Mode 6
					tiny_adc_setup(0, 1);
    190c:	61 e0       	ldi	r22, 0x01	; 1
    190e:	80 e0       	ldi	r24, 0x00	; 0
    1910:	0e 94 42 02 	call	0x484	; 0x484 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1914:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1918:	0e 94 10 02 	call	0x420	; 0x420 <tiny_adc_ch0setup>
					tiny_dma_set_mode_6();
    191c:	ce d8       	rcall	.-3684   	; 0xaba <tiny_dma_set_mode_6>
    191e:	82 c2       	rjmp	.+1284   	; 0x1e24 <udc_process_setup+0x708>
					break;		
				case 7:  //Mode 7
					tiny_adc_setup(0, 2);
    1920:	62 e0       	ldi	r22, 0x02	; 2
    1922:	80 e0       	ldi	r24, 0x00	; 0
    1924:	0e 94 42 02 	call	0x484	; 0x484 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
    1928:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    192c:	80 68       	ori	r24, 0x80	; 128
    192e:	0e 94 10 02 	call	0x420	; 0x420 <tiny_adc_ch0setup>
					tiny_dma_set_mode_7();
    1932:	26 d9       	rcall	.-3508   	; 0xb80 <tiny_dma_set_mode_7>
    1934:	77 c2       	rjmp	.+1262   	; 0x1e24 <udc_process_setup+0x708>
				default:
					return 0;
			}
			return 1;
		case 0xa6:  //Digital out???
			PORTE.OUT = udd_g_ctrlreq.req.wValue;
    1936:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    193a:	80 93 84 06 	sts	0x0684, r24	; 0x800684 <__TEXT_REGION_LENGTH__+0x700684>
    193e:	72 c2       	rjmp	.+1252   	; 0x1e24 <udc_process_setup+0x708>
		case 0xa7:  //Soft Reset
		
		//Code here from SprinterSB
		//http://www.avrfreaks.net/comment/872674
		//I don't understand it, but it seems to do the job
			    __asm volatile ("cli"                 "\n\t"
    1940:	e9 e7       	ldi	r30, 0x79	; 121
    1942:	f0 e0       	ldi	r31, 0x00	; 0
    1944:	91 e0       	ldi	r25, 0x01	; 1
    1946:	88 ed       	ldi	r24, 0xD8	; 216
    1948:	f8 94       	cli
    194a:	84 bf       	out	0x34, r24	; 52
    194c:	90 83       	st	Z, r25
			    [swrst] "r" ((uint8_t) RST_SWRST_bm),
			    [rst]   "e" (&RST.CTRL)
			    : "memory");
			    __builtin_unreachable();
		default:
			return 0;
    194e:	80 e0       	ldi	r24, 0x00	; 0
    1950:	05 c0       	rjmp	.+10     	; 0x195c <udc_process_setup+0x240>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    1952:	81 e0       	ldi	r24, 0x01	; 1
    1954:	03 c0       	rjmp	.+6      	; 0x195c <udc_process_setup+0x240>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    1956:	81 e0       	ldi	r24, 0x01	; 1
    1958:	01 c0       	rjmp	.+2      	; 0x195c <udc_process_setup+0x240>
					tiny_adc_setup(0, 2);
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
					tiny_dma_set_mode_7();
					break;
				default:
					return 0;
    195a:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
    195c:	81 11       	cpse	r24, r1
    195e:	65 c2       	rjmp	.+1226   	; 0x1e2a <udc_process_setup+0x70e>
			return true;
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    1960:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    1964:	98 2f       	mov	r25, r24
    1966:	90 76       	andi	r25, 0x60	; 96
    1968:	09 f0       	breq	.+2      	; 0x196c <udc_process_setup+0x250>
    196a:	e1 c1       	rjmp	.+962    	; 0x1d2e <udc_process_setup+0x612>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
    196c:	88 23       	and	r24, r24
    196e:	0c f0       	brlt	.+2      	; 0x1972 <udc_process_setup+0x256>
    1970:	05 c1       	rjmp	.+522    	; 0x1b7c <udc_process_setup+0x460>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
    1972:	20 91 60 24 	lds	r18, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1976:	30 91 61 24 	lds	r19, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    197a:	21 15       	cp	r18, r1
    197c:	31 05       	cpc	r19, r1
    197e:	09 f4       	brne	.+2      	; 0x1982 <udc_process_setup+0x266>
    1980:	d6 c1       	rjmp	.+940    	; 0x1d2e <udc_process_setup+0x612>
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1982:	8f 71       	andi	r24, 0x1F	; 31
    1984:	09 f0       	breq	.+2      	; 0x1988 <udc_process_setup+0x26c>
    1986:	a3 c0       	rjmp	.+326    	; 0x1ace <udc_process_setup+0x3b2>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1988:	90 91 5b 24 	lds	r25, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    198c:	96 30       	cpi	r25, 0x06	; 6
    198e:	79 f0       	breq	.+30     	; 0x19ae <udc_process_setup+0x292>
    1990:	98 30       	cpi	r25, 0x08	; 8
    1992:	09 f4       	brne	.+2      	; 0x1996 <udc_process_setup+0x27a>
    1994:	92 c0       	rjmp	.+292    	; 0x1aba <udc_process_setup+0x39e>
    1996:	91 11       	cpse	r25, r1
    1998:	9a c0       	rjmp	.+308    	; 0x1ace <udc_process_setup+0x3b2>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    199a:	22 30       	cpi	r18, 0x02	; 2
    199c:	31 05       	cpc	r19, r1
    199e:	09 f0       	breq	.+2      	; 0x19a2 <udc_process_setup+0x286>
    19a0:	c6 c1       	rjmp	.+908    	; 0x1d2e <udc_process_setup+0x612>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    19a2:	62 e0       	ldi	r22, 0x02	; 2
    19a4:	70 e0       	ldi	r23, 0x00	; 0
    19a6:	82 ec       	ldi	r24, 0xC2	; 194
    19a8:	90 e2       	ldi	r25, 0x20	; 32
    19aa:	ec d5       	rcall	.+3032   	; 0x2584 <udd_set_setup_payload>
    19ac:	3d c2       	rjmp	.+1146   	; 0x1e28 <udc_process_setup+0x70c>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    19ae:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    19b2:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    19b6:	29 2f       	mov	r18, r25
    19b8:	33 27       	eor	r19, r19
    19ba:	22 30       	cpi	r18, 0x02	; 2
    19bc:	31 05       	cpc	r19, r1
    19be:	a9 f0       	breq	.+42     	; 0x19ea <udc_process_setup+0x2ce>
    19c0:	24 f4       	brge	.+8      	; 0x19ca <udc_process_setup+0x2ae>
    19c2:	21 30       	cpi	r18, 0x01	; 1
    19c4:	31 05       	cpc	r19, r1
    19c6:	41 f0       	breq	.+16     	; 0x19d8 <udc_process_setup+0x2bc>
    19c8:	a9 c1       	rjmp	.+850    	; 0x1d1c <udc_process_setup+0x600>
    19ca:	23 30       	cpi	r18, 0x03	; 3
    19cc:	31 05       	cpc	r19, r1
    19ce:	d9 f1       	breq	.+118    	; 0x1a46 <udc_process_setup+0x32a>
    19d0:	2f 30       	cpi	r18, 0x0F	; 15
    19d2:	31 05       	cpc	r19, r1
    19d4:	51 f1       	breq	.+84     	; 0x1a2a <udc_process_setup+0x30e>
    19d6:	a2 c1       	rjmp	.+836    	; 0x1d1c <udc_process_setup+0x600>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    19d8:	80 91 10 20 	lds	r24, 0x2010	; 0x802010 <udc_config>
    19dc:	90 91 11 20 	lds	r25, 0x2011	; 0x802011 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    19e0:	dc 01       	movw	r26, r24
    19e2:	6c 91       	ld	r22, X
    19e4:	70 e0       	ldi	r23, 0x00	; 0
    19e6:	ce d5       	rcall	.+2972   	; 0x2584 <udd_set_setup_payload>
    19e8:	59 c0       	rjmp	.+178    	; 0x1a9c <udc_process_setup+0x380>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    19ea:	e0 91 10 20 	lds	r30, 0x2010	; 0x802010 <udc_config>
    19ee:	f0 91 11 20 	lds	r31, 0x2011	; 0x802011 <udc_config+0x1>
    19f2:	21 89       	ldd	r18, Z+17	; 0x11
    19f4:	82 17       	cp	r24, r18
    19f6:	08 f0       	brcs	.+2      	; 0x19fa <udc_process_setup+0x2de>
    19f8:	9a c1       	rjmp	.+820    	; 0x1d2e <udc_process_setup+0x612>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    19fa:	99 27       	eor	r25, r25
    19fc:	88 0f       	add	r24, r24
    19fe:	99 1f       	adc	r25, r25
    1a00:	88 0f       	add	r24, r24
    1a02:	99 1f       	adc	r25, r25
    1a04:	e0 91 12 20 	lds	r30, 0x2012	; 0x802012 <udc_config+0x2>
    1a08:	f0 91 13 20 	lds	r31, 0x2013	; 0x802013 <udc_config+0x3>
    1a0c:	e8 0f       	add	r30, r24
    1a0e:	f9 1f       	adc	r31, r25
    1a10:	80 81       	ld	r24, Z
    1a12:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1a14:	fc 01       	movw	r30, r24
    1a16:	62 81       	ldd	r22, Z+2	; 0x02
    1a18:	73 81       	ldd	r23, Z+3	; 0x03
    1a1a:	b4 d5       	rcall	.+2920   	; 0x2584 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    1a1c:	e0 91 62 24 	lds	r30, 0x2462	; 0x802462 <udd_g_ctrlreq+0x8>
    1a20:	f0 91 63 24 	lds	r31, 0x2463	; 0x802463 <udd_g_ctrlreq+0x9>
    1a24:	82 e0       	ldi	r24, 0x02	; 2
    1a26:	81 83       	std	Z+1, r24	; 0x01
    1a28:	39 c0       	rjmp	.+114    	; 0x1a9c <udc_process_setup+0x380>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    1a2a:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <udc_config+0x4>
    1a2e:	90 91 15 20 	lds	r25, 0x2015	; 0x802015 <udc_config+0x5>
    1a32:	00 97       	sbiw	r24, 0x00	; 0
    1a34:	09 f4       	brne	.+2      	; 0x1a38 <udc_process_setup+0x31c>
    1a36:	7b c1       	rjmp	.+758    	; 0x1d2e <udc_process_setup+0x612>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    1a38:	dc 01       	movw	r26, r24
    1a3a:	12 96       	adiw	r26, 0x02	; 2
    1a3c:	6d 91       	ld	r22, X+
    1a3e:	7c 91       	ld	r23, X
    1a40:	13 97       	sbiw	r26, 0x03	; 3
    1a42:	a0 d5       	rcall	.+2880   	; 0x2584 <udd_set_setup_payload>
    1a44:	2b c0       	rjmp	.+86     	; 0x1a9c <udc_process_setup+0x380>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    1a46:	99 27       	eor	r25, r25
    1a48:	81 30       	cpi	r24, 0x01	; 1
    1a4a:	91 05       	cpc	r25, r1
    1a4c:	71 f0       	breq	.+28     	; 0x1a6a <udc_process_setup+0x34e>
    1a4e:	38 f0       	brcs	.+14     	; 0x1a5e <udc_process_setup+0x342>
    1a50:	02 97       	sbiw	r24, 0x02	; 2
    1a52:	09 f0       	breq	.+2      	; 0x1a56 <udc_process_setup+0x33a>
    1a54:	6c c1       	rjmp	.+728    	; 0x1d2e <udc_process_setup+0x612>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    1a56:	8a e8       	ldi	r24, 0x8A	; 138
    1a58:	90 e2       	ldi	r25, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1a5a:	28 e1       	ldi	r18, 0x18	; 24
    1a5c:	09 c0       	rjmp	.+18     	; 0x1a70 <udc_process_setup+0x354>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    1a5e:	64 e0       	ldi	r22, 0x04	; 4
    1a60:	70 e0       	ldi	r23, 0x00	; 0
    1a62:	8e ea       	ldi	r24, 0xAE	; 174
    1a64:	90 e2       	ldi	r25, 0x20	; 32
    1a66:	8e d5       	rcall	.+2844   	; 0x2584 <udd_set_setup_payload>
    1a68:	19 c0       	rjmp	.+50     	; 0x1a9c <udc_process_setup+0x380>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    1a6a:	83 ea       	ldi	r24, 0xA3	; 163
    1a6c:	90 e2       	ldi	r25, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    1a6e:	29 e0       	ldi	r18, 0x09	; 9
    1a70:	38 2f       	mov	r19, r24
    1a72:	aa e5       	ldi	r26, 0x5A	; 90
    1a74:	b0 e2       	ldi	r27, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1a76:	e8 2f       	mov	r30, r24
    1a78:	f9 2f       	mov	r31, r25
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    1a7a:	81 91       	ld	r24, Z+
    1a7c:	90 e0       	ldi	r25, 0x00	; 0
    1a7e:	8d 93       	st	X+, r24
    1a80:	9d 93       	st	X+, r25
    1a82:	8e 2f       	mov	r24, r30
    1a84:	83 1b       	sub	r24, r19
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    1a86:	82 17       	cp	r24, r18
    1a88:	c0 f3       	brcs	.-16     	; 0x1a7a <udc_process_setup+0x35e>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    1a8a:	62 2f       	mov	r22, r18
    1a8c:	66 0f       	add	r22, r22
    1a8e:	6e 5f       	subi	r22, 0xFE	; 254
    1a90:	60 93 58 20 	sts	0x2058, r22	; 0x802058 <udc_string_desc>
		udd_set_setup_payload(
    1a94:	70 e0       	ldi	r23, 0x00	; 0
    1a96:	88 e5       	ldi	r24, 0x58	; 88
    1a98:	90 e2       	ldi	r25, 0x20	; 32
    1a9a:	74 d5       	rcall	.+2792   	; 0x2584 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    1a9c:	ea e5       	ldi	r30, 0x5A	; 90
    1a9e:	f4 e2       	ldi	r31, 0x24	; 36
    1aa0:	86 81       	ldd	r24, Z+6	; 0x06
    1aa2:	97 81       	ldd	r25, Z+7	; 0x07
    1aa4:	22 85       	ldd	r18, Z+10	; 0x0a
    1aa6:	33 85       	ldd	r19, Z+11	; 0x0b
    1aa8:	82 17       	cp	r24, r18
    1aaa:	93 07       	cpc	r25, r19
    1aac:	08 f0       	brcs	.+2      	; 0x1ab0 <udc_process_setup+0x394>
    1aae:	bc c1       	rjmp	.+888    	; 0x1e28 <udc_process_setup+0x70c>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    1ab0:	80 93 64 24 	sts	0x2464, r24	; 0x802464 <udd_g_ctrlreq+0xa>
    1ab4:	90 93 65 24 	sts	0x2465, r25	; 0x802465 <udd_g_ctrlreq+0xb>
    1ab8:	b7 c1       	rjmp	.+878    	; 0x1e28 <udc_process_setup+0x70c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    1aba:	21 30       	cpi	r18, 0x01	; 1
    1abc:	31 05       	cpc	r19, r1
    1abe:	09 f0       	breq	.+2      	; 0x1ac2 <udc_process_setup+0x3a6>
    1ac0:	36 c1       	rjmp	.+620    	; 0x1d2e <udc_process_setup+0x612>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    1ac2:	61 e0       	ldi	r22, 0x01	; 1
    1ac4:	70 e0       	ldi	r23, 0x00	; 0
    1ac6:	8e eb       	ldi	r24, 0xBE	; 190
    1ac8:	90 e2       	ldi	r25, 0x20	; 32
    1aca:	5c d5       	rcall	.+2744   	; 0x2584 <udd_set_setup_payload>
    1acc:	ad c1       	rjmp	.+858    	; 0x1e28 <udc_process_setup+0x70c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1ace:	81 30       	cpi	r24, 0x01	; 1
    1ad0:	e1 f5       	brne	.+120    	; 0x1b4a <udc_process_setup+0x42e>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1ad2:	90 91 5b 24 	lds	r25, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1ad6:	9a 30       	cpi	r25, 0x0A	; 10
    1ad8:	c1 f5       	brne	.+112    	; 0x1b4a <udc_process_setup+0x42e>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    1ada:	21 30       	cpi	r18, 0x01	; 1
    1adc:	31 05       	cpc	r19, r1
    1ade:	09 f0       	breq	.+2      	; 0x1ae2 <udc_process_setup+0x3c6>
    1ae0:	26 c1       	rjmp	.+588    	; 0x1d2e <udc_process_setup+0x612>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1ae2:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1ae6:	88 23       	and	r24, r24
    1ae8:	09 f4       	brne	.+2      	; 0x1aec <udc_process_setup+0x3d0>
    1aea:	21 c1       	rjmp	.+578    	; 0x1d2e <udc_process_setup+0x612>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1aec:	c0 91 5e 24 	lds	r28, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1af0:	d0 91 5f 24 	lds	r29, 0x245F	; 0x80245f <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1af4:	00 91 bc 20 	lds	r16, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1af8:	10 91 bd 20 	lds	r17, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1afc:	d8 01       	movw	r26, r16
    1afe:	ed 91       	ld	r30, X+
    1b00:	fc 91       	ld	r31, X
    1b02:	84 81       	ldd	r24, Z+4	; 0x04
    1b04:	c8 17       	cp	r28, r24
    1b06:	08 f0       	brcs	.+2      	; 0x1b0a <udc_process_setup+0x3ee>
    1b08:	12 c1       	rjmp	.+548    	; 0x1d2e <udc_process_setup+0x612>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1b0a:	60 e0       	ldi	r22, 0x00	; 0
    1b0c:	8c 2f       	mov	r24, r28
    1b0e:	fc dc       	rcall	.-1544   	; 0x1508 <udc_update_iface_desc>
    1b10:	88 23       	and	r24, r24
    1b12:	09 f4       	brne	.+2      	; 0x1b16 <udc_process_setup+0x3fa>
    1b14:	0c c1       	rjmp	.+536    	; 0x1d2e <udc_process_setup+0x612>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1b16:	ce 01       	movw	r24, r28
    1b18:	99 27       	eor	r25, r25
    1b1a:	88 0f       	add	r24, r24
    1b1c:	99 1f       	adc	r25, r25
    1b1e:	d8 01       	movw	r26, r16
    1b20:	12 96       	adiw	r26, 0x02	; 2
    1b22:	ed 91       	ld	r30, X+
    1b24:	fc 91       	ld	r31, X
    1b26:	13 97       	sbiw	r26, 0x03	; 3
    1b28:	e8 0f       	add	r30, r24
    1b2a:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    1b2c:	01 90       	ld	r0, Z+
    1b2e:	f0 81       	ld	r31, Z
    1b30:	e0 2d       	mov	r30, r0
    1b32:	86 81       	ldd	r24, Z+6	; 0x06
    1b34:	97 81       	ldd	r25, Z+7	; 0x07
    1b36:	fc 01       	movw	r30, r24
    1b38:	09 95       	icall
    1b3a:	80 93 c0 20 	sts	0x20C0, r24	; 0x8020c0 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    1b3e:	61 e0       	ldi	r22, 0x01	; 1
    1b40:	70 e0       	ldi	r23, 0x00	; 0
    1b42:	80 ec       	ldi	r24, 0xC0	; 192
    1b44:	90 e2       	ldi	r25, 0x20	; 32
    1b46:	1e d5       	rcall	.+2620   	; 0x2584 <udd_set_setup_payload>
    1b48:	6f c1       	rjmp	.+734    	; 0x1e28 <udc_process_setup+0x70c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1b4a:	82 30       	cpi	r24, 0x02	; 2
    1b4c:	09 f0       	breq	.+2      	; 0x1b50 <udc_process_setup+0x434>
    1b4e:	ef c0       	rjmp	.+478    	; 0x1d2e <udc_process_setup+0x612>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1b50:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1b54:	81 11       	cpse	r24, r1
    1b56:	e4 c0       	rjmp	.+456    	; 0x1d20 <udc_process_setup+0x604>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    1b58:	22 30       	cpi	r18, 0x02	; 2
    1b5a:	31 05       	cpc	r19, r1
    1b5c:	09 f0       	breq	.+2      	; 0x1b60 <udc_process_setup+0x444>
    1b5e:	e7 c0       	rjmp	.+462    	; 0x1d2e <udc_process_setup+0x612>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    1b60:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1b64:	8b d5       	rcall	.+2838   	; 0x267c <udd_ep_is_halted>
    1b66:	90 e0       	ldi	r25, 0x00	; 0
    1b68:	80 93 b8 20 	sts	0x20B8, r24	; 0x8020b8 <udc_ep_status.5522>
    1b6c:	90 93 b9 20 	sts	0x20B9, r25	; 0x8020b9 <udc_ep_status.5522+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    1b70:	62 e0       	ldi	r22, 0x02	; 2
    1b72:	70 e0       	ldi	r23, 0x00	; 0
    1b74:	88 eb       	ldi	r24, 0xB8	; 184
    1b76:	90 e2       	ldi	r25, 0x20	; 32
    1b78:	05 d5       	rcall	.+2570   	; 0x2584 <udd_set_setup_payload>
    1b7a:	56 c1       	rjmp	.+684    	; 0x1e28 <udc_process_setup+0x70c>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1b7c:	8f 71       	andi	r24, 0x1F	; 31
    1b7e:	09 f0       	breq	.+2      	; 0x1b82 <udc_process_setup+0x466>
    1b80:	83 c0       	rjmp	.+262    	; 0x1c88 <udc_process_setup+0x56c>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1b82:	90 91 5b 24 	lds	r25, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1b86:	93 30       	cpi	r25, 0x03	; 3
    1b88:	09 f4       	brne	.+2      	; 0x1b8c <udc_process_setup+0x470>
    1b8a:	cc c0       	rjmp	.+408    	; 0x1d24 <udc_process_setup+0x608>
    1b8c:	18 f4       	brcc	.+6      	; 0x1b94 <udc_process_setup+0x478>
    1b8e:	91 30       	cpi	r25, 0x01	; 1
    1b90:	a1 f0       	breq	.+40     	; 0x1bba <udc_process_setup+0x49e>
    1b92:	7a c0       	rjmp	.+244    	; 0x1c88 <udc_process_setup+0x56c>
    1b94:	95 30       	cpi	r25, 0x05	; 5
    1b96:	19 f0       	breq	.+6      	; 0x1b9e <udc_process_setup+0x482>
    1b98:	99 30       	cpi	r25, 0x09	; 9
    1b9a:	39 f1       	breq	.+78     	; 0x1bea <udc_process_setup+0x4ce>
    1b9c:	75 c0       	rjmp	.+234    	; 0x1c88 <udc_process_setup+0x56c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1b9e:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1ba2:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1ba6:	89 2b       	or	r24, r25
    1ba8:	09 f0       	breq	.+2      	; 0x1bac <udc_process_setup+0x490>
    1baa:	c1 c0       	rjmp	.+386    	; 0x1d2e <udc_process_setup+0x612>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1bac:	8e e7       	ldi	r24, 0x7E	; 126
    1bae:	9a e0       	ldi	r25, 0x0A	; 10
    1bb0:	80 93 66 24 	sts	0x2466, r24	; 0x802466 <udd_g_ctrlreq+0xc>
    1bb4:	90 93 67 24 	sts	0x2467, r25	; 0x802467 <udd_g_ctrlreq+0xd>
    1bb8:	37 c1       	rjmp	.+622    	; 0x1e28 <udc_process_setup+0x70c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1bba:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1bbe:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1bc2:	89 2b       	or	r24, r25
    1bc4:	09 f0       	breq	.+2      	; 0x1bc8 <udc_process_setup+0x4ac>
    1bc6:	b3 c0       	rjmp	.+358    	; 0x1d2e <udc_process_setup+0x612>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    1bc8:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1bcc:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    1bd0:	01 97       	sbiw	r24, 0x01	; 1
    1bd2:	09 f0       	breq	.+2      	; 0x1bd6 <udc_process_setup+0x4ba>
    1bd4:	ac c0       	rjmp	.+344    	; 0x1d2e <udc_process_setup+0x612>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    1bd6:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_device_status>
    1bda:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_device_status+0x1>
    1bde:	8d 7f       	andi	r24, 0xFD	; 253
    1be0:	80 93 c2 20 	sts	0x20C2, r24	; 0x8020c2 <udc_device_status>
    1be4:	90 93 c3 20 	sts	0x20C3, r25	; 0x8020c3 <udc_device_status+0x1>
    1be8:	1f c1       	rjmp	.+574    	; 0x1e28 <udc_process_setup+0x70c>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    1bea:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1bee:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1bf2:	89 2b       	or	r24, r25
    1bf4:	09 f0       	breq	.+2      	; 0x1bf8 <udc_process_setup+0x4dc>
    1bf6:	9b c0       	rjmp	.+310    	; 0x1d2e <udc_process_setup+0x612>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    1bf8:	c2 d4       	rcall	.+2436   	; 0x257e <udd_getaddress>
    1bfa:	88 23       	and	r24, r24
    1bfc:	09 f4       	brne	.+2      	; 0x1c00 <udc_process_setup+0x4e4>
    1bfe:	97 c0       	rjmp	.+302    	; 0x1d2e <udc_process_setup+0x612>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1c00:	20 91 5c 24 	lds	r18, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1c04:	30 91 5d 24 	lds	r19, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    1c08:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    1c0a:	e0 91 10 20 	lds	r30, 0x2010	; 0x802010 <udc_config>
    1c0e:	f0 91 11 20 	lds	r31, 0x2011	; 0x802011 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1c12:	81 89       	ldd	r24, Z+17	; 0x11
    1c14:	90 e0       	ldi	r25, 0x00	; 0
    1c16:	82 17       	cp	r24, r18
    1c18:	93 07       	cpc	r25, r19
    1c1a:	08 f4       	brcc	.+2      	; 0x1c1e <udc_process_setup+0x502>
    1c1c:	88 c0       	rjmp	.+272    	; 0x1d2e <udc_process_setup+0x612>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    1c1e:	29 dd       	rcall	.-1454   	; 0x1672 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    1c20:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1c24:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    1c28:	80 93 be 20 	sts	0x20BE, r24	; 0x8020be <udc_num_configuration>
	if (udc_num_configuration == 0) {
    1c2c:	88 23       	and	r24, r24
    1c2e:	09 f4       	brne	.+2      	; 0x1c32 <udc_process_setup+0x516>
    1c30:	fb c0       	rjmp	.+502    	; 0x1e28 <udc_process_setup+0x70c>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    1c32:	99 27       	eor	r25, r25
    1c34:	81 50       	subi	r24, 0x01	; 1
    1c36:	90 4c       	sbci	r25, 0xC0	; 192
    1c38:	88 0f       	add	r24, r24
    1c3a:	99 1f       	adc	r25, r25
    1c3c:	88 0f       	add	r24, r24
    1c3e:	99 1f       	adc	r25, r25
    1c40:	e0 91 12 20 	lds	r30, 0x2012	; 0x802012 <udc_config+0x2>
    1c44:	f0 91 13 20 	lds	r31, 0x2013	; 0x802013 <udc_config+0x3>
    1c48:	e8 0f       	add	r30, r24
    1c4a:	f9 1f       	adc	r31, r25
    1c4c:	e0 93 bc 20 	sts	0x20BC, r30	; 0x8020bc <udc_ptr_conf>
    1c50:	f0 93 bd 20 	sts	0x20BD, r31	; 0x8020bd <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1c54:	01 90       	ld	r0, Z+
    1c56:	f0 81       	ld	r31, Z
    1c58:	e0 2d       	mov	r30, r0
    1c5a:	84 81       	ldd	r24, Z+4	; 0x04
    1c5c:	88 23       	and	r24, r24
    1c5e:	09 f4       	brne	.+2      	; 0x1c62 <udc_process_setup+0x546>
    1c60:	e3 c0       	rjmp	.+454    	; 0x1e28 <udc_process_setup+0x70c>
    1c62:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    1c64:	60 e0       	ldi	r22, 0x00	; 0
    1c66:	8c 2f       	mov	r24, r28
    1c68:	cb dc       	rcall	.-1642   	; 0x1600 <udc_iface_enable>
    1c6a:	88 23       	and	r24, r24
    1c6c:	09 f4       	brne	.+2      	; 0x1c70 <udc_process_setup+0x554>
    1c6e:	5f c0       	rjmp	.+190    	; 0x1d2e <udc_process_setup+0x612>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1c70:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1c72:	e0 91 bc 20 	lds	r30, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1c76:	f0 91 bd 20 	lds	r31, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1c7a:	01 90       	ld	r0, Z+
    1c7c:	f0 81       	ld	r31, Z
    1c7e:	e0 2d       	mov	r30, r0
    1c80:	84 81       	ldd	r24, Z+4	; 0x04
    1c82:	c8 17       	cp	r28, r24
    1c84:	78 f3       	brcs	.-34     	; 0x1c64 <udc_process_setup+0x548>
    1c86:	d0 c0       	rjmp	.+416    	; 0x1e28 <udc_process_setup+0x70c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1c88:	81 30       	cpi	r24, 0x01	; 1
    1c8a:	e1 f4       	brne	.+56     	; 0x1cc4 <udc_process_setup+0x5a8>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1c8c:	90 91 5b 24 	lds	r25, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1c90:	9b 30       	cpi	r25, 0x0B	; 11
    1c92:	c1 f4       	brne	.+48     	; 0x1cc4 <udc_process_setup+0x5a8>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    1c94:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1c98:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1c9c:	89 2b       	or	r24, r25
    1c9e:	09 f0       	breq	.+2      	; 0x1ca2 <udc_process_setup+0x586>
    1ca0:	46 c0       	rjmp	.+140    	; 0x1d2e <udc_process_setup+0x612>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1ca2:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1ca6:	88 23       	and	r24, r24
    1ca8:	09 f4       	brne	.+2      	; 0x1cac <udc_process_setup+0x590>
    1caa:	41 c0       	rjmp	.+130    	; 0x1d2e <udc_process_setup+0x612>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1cac:	ea e5       	ldi	r30, 0x5A	; 90
    1cae:	f4 e2       	ldi	r31, 0x24	; 36
    1cb0:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    1cb2:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    1cb4:	8c 2f       	mov	r24, r28
    1cb6:	62 dc       	rcall	.-1852   	; 0x157c <udc_iface_disable>
    1cb8:	88 23       	and	r24, r24
    1cba:	c9 f1       	breq	.+114    	; 0x1d2e <udc_process_setup+0x612>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    1cbc:	6d 2f       	mov	r22, r29
    1cbe:	8c 2f       	mov	r24, r28
    1cc0:	9f dc       	rcall	.-1730   	; 0x1600 <udc_iface_enable>
    1cc2:	33 c0       	rjmp	.+102    	; 0x1d2a <udc_process_setup+0x60e>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1cc4:	82 30       	cpi	r24, 0x02	; 2
    1cc6:	99 f5       	brne	.+102    	; 0x1d2e <udc_process_setup+0x612>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1cc8:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1ccc:	81 30       	cpi	r24, 0x01	; 1
    1cce:	19 f0       	breq	.+6      	; 0x1cd6 <udc_process_setup+0x5ba>
    1cd0:	83 30       	cpi	r24, 0x03	; 3
    1cd2:	89 f0       	breq	.+34     	; 0x1cf6 <udc_process_setup+0x5da>
    1cd4:	29 c0       	rjmp	.+82     	; 0x1d28 <udc_process_setup+0x60c>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1cd6:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1cda:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1cde:	89 2b       	or	r24, r25
    1ce0:	31 f5       	brne	.+76     	; 0x1d2e <udc_process_setup+0x612>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1ce2:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1ce6:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    1cea:	89 2b       	or	r24, r25
    1cec:	01 f5       	brne	.+64     	; 0x1d2e <udc_process_setup+0x612>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1cee:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1cf2:	df d4       	rcall	.+2494   	; 0x26b2 <udd_ep_clear_halt>
    1cf4:	1a c0       	rjmp	.+52     	; 0x1d2a <udc_process_setup+0x60e>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1cf6:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1cfa:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1cfe:	89 2b       	or	r24, r25
    1d00:	b1 f4       	brne	.+44     	; 0x1d2e <udc_process_setup+0x612>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1d02:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1d06:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    1d0a:	89 2b       	or	r24, r25
    1d0c:	81 f4       	brne	.+32     	; 0x1d2e <udc_process_setup+0x612>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    1d0e:	ca e5       	ldi	r28, 0x5A	; 90
    1d10:	d4 e2       	ldi	r29, 0x24	; 36
    1d12:	8c 81       	ldd	r24, Y+4	; 0x04
    1d14:	bd d5       	rcall	.+2938   	; 0x2890 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1d16:	8c 81       	ldd	r24, Y+4	; 0x04
    1d18:	20 d6       	rcall	.+3136   	; 0x295a <udd_ep_set_halt>
    1d1a:	07 c0       	rjmp	.+14     	; 0x1d2a <udc_process_setup+0x60e>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    1d1c:	80 e0       	ldi	r24, 0x00	; 0
    1d1e:	05 c0       	rjmp	.+10     	; 0x1d2a <udc_process_setup+0x60e>
				break;
			}
		}
#endif
	}
	return false;
    1d20:	80 e0       	ldi	r24, 0x00	; 0
    1d22:	03 c0       	rjmp	.+6      	; 0x1d2a <udc_process_setup+0x60e>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    1d24:	80 e0       	ldi	r24, 0x00	; 0
    1d26:	01 c0       	rjmp	.+2      	; 0x1d2a <udc_process_setup+0x60e>
				break;
			}
		}
#endif
	}
	return false;
    1d28:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    1d2a:	81 11       	cpse	r24, r1
    1d2c:	7e c0       	rjmp	.+252    	; 0x1e2a <udc_process_setup+0x70e>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    1d2e:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    1d32:	8f 71       	andi	r24, 0x1F	; 31
    1d34:	81 30       	cpi	r24, 0x01	; 1
    1d36:	71 f5       	brne	.+92     	; 0x1d94 <udc_process_setup+0x678>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1d38:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1d3c:	88 23       	and	r24, r24
    1d3e:	51 f1       	breq	.+84     	; 0x1d94 <udc_process_setup+0x678>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1d40:	00 91 5e 24 	lds	r16, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1d44:	10 91 5f 24 	lds	r17, 0x245F	; 0x80245f <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1d48:	c0 91 bc 20 	lds	r28, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1d4c:	d0 91 bd 20 	lds	r29, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1d50:	e8 81       	ld	r30, Y
    1d52:	f9 81       	ldd	r31, Y+1	; 0x01
    1d54:	84 81       	ldd	r24, Z+4	; 0x04
    1d56:	08 17       	cp	r16, r24
    1d58:	e8 f4       	brcc	.+58     	; 0x1d94 <udc_process_setup+0x678>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1d5a:	60 e0       	ldi	r22, 0x00	; 0
    1d5c:	80 2f       	mov	r24, r16
    1d5e:	d4 db       	rcall	.-2136   	; 0x1508 <udc_update_iface_desc>
    1d60:	88 23       	and	r24, r24
    1d62:	c1 f0       	breq	.+48     	; 0x1d94 <udc_process_setup+0x678>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1d64:	f8 01       	movw	r30, r16
    1d66:	ff 27       	eor	r31, r31
    1d68:	cf 01       	movw	r24, r30
    1d6a:	88 0f       	add	r24, r24
    1d6c:	99 1f       	adc	r25, r25
    1d6e:	ea 81       	ldd	r30, Y+2	; 0x02
    1d70:	fb 81       	ldd	r31, Y+3	; 0x03
    1d72:	e8 0f       	add	r30, r24
    1d74:	f9 1f       	adc	r31, r25
    1d76:	c0 81       	ld	r28, Z
    1d78:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1d7a:	ee 81       	ldd	r30, Y+6	; 0x06
    1d7c:	ff 81       	ldd	r31, Y+7	; 0x07
    1d7e:	09 95       	icall
    1d80:	68 2f       	mov	r22, r24
    1d82:	80 2f       	mov	r24, r16
    1d84:	c1 db       	rcall	.-2174   	; 0x1508 <udc_update_iface_desc>
    1d86:	88 23       	and	r24, r24
    1d88:	29 f0       	breq	.+10     	; 0x1d94 <udc_process_setup+0x678>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    1d8a:	ec 81       	ldd	r30, Y+4	; 0x04
    1d8c:	fd 81       	ldd	r31, Y+5	; 0x05
    1d8e:	09 95       	icall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    1d90:	81 11       	cpse	r24, r1
    1d92:	4b c0       	rjmp	.+150    	; 0x1e2a <udc_process_setup+0x70e>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    1d94:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    1d98:	8f 71       	andi	r24, 0x1F	; 31
    1d9a:	82 30       	cpi	r24, 0x02	; 2
    1d9c:	09 f0       	breq	.+2      	; 0x1da0 <udc_process_setup+0x684>
    1d9e:	40 c0       	rjmp	.+128    	; 0x1e20 <udc_process_setup+0x704>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1da0:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1da4:	88 23       	and	r24, r24
    1da6:	b1 f1       	breq	.+108    	; 0x1e14 <udc_process_setup+0x6f8>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1da8:	a0 91 bc 20 	lds	r26, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1dac:	b0 91 bd 20 	lds	r27, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1db0:	ed 91       	ld	r30, X+
    1db2:	fc 91       	ld	r31, X
    1db4:	11 97       	sbiw	r26, 0x01	; 1
    1db6:	84 81       	ldd	r24, Z+4	; 0x04
    1db8:	88 23       	and	r24, r24
    1dba:	71 f1       	breq	.+92     	; 0x1e18 <udc_process_setup+0x6fc>
    1dbc:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    1dbe:	ec 2f       	mov	r30, r28
    1dc0:	f0 e0       	ldi	r31, 0x00	; 0
    1dc2:	ee 0f       	add	r30, r30
    1dc4:	ff 1f       	adc	r31, r31
    1dc6:	12 96       	adiw	r26, 0x02	; 2
    1dc8:	8d 91       	ld	r24, X+
    1dca:	9c 91       	ld	r25, X
    1dcc:	13 97       	sbiw	r26, 0x03	; 3
    1dce:	e8 0f       	add	r30, r24
    1dd0:	f9 1f       	adc	r31, r25
    1dd2:	00 81       	ld	r16, Z
    1dd4:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1dd6:	d8 01       	movw	r26, r16
    1dd8:	16 96       	adiw	r26, 0x06	; 6
    1dda:	ed 91       	ld	r30, X+
    1ddc:	fc 91       	ld	r31, X
    1dde:	17 97       	sbiw	r26, 0x07	; 7
    1de0:	09 95       	icall
    1de2:	68 2f       	mov	r22, r24
    1de4:	8c 2f       	mov	r24, r28
    1de6:	90 db       	rcall	.-2272   	; 0x1508 <udc_update_iface_desc>
    1de8:	88 23       	and	r24, r24
    1dea:	f9 f0       	breq	.+62     	; 0x1e2a <udc_process_setup+0x70e>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    1dec:	d8 01       	movw	r26, r16
    1dee:	14 96       	adiw	r26, 0x04	; 4
    1df0:	ed 91       	ld	r30, X+
    1df2:	fc 91       	ld	r31, X
    1df4:	15 97       	sbiw	r26, 0x05	; 5
    1df6:	09 95       	icall
    1df8:	81 11       	cpse	r24, r1
    1dfa:	17 c0       	rjmp	.+46     	; 0x1e2a <udc_process_setup+0x70e>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1dfc:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1dfe:	a0 91 bc 20 	lds	r26, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1e02:	b0 91 bd 20 	lds	r27, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1e06:	ed 91       	ld	r30, X+
    1e08:	fc 91       	ld	r31, X
    1e0a:	11 97       	sbiw	r26, 0x01	; 1
    1e0c:	94 81       	ldd	r25, Z+4	; 0x04
    1e0e:	c9 17       	cp	r28, r25
    1e10:	b0 f2       	brcs	.-84     	; 0x1dbe <udc_process_setup+0x6a2>
    1e12:	0b c0       	rjmp	.+22     	; 0x1e2a <udc_process_setup+0x70e>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    1e14:	80 e0       	ldi	r24, 0x00	; 0
    1e16:	09 c0       	rjmp	.+18     	; 0x1e2a <udc_process_setup+0x70e>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    1e18:	80 e0       	ldi	r24, 0x00	; 0
    1e1a:	07 c0       	rjmp	.+14     	; 0x1e2a <udc_process_setup+0x70e>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    1e1c:	80 e0       	ldi	r24, 0x00	; 0
    1e1e:	05 c0       	rjmp	.+10     	; 0x1e2a <udc_process_setup+0x70e>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    1e20:	80 e0       	ldi	r24, 0x00	; 0
    1e22:	03 c0       	rjmp	.+6      	; 0x1e2a <udc_process_setup+0x70e>
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
			return true;
    1e24:	81 e0       	ldi	r24, 0x01	; 1
    1e26:	01 c0       	rjmp	.+2      	; 0x1e2a <udc_process_setup+0x70e>
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    1e28:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    1e2a:	df 91       	pop	r29
    1e2c:	cf 91       	pop	r28
    1e2e:	1f 91       	pop	r17
    1e30:	0f 91       	pop	r16
    1e32:	08 95       	ret

00001e34 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1e34:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1e36:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1e38:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1e3a:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1e3c:	60 83       	st	Z, r22
	ret                             // Return to caller
    1e3e:	08 95       	ret

00001e40 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1e40:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1e44:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1e46:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1e48:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1e4c:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1e4e:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1e52:	08 95       	ret

00001e54 <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    1e54:	81 11       	cpse	r24, r1
    1e56:	22 c0       	rjmp	.+68     	; 0x1e9c <udd_sleep_mode+0x48>
    1e58:	90 91 54 22 	lds	r25, 0x2254	; 0x802254 <udd_b_idle>
    1e5c:	99 23       	and	r25, r25
    1e5e:	d9 f0       	breq	.+54     	; 0x1e96 <udd_sleep_mode+0x42>
    1e60:	90 91 47 2c 	lds	r25, 0x2C47	; 0x802c47 <sleepmgr_locks+0x1>
    1e64:	91 11       	cpse	r25, r1
    1e66:	01 c0       	rjmp	.+2      	; 0x1e6a <udd_sleep_mode+0x16>
    1e68:	ff cf       	rjmp	.-2      	; 0x1e68 <udd_sleep_mode+0x14>
    1e6a:	2f b7       	in	r18, 0x3f	; 63
    1e6c:	f8 94       	cli
    1e6e:	e6 e4       	ldi	r30, 0x46	; 70
    1e70:	fc e2       	ldi	r31, 0x2C	; 44
    1e72:	91 81       	ldd	r25, Z+1	; 0x01
    1e74:	91 50       	subi	r25, 0x01	; 1
    1e76:	91 83       	std	Z+1, r25	; 0x01
    1e78:	2f bf       	out	0x3f, r18	; 63
    1e7a:	0d c0       	rjmp	.+26     	; 0x1e96 <udd_sleep_mode+0x42>
    1e7c:	90 91 47 2c 	lds	r25, 0x2C47	; 0x802c47 <sleepmgr_locks+0x1>
    1e80:	9f 3f       	cpi	r25, 0xFF	; 255
    1e82:	09 f4       	brne	.+2      	; 0x1e86 <udd_sleep_mode+0x32>
    1e84:	ff cf       	rjmp	.-2      	; 0x1e84 <udd_sleep_mode+0x30>
    1e86:	2f b7       	in	r18, 0x3f	; 63
    1e88:	f8 94       	cli
    1e8a:	e6 e4       	ldi	r30, 0x46	; 70
    1e8c:	fc e2       	ldi	r31, 0x2C	; 44
    1e8e:	91 81       	ldd	r25, Z+1	; 0x01
    1e90:	9f 5f       	subi	r25, 0xFF	; 255
    1e92:	91 83       	std	Z+1, r25	; 0x01
    1e94:	2f bf       	out	0x3f, r18	; 63
    1e96:	80 93 54 22 	sts	0x2254, r24	; 0x802254 <udd_b_idle>
    1e9a:	08 95       	ret
    1e9c:	90 91 54 22 	lds	r25, 0x2254	; 0x802254 <udd_b_idle>
    1ea0:	99 23       	and	r25, r25
    1ea2:	61 f3       	breq	.-40     	; 0x1e7c <udd_sleep_mode+0x28>
    1ea4:	f8 cf       	rjmp	.-16     	; 0x1e96 <udd_sleep_mode+0x42>

00001ea6 <udd_ctrl_init>:
    1ea6:	0f 93       	push	r16
    1ea8:	e8 ec       	ldi	r30, 0xC8	; 200
    1eaa:	f4 e0       	ldi	r31, 0x04	; 4
    1eac:	80 81       	ld	r24, Z
    1eae:	8f 7d       	andi	r24, 0xDF	; 223
    1eb0:	80 83       	st	Z, r24
    1eb2:	80 81       	ld	r24, Z
    1eb4:	8f 7d       	andi	r24, 0xDF	; 223
    1eb6:	80 83       	st	Z, r24
    1eb8:	e8 e1       	ldi	r30, 0x18	; 24
    1eba:	f2 e2       	ldi	r31, 0x22	; 34
    1ebc:	02 e0       	ldi	r16, 0x02	; 2
    1ebe:	05 93       	las	Z, r16
    1ec0:	10 92 1a 22 	sts	0x221A, r1	; 0x80221a <udd_sram+0x1a>
    1ec4:	10 92 1b 22 	sts	0x221B, r1	; 0x80221b <udd_sram+0x1b>
    1ec8:	00 e2       	ldi	r16, 0x20	; 32
    1eca:	06 93       	lac	Z, r16
    1ecc:	00 e4       	ldi	r16, 0x40	; 64
    1ece:	06 93       	lac	Z, r16
    1ed0:	e0 e1       	ldi	r30, 0x10	; 16
    1ed2:	f2 e2       	ldi	r31, 0x22	; 34
    1ed4:	00 e2       	ldi	r16, 0x20	; 32
    1ed6:	06 93       	lac	Z, r16
    1ed8:	00 e4       	ldi	r16, 0x40	; 64
    1eda:	06 93       	lac	Z, r16
    1edc:	ea e5       	ldi	r30, 0x5A	; 90
    1ede:	f4 e2       	ldi	r31, 0x24	; 36
    1ee0:	14 86       	std	Z+12, r1	; 0x0c
    1ee2:	15 86       	std	Z+13, r1	; 0x0d
    1ee4:	16 86       	std	Z+14, r1	; 0x0e
    1ee6:	17 86       	std	Z+15, r1	; 0x0f
    1ee8:	12 86       	std	Z+10, r1	; 0x0a
    1eea:	13 86       	std	Z+11, r1	; 0x0b
    1eec:	10 92 ff 21 	sts	0x21FF, r1	; 0x8021ff <udd_ep_control_state>
    1ef0:	0f 91       	pop	r16
    1ef2:	08 95       	ret

00001ef4 <udd_ctrl_stall_data>:
    1ef4:	0f 93       	push	r16
    1ef6:	85 e0       	ldi	r24, 0x05	; 5
    1ef8:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1efc:	e9 e1       	ldi	r30, 0x19	; 25
    1efe:	f2 e2       	ldi	r31, 0x22	; 34
    1f00:	04 e0       	ldi	r16, 0x04	; 4
    1f02:	05 93       	las	Z, r16
    1f04:	e1 e1       	ldi	r30, 0x11	; 17
    1f06:	f2 e2       	ldi	r31, 0x22	; 34
    1f08:	04 e0       	ldi	r16, 0x04	; 4
    1f0a:	05 93       	las	Z, r16
    1f0c:	0f 91       	pop	r16
    1f0e:	08 95       	ret

00001f10 <udd_ctrl_send_zlp_in>:
    1f10:	0f 93       	push	r16
    1f12:	83 e0       	ldi	r24, 0x03	; 3
    1f14:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1f18:	10 92 1a 22 	sts	0x221A, r1	; 0x80221a <udd_sram+0x1a>
    1f1c:	10 92 1b 22 	sts	0x221B, r1	; 0x80221b <udd_sram+0x1b>
    1f20:	e8 e1       	ldi	r30, 0x18	; 24
    1f22:	f2 e2       	ldi	r31, 0x22	; 34
    1f24:	02 e0       	ldi	r16, 0x02	; 2
    1f26:	06 93       	lac	Z, r16
    1f28:	0f 91       	pop	r16
    1f2a:	08 95       	ret

00001f2c <udd_ctrl_endofrequest>:
    1f2c:	e0 91 66 24 	lds	r30, 0x2466	; 0x802466 <udd_g_ctrlreq+0xc>
    1f30:	f0 91 67 24 	lds	r31, 0x2467	; 0x802467 <udd_g_ctrlreq+0xd>
    1f34:	30 97       	sbiw	r30, 0x00	; 0
    1f36:	09 f0       	breq	.+2      	; 0x1f3a <udd_ctrl_endofrequest+0xe>
    1f38:	09 95       	icall
    1f3a:	08 95       	ret

00001f3c <udd_ctrl_in_sent>:
    1f3c:	0f 93       	push	r16
    1f3e:	cf 93       	push	r28
    1f40:	df 93       	push	r29
    1f42:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    1f46:	83 30       	cpi	r24, 0x03	; 3
    1f48:	19 f4       	brne	.+6      	; 0x1f50 <udd_ctrl_in_sent+0x14>
    1f4a:	f0 df       	rcall	.-32     	; 0x1f2c <udd_ctrl_endofrequest>
    1f4c:	ac df       	rcall	.-168    	; 0x1ea6 <udd_ctrl_init>
    1f4e:	5e c0       	rjmp	.+188    	; 0x200c <udd_ctrl_in_sent+0xd0>
    1f50:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1f54:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1f58:	c0 91 64 24 	lds	r28, 0x2464	; 0x802464 <udd_g_ctrlreq+0xa>
    1f5c:	d0 91 65 24 	lds	r29, 0x2465	; 0x802465 <udd_g_ctrlreq+0xb>
    1f60:	c8 1b       	sub	r28, r24
    1f62:	d9 0b       	sbc	r29, r25
    1f64:	71 f5       	brne	.+92     	; 0x1fc2 <udd_ctrl_in_sent+0x86>
    1f66:	20 91 fd 21 	lds	r18, 0x21FD	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    1f6a:	30 91 fe 21 	lds	r19, 0x21FE	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    1f6e:	82 0f       	add	r24, r18
    1f70:	93 1f       	adc	r25, r19
    1f72:	80 93 fd 21 	sts	0x21FD, r24	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    1f76:	90 93 fe 21 	sts	0x21FE, r25	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    1f7a:	20 91 60 24 	lds	r18, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1f7e:	30 91 61 24 	lds	r19, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1f82:	82 17       	cp	r24, r18
    1f84:	93 07       	cpc	r25, r19
    1f86:	21 f0       	breq	.+8      	; 0x1f90 <udd_ctrl_in_sent+0x54>
    1f88:	80 91 c4 20 	lds	r24, 0x20C4	; 0x8020c4 <b_shortpacket.5272>
    1f8c:	88 23       	and	r24, r24
    1f8e:	41 f0       	breq	.+16     	; 0x1fa0 <udd_ctrl_in_sent+0x64>
    1f90:	84 e0       	ldi	r24, 0x04	; 4
    1f92:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1f96:	e0 e1       	ldi	r30, 0x10	; 16
    1f98:	f2 e2       	ldi	r31, 0x22	; 34
    1f9a:	02 e0       	ldi	r16, 0x02	; 2
    1f9c:	06 93       	lac	Z, r16
    1f9e:	36 c0       	rjmp	.+108    	; 0x200c <udd_ctrl_in_sent+0xd0>
    1fa0:	e0 91 68 24 	lds	r30, 0x2468	; 0x802468 <udd_g_ctrlreq+0xe>
    1fa4:	f0 91 69 24 	lds	r31, 0x2469	; 0x802469 <udd_g_ctrlreq+0xf>
    1fa8:	30 97       	sbiw	r30, 0x00	; 0
    1faa:	99 f0       	breq	.+38     	; 0x1fd2 <udd_ctrl_in_sent+0x96>
    1fac:	09 95       	icall
    1fae:	88 23       	and	r24, r24
    1fb0:	81 f0       	breq	.+32     	; 0x1fd2 <udd_ctrl_in_sent+0x96>
    1fb2:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1fb6:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1fba:	c0 91 64 24 	lds	r28, 0x2464	; 0x802464 <udd_g_ctrlreq+0xa>
    1fbe:	d0 91 65 24 	lds	r29, 0x2465	; 0x802465 <udd_g_ctrlreq+0xb>
    1fc2:	c0 34       	cpi	r28, 0x40	; 64
    1fc4:	d1 05       	cpc	r29, r1
    1fc6:	28 f0       	brcs	.+10     	; 0x1fd2 <udd_ctrl_in_sent+0x96>
    1fc8:	10 92 c4 20 	sts	0x20C4, r1	; 0x8020c4 <b_shortpacket.5272>
    1fcc:	c0 e4       	ldi	r28, 0x40	; 64
    1fce:	d0 e0       	ldi	r29, 0x00	; 0
    1fd0:	03 c0       	rjmp	.+6      	; 0x1fd8 <udd_ctrl_in_sent+0x9c>
    1fd2:	81 e0       	ldi	r24, 0x01	; 1
    1fd4:	80 93 c4 20 	sts	0x20C4, r24	; 0x8020c4 <b_shortpacket.5272>
    1fd8:	e0 e0       	ldi	r30, 0x00	; 0
    1fda:	f2 e2       	ldi	r31, 0x22	; 34
    1fdc:	c2 8f       	std	Z+26, r28	; 0x1a
    1fde:	d3 8f       	std	Z+27, r29	; 0x1b
    1fe0:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1fe4:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1fe8:	20 91 62 24 	lds	r18, 0x2462	; 0x802462 <udd_g_ctrlreq+0x8>
    1fec:	30 91 63 24 	lds	r19, 0x2463	; 0x802463 <udd_g_ctrlreq+0x9>
    1ff0:	28 0f       	add	r18, r24
    1ff2:	39 1f       	adc	r19, r25
    1ff4:	24 8f       	std	Z+28, r18	; 0x1c
    1ff6:	35 8f       	std	Z+29, r19	; 0x1d
    1ff8:	c8 0f       	add	r28, r24
    1ffa:	d9 1f       	adc	r29, r25
    1ffc:	c0 93 fb 21 	sts	0x21FB, r28	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2000:	d0 93 fc 21 	sts	0x21FC, r29	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    2004:	e8 e1       	ldi	r30, 0x18	; 24
    2006:	f2 e2       	ldi	r31, 0x22	; 34
    2008:	02 e0       	ldi	r16, 0x02	; 2
    200a:	06 93       	lac	Z, r16
    200c:	df 91       	pop	r29
    200e:	cf 91       	pop	r28
    2010:	0f 91       	pop	r16
    2012:	08 95       	ret

00002014 <udd_ep_get_size>:
    2014:	fc 01       	movw	r30, r24
    2016:	81 81       	ldd	r24, Z+1	; 0x01
    2018:	e8 2f       	mov	r30, r24
    201a:	e7 70       	andi	r30, 0x07	; 7
    201c:	8e 2f       	mov	r24, r30
    201e:	90 e0       	ldi	r25, 0x00	; 0
    2020:	fc 01       	movw	r30, r24
    2022:	31 97       	sbiw	r30, 0x01	; 1
    2024:	e7 30       	cpi	r30, 0x07	; 7
    2026:	f1 05       	cpc	r31, r1
    2028:	c0 f4       	brcc	.+48     	; 0x205a <udd_ep_get_size+0x46>
    202a:	e2 5d       	subi	r30, 0xD2	; 210
    202c:	fe 4f       	sbci	r31, 0xFE	; 254
    202e:	7a c6       	rjmp	.+3316   	; 0x2d24 <__tablejump2__>
    2030:	80 e1       	ldi	r24, 0x10	; 16
    2032:	90 e0       	ldi	r25, 0x00	; 0
    2034:	08 95       	ret
    2036:	80 e2       	ldi	r24, 0x20	; 32
    2038:	90 e0       	ldi	r25, 0x00	; 0
    203a:	08 95       	ret
    203c:	80 e4       	ldi	r24, 0x40	; 64
    203e:	90 e0       	ldi	r25, 0x00	; 0
    2040:	08 95       	ret
    2042:	80 e8       	ldi	r24, 0x80	; 128
    2044:	90 e0       	ldi	r25, 0x00	; 0
    2046:	08 95       	ret
    2048:	80 e0       	ldi	r24, 0x00	; 0
    204a:	91 e0       	ldi	r25, 0x01	; 1
    204c:	08 95       	ret
    204e:	80 e0       	ldi	r24, 0x00	; 0
    2050:	92 e0       	ldi	r25, 0x02	; 2
    2052:	08 95       	ret
    2054:	8f ef       	ldi	r24, 0xFF	; 255
    2056:	93 e0       	ldi	r25, 0x03	; 3
    2058:	08 95       	ret
    205a:	88 e0       	ldi	r24, 0x08	; 8
    205c:	90 e0       	ldi	r25, 0x00	; 0
    205e:	08 95       	ret

00002060 <udd_ep_get_job>:
    2060:	28 2f       	mov	r18, r24
    2062:	2f 70       	andi	r18, 0x0F	; 15
    2064:	30 e0       	ldi	r19, 0x00	; 0
    2066:	22 0f       	add	r18, r18
    2068:	33 1f       	adc	r19, r19
    206a:	08 2e       	mov	r0, r24
    206c:	00 0c       	add	r0, r0
    206e:	99 0b       	sbc	r25, r25
    2070:	88 27       	eor	r24, r24
    2072:	99 0f       	add	r25, r25
    2074:	88 1f       	adc	r24, r24
    2076:	99 27       	eor	r25, r25
    2078:	82 0f       	add	r24, r18
    207a:	93 1f       	adc	r25, r19
    207c:	02 97       	sbiw	r24, 0x02	; 2
    207e:	9c 01       	movw	r18, r24
    2080:	22 0f       	add	r18, r18
    2082:	33 1f       	adc	r19, r19
    2084:	22 0f       	add	r18, r18
    2086:	33 1f       	adc	r19, r19
    2088:	22 0f       	add	r18, r18
    208a:	33 1f       	adc	r19, r19
    208c:	82 0f       	add	r24, r18
    208e:	93 1f       	adc	r25, r19
    2090:	8b 57       	subi	r24, 0x7B	; 123
    2092:	9e 4d       	sbci	r25, 0xDE	; 222
    2094:	08 95       	ret

00002096 <udd_ctrl_interrupt_tc_setup>:
    2096:	0f 93       	push	r16
    2098:	cf 93       	push	r28
    209a:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    209e:	80 ff       	sbrs	r24, 0
    20a0:	62 c0       	rjmp	.+196    	; 0x2166 <udd_ctrl_interrupt_tc_setup+0xd0>
    20a2:	81 e0       	ldi	r24, 0x01	; 1
    20a4:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    20a8:	e0 e1       	ldi	r30, 0x10	; 16
    20aa:	f2 e2       	ldi	r31, 0x22	; 34
    20ac:	00 e8       	ldi	r16, 0x80	; 128
    20ae:	06 93       	lac	Z, r16
    20b0:	e8 e1       	ldi	r30, 0x18	; 24
    20b2:	f2 e2       	ldi	r31, 0x22	; 34
    20b4:	00 e8       	ldi	r16, 0x80	; 128
    20b6:	06 93       	lac	Z, r16
    20b8:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    20bc:	e0 e1       	ldi	r30, 0x10	; 16
    20be:	f2 e2       	ldi	r31, 0x22	; 34
    20c0:	00 e1       	ldi	r16, 0x10	; 16
    20c2:	06 93       	lac	Z, r16
    20c4:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    20c8:	88 23       	and	r24, r24
    20ca:	29 f0       	breq	.+10     	; 0x20d6 <udd_ctrl_interrupt_tc_setup+0x40>
    20cc:	83 50       	subi	r24, 0x03	; 3
    20ce:	82 30       	cpi	r24, 0x02	; 2
    20d0:	08 f4       	brcc	.+2      	; 0x20d4 <udd_ctrl_interrupt_tc_setup+0x3e>
    20d2:	2c df       	rcall	.-424    	; 0x1f2c <udd_ctrl_endofrequest>
    20d4:	e8 de       	rcall	.-560    	; 0x1ea6 <udd_ctrl_init>
    20d6:	80 91 12 22 	lds	r24, 0x2212	; 0x802212 <udd_sram+0x12>
    20da:	90 91 13 22 	lds	r25, 0x2213	; 0x802213 <udd_sram+0x13>
    20de:	08 97       	sbiw	r24, 0x08	; 8
    20e0:	09 f0       	breq	.+2      	; 0x20e4 <udd_ctrl_interrupt_tc_setup+0x4e>
    20e2:	43 c0       	rjmp	.+134    	; 0x216a <udd_ctrl_interrupt_tc_setup+0xd4>
    20e4:	88 e0       	ldi	r24, 0x08	; 8
    20e6:	eb eb       	ldi	r30, 0xBB	; 187
    20e8:	f1 e2       	ldi	r31, 0x21	; 33
    20ea:	aa e5       	ldi	r26, 0x5A	; 90
    20ec:	b4 e2       	ldi	r27, 0x24	; 36
    20ee:	01 90       	ld	r0, Z+
    20f0:	0d 92       	st	X+, r0
    20f2:	8a 95       	dec	r24
    20f4:	e1 f7       	brne	.-8      	; 0x20ee <udd_ctrl_interrupt_tc_setup+0x58>
    20f6:	e8 ec       	ldi	r30, 0xC8	; 200
    20f8:	f4 e0       	ldi	r31, 0x04	; 4
    20fa:	80 81       	ld	r24, Z
    20fc:	80 62       	ori	r24, 0x20	; 32
    20fe:	80 83       	st	Z, r24
    2100:	80 81       	ld	r24, Z
    2102:	80 62       	ori	r24, 0x20	; 32
    2104:	80 83       	st	Z, r24
    2106:	0a db       	rcall	.-2540   	; 0x171c <udc_process_setup>
    2108:	c8 2f       	mov	r28, r24
    210a:	81 11       	cpse	r24, r1
    210c:	03 c0       	rjmp	.+6      	; 0x2114 <udd_ctrl_interrupt_tc_setup+0x7e>
    210e:	f2 de       	rcall	.-540    	; 0x1ef4 <udd_ctrl_stall_data>
    2110:	c1 e0       	ldi	r28, 0x01	; 1
    2112:	2c c0       	rjmp	.+88     	; 0x216c <udd_ctrl_interrupt_tc_setup+0xd6>
    2114:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    2118:	88 23       	and	r24, r24
    211a:	6c f4       	brge	.+26     	; 0x2136 <udd_ctrl_interrupt_tc_setup+0xa0>
    211c:	10 92 fd 21 	sts	0x21FD, r1	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    2120:	10 92 fe 21 	sts	0x21FE, r1	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    2124:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2128:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    212c:	82 e0       	ldi	r24, 0x02	; 2
    212e:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    2132:	04 df       	rcall	.-504    	; 0x1f3c <udd_ctrl_in_sent>
    2134:	1b c0       	rjmp	.+54     	; 0x216c <udd_ctrl_interrupt_tc_setup+0xd6>
    2136:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    213a:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    213e:	89 2b       	or	r24, r25
    2140:	11 f4       	brne	.+4      	; 0x2146 <udd_ctrl_interrupt_tc_setup+0xb0>
    2142:	e6 de       	rcall	.-564    	; 0x1f10 <udd_ctrl_send_zlp_in>
    2144:	13 c0       	rjmp	.+38     	; 0x216c <udd_ctrl_interrupt_tc_setup+0xd6>
    2146:	10 92 fd 21 	sts	0x21FD, r1	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    214a:	10 92 fe 21 	sts	0x21FE, r1	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    214e:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2152:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    2156:	81 e0       	ldi	r24, 0x01	; 1
    2158:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    215c:	e0 e1       	ldi	r30, 0x10	; 16
    215e:	f2 e2       	ldi	r31, 0x22	; 34
    2160:	02 e0       	ldi	r16, 0x02	; 2
    2162:	06 93       	lac	Z, r16
    2164:	03 c0       	rjmp	.+6      	; 0x216c <udd_ctrl_interrupt_tc_setup+0xd6>
    2166:	c0 e0       	ldi	r28, 0x00	; 0
    2168:	01 c0       	rjmp	.+2      	; 0x216c <udd_ctrl_interrupt_tc_setup+0xd6>
    216a:	c1 e0       	ldi	r28, 0x01	; 1
    216c:	8c 2f       	mov	r24, r28
    216e:	cf 91       	pop	r28
    2170:	0f 91       	pop	r16
    2172:	08 95       	ret

00002174 <udd_ep_trans_complet>:
    2174:	8f 92       	push	r8
    2176:	9f 92       	push	r9
    2178:	af 92       	push	r10
    217a:	bf 92       	push	r11
    217c:	df 92       	push	r13
    217e:	ef 92       	push	r14
    2180:	ff 92       	push	r15
    2182:	0f 93       	push	r16
    2184:	1f 93       	push	r17
    2186:	cf 93       	push	r28
    2188:	df 93       	push	r29
    218a:	d8 2e       	mov	r13, r24
    218c:	69 df       	rcall	.-302    	; 0x2060 <udd_ep_get_job>
    218e:	8c 01       	movw	r16, r24
    2190:	bd 2c       	mov	r11, r13
    2192:	bb 1c       	adc	r11, r11
    2194:	bb 24       	eor	r11, r11
    2196:	bb 1c       	adc	r11, r11
    2198:	cd 2d       	mov	r28, r13
    219a:	cf 70       	andi	r28, 0x0F	; 15
    219c:	d0 e0       	ldi	r29, 0x00	; 0
    219e:	cc 0f       	add	r28, r28
    21a0:	dd 1f       	adc	r29, r29
    21a2:	cb 0d       	add	r28, r11
    21a4:	d1 1d       	adc	r29, r1
    21a6:	ce 01       	movw	r24, r28
    21a8:	88 0f       	add	r24, r24
    21aa:	99 1f       	adc	r25, r25
    21ac:	88 0f       	add	r24, r24
    21ae:	99 1f       	adc	r25, r25
    21b0:	88 0f       	add	r24, r24
    21b2:	99 1f       	adc	r25, r25
    21b4:	9c 01       	movw	r18, r24
    21b6:	20 5f       	subi	r18, 0xF0	; 240
    21b8:	3d 4d       	sbci	r19, 0xDD	; 221
    21ba:	79 01       	movw	r14, r18
    21bc:	c9 01       	movw	r24, r18
    21be:	2a df       	rcall	.-428    	; 0x2014 <udd_ep_get_size>
    21c0:	4c 01       	movw	r8, r24
    21c2:	bb 20       	and	r11, r11
    21c4:	09 f4       	brne	.+2      	; 0x21c8 <udd_ep_trans_complet+0x54>
    21c6:	70 c0       	rjmp	.+224    	; 0x22a8 <udd_ep_trans_complet+0x134>
    21c8:	fe 01       	movw	r30, r28
    21ca:	ee 0f       	add	r30, r30
    21cc:	ff 1f       	adc	r31, r31
    21ce:	ee 0f       	add	r30, r30
    21d0:	ff 1f       	adc	r31, r31
    21d2:	ee 0f       	add	r30, r30
    21d4:	ff 1f       	adc	r31, r31
    21d6:	e0 50       	subi	r30, 0x00	; 0
    21d8:	fe 4d       	sbci	r31, 0xDE	; 222
    21da:	26 89       	ldd	r18, Z+22	; 0x16
    21dc:	37 89       	ldd	r19, Z+23	; 0x17
    21de:	d8 01       	movw	r26, r16
    21e0:	15 96       	adiw	r26, 0x05	; 5
    21e2:	8d 91       	ld	r24, X+
    21e4:	9c 91       	ld	r25, X
    21e6:	16 97       	sbiw	r26, 0x06	; 6
    21e8:	82 0f       	add	r24, r18
    21ea:	93 1f       	adc	r25, r19
    21ec:	15 96       	adiw	r26, 0x05	; 5
    21ee:	8d 93       	st	X+, r24
    21f0:	9c 93       	st	X, r25
    21f2:	16 97       	sbiw	r26, 0x06	; 6
    21f4:	13 96       	adiw	r26, 0x03	; 3
    21f6:	2d 91       	ld	r18, X+
    21f8:	3c 91       	ld	r19, X
    21fa:	14 97       	sbiw	r26, 0x04	; 4
    21fc:	82 17       	cp	r24, r18
    21fe:	93 07       	cpc	r25, r19
    2200:	09 f4       	brne	.+2      	; 0x2204 <udd_ep_trans_complet+0x90>
    2202:	3c c0       	rjmp	.+120    	; 0x227c <udd_ep_trans_complet+0x108>
    2204:	28 1b       	sub	r18, r24
    2206:	39 0b       	sbc	r19, r25
    2208:	21 15       	cp	r18, r1
    220a:	b4 e0       	ldi	r27, 0x04	; 4
    220c:	3b 07       	cpc	r19, r27
    220e:	38 f0       	brcs	.+14     	; 0x221e <udd_ep_trans_complet+0xaa>
    2210:	2f ef       	ldi	r18, 0xFF	; 255
    2212:	33 e0       	ldi	r19, 0x03	; 3
    2214:	c9 01       	movw	r24, r18
    2216:	b4 01       	movw	r22, r8
    2218:	71 d5       	rcall	.+2786   	; 0x2cfc <__udivmodhi4>
    221a:	28 1b       	sub	r18, r24
    221c:	39 0b       	sbc	r19, r25
    221e:	f8 01       	movw	r30, r16
    2220:	80 81       	ld	r24, Z
    2222:	81 ff       	sbrs	r24, 1
    2224:	09 c0       	rjmp	.+18     	; 0x2238 <udd_ep_trans_complet+0xc4>
    2226:	c9 01       	movw	r24, r18
    2228:	b4 01       	movw	r22, r8
    222a:	68 d5       	rcall	.+2768   	; 0x2cfc <__udivmodhi4>
    222c:	41 e0       	ldi	r20, 0x01	; 1
    222e:	89 2b       	or	r24, r25
    2230:	09 f0       	breq	.+2      	; 0x2234 <udd_ep_trans_complet+0xc0>
    2232:	40 e0       	ldi	r20, 0x00	; 0
    2234:	84 2f       	mov	r24, r20
    2236:	01 c0       	rjmp	.+2      	; 0x223a <udd_ep_trans_complet+0xc6>
    2238:	80 e0       	ldi	r24, 0x00	; 0
    223a:	d8 01       	movw	r26, r16
    223c:	9c 91       	ld	r25, X
    223e:	80 fb       	bst	r24, 0
    2240:	91 f9       	bld	r25, 1
    2242:	9c 93       	st	X, r25
    2244:	cc 0f       	add	r28, r28
    2246:	dd 1f       	adc	r29, r29
    2248:	cc 0f       	add	r28, r28
    224a:	dd 1f       	adc	r29, r29
    224c:	cc 0f       	add	r28, r28
    224e:	dd 1f       	adc	r29, r29
    2250:	c0 50       	subi	r28, 0x00	; 0
    2252:	de 4d       	sbci	r29, 0xDE	; 222
    2254:	1e 8a       	std	Y+22, r1	; 0x16
    2256:	1f 8a       	std	Y+23, r1	; 0x17
    2258:	2a 8b       	std	Y+18, r18	; 0x12
    225a:	3b 8b       	std	Y+19, r19	; 0x13
    225c:	11 96       	adiw	r26, 0x01	; 1
    225e:	2d 91       	ld	r18, X+
    2260:	3c 91       	ld	r19, X
    2262:	12 97       	sbiw	r26, 0x02	; 2
    2264:	15 96       	adiw	r26, 0x05	; 5
    2266:	8d 91       	ld	r24, X+
    2268:	9c 91       	ld	r25, X
    226a:	16 97       	sbiw	r26, 0x06	; 6
    226c:	82 0f       	add	r24, r18
    226e:	93 1f       	adc	r25, r19
    2270:	8c 8b       	std	Y+20, r24	; 0x14
    2272:	9d 8b       	std	Y+21, r25	; 0x15
    2274:	f7 01       	movw	r30, r14
    2276:	02 e0       	ldi	r16, 0x02	; 2
    2278:	06 93       	lac	Z, r16
    227a:	ca c0       	rjmp	.+404    	; 0x2410 <udd_ep_trans_complet+0x29c>
    227c:	d8 01       	movw	r26, r16
    227e:	8c 91       	ld	r24, X
    2280:	81 ff       	sbrs	r24, 1
    2282:	b3 c0       	rjmp	.+358    	; 0x23ea <udd_ep_trans_complet+0x276>
    2284:	8d 7f       	andi	r24, 0xFD	; 253
    2286:	8c 93       	st	X, r24
    2288:	cc 0f       	add	r28, r28
    228a:	dd 1f       	adc	r29, r29
    228c:	cc 0f       	add	r28, r28
    228e:	dd 1f       	adc	r29, r29
    2290:	cc 0f       	add	r28, r28
    2292:	dd 1f       	adc	r29, r29
    2294:	c0 50       	subi	r28, 0x00	; 0
    2296:	de 4d       	sbci	r29, 0xDE	; 222
    2298:	1e 8a       	std	Y+22, r1	; 0x16
    229a:	1f 8a       	std	Y+23, r1	; 0x17
    229c:	1a 8a       	std	Y+18, r1	; 0x12
    229e:	1b 8a       	std	Y+19, r1	; 0x13
    22a0:	f7 01       	movw	r30, r14
    22a2:	02 e0       	ldi	r16, 0x02	; 2
    22a4:	06 93       	lac	Z, r16
    22a6:	b4 c0       	rjmp	.+360    	; 0x2410 <udd_ep_trans_complet+0x29c>
    22a8:	fe 01       	movw	r30, r28
    22aa:	ee 0f       	add	r30, r30
    22ac:	ff 1f       	adc	r31, r31
    22ae:	ee 0f       	add	r30, r30
    22b0:	ff 1f       	adc	r31, r31
    22b2:	ee 0f       	add	r30, r30
    22b4:	ff 1f       	adc	r31, r31
    22b6:	e0 50       	subi	r30, 0x00	; 0
    22b8:	fe 4d       	sbci	r31, 0xDE	; 222
    22ba:	a2 88       	ldd	r10, Z+18	; 0x12
    22bc:	b3 88       	ldd	r11, Z+19	; 0x13
    22be:	d8 01       	movw	r26, r16
    22c0:	8c 91       	ld	r24, X
    22c2:	82 ff       	sbrs	r24, 2
    22c4:	19 c0       	rjmp	.+50     	; 0x22f8 <udd_ep_trans_complet+0x184>
    22c6:	11 96       	adiw	r26, 0x01	; 1
    22c8:	ed 91       	ld	r30, X+
    22ca:	fc 91       	ld	r31, X
    22cc:	12 97       	sbiw	r26, 0x02	; 2
    22ce:	15 96       	adiw	r26, 0x05	; 5
    22d0:	2d 91       	ld	r18, X+
    22d2:	3c 91       	ld	r19, X
    22d4:	16 97       	sbiw	r26, 0x06	; 6
    22d6:	13 96       	adiw	r26, 0x03	; 3
    22d8:	8d 91       	ld	r24, X+
    22da:	9c 91       	ld	r25, X
    22dc:	14 97       	sbiw	r26, 0x04	; 4
    22de:	b4 01       	movw	r22, r8
    22e0:	0d d5       	rcall	.+2586   	; 0x2cfc <__udivmodhi4>
    22e2:	b0 e4       	ldi	r27, 0x40	; 64
    22e4:	db 9e       	mul	r13, r27
    22e6:	b0 01       	movw	r22, r0
    22e8:	11 24       	eor	r1, r1
    22ea:	6b 57       	subi	r22, 0x7B	; 123
    22ec:	7f 4d       	sbci	r23, 0xDF	; 223
    22ee:	ac 01       	movw	r20, r24
    22f0:	cf 01       	movw	r24, r30
    22f2:	82 0f       	add	r24, r18
    22f4:	93 1f       	adc	r25, r19
    22f6:	1c d5       	rcall	.+2616   	; 0x2d30 <memcpy>
    22f8:	f8 01       	movw	r30, r16
    22fa:	25 81       	ldd	r18, Z+5	; 0x05
    22fc:	36 81       	ldd	r19, Z+6	; 0x06
    22fe:	2a 0d       	add	r18, r10
    2300:	3b 1d       	adc	r19, r11
    2302:	25 83       	std	Z+5, r18	; 0x05
    2304:	36 83       	std	Z+6, r19	; 0x06
    2306:	83 81       	ldd	r24, Z+3	; 0x03
    2308:	94 81       	ldd	r25, Z+4	; 0x04
    230a:	82 17       	cp	r24, r18
    230c:	93 07       	cpc	r25, r19
    230e:	68 f4       	brcc	.+26     	; 0x232a <udd_ep_trans_complet+0x1b6>
    2310:	85 83       	std	Z+5, r24	; 0x05
    2312:	96 83       	std	Z+6, r25	; 0x06
    2314:	cc 0f       	add	r28, r28
    2316:	dd 1f       	adc	r29, r29
    2318:	cc 0f       	add	r28, r28
    231a:	dd 1f       	adc	r29, r29
    231c:	cc 0f       	add	r28, r28
    231e:	dd 1f       	adc	r29, r29
    2320:	c0 50       	subi	r28, 0x00	; 0
    2322:	de 4d       	sbci	r29, 0xDE	; 222
    2324:	8e 89       	ldd	r24, Y+22	; 0x16
    2326:	9f 89       	ldd	r25, Y+23	; 0x17
    2328:	60 c0       	rjmp	.+192    	; 0x23ea <udd_ep_trans_complet+0x276>
    232a:	fe 01       	movw	r30, r28
    232c:	ee 0f       	add	r30, r30
    232e:	ff 1f       	adc	r31, r31
    2330:	ee 0f       	add	r30, r30
    2332:	ff 1f       	adc	r31, r31
    2334:	ee 0f       	add	r30, r30
    2336:	ff 1f       	adc	r31, r31
    2338:	e0 50       	subi	r30, 0x00	; 0
    233a:	fe 4d       	sbci	r31, 0xDE	; 222
    233c:	46 89       	ldd	r20, Z+22	; 0x16
    233e:	57 89       	ldd	r21, Z+23	; 0x17
    2340:	4a 15       	cp	r20, r10
    2342:	5b 05       	cpc	r21, r11
    2344:	09 f0       	breq	.+2      	; 0x2348 <udd_ep_trans_complet+0x1d4>
    2346:	51 c0       	rjmp	.+162    	; 0x23ea <udd_ep_trans_complet+0x276>
    2348:	28 17       	cp	r18, r24
    234a:	39 07       	cpc	r19, r25
    234c:	09 f4       	brne	.+2      	; 0x2350 <udd_ep_trans_complet+0x1dc>
    234e:	4d c0       	rjmp	.+154    	; 0x23ea <udd_ep_trans_complet+0x276>
    2350:	ac 01       	movw	r20, r24
    2352:	42 1b       	sub	r20, r18
    2354:	53 0b       	sbc	r21, r19
    2356:	9a 01       	movw	r18, r20
    2358:	21 15       	cp	r18, r1
    235a:	54 e0       	ldi	r21, 0x04	; 4
    235c:	35 07       	cpc	r19, r21
    235e:	50 f0       	brcs	.+20     	; 0x2374 <udd_ep_trans_complet+0x200>
    2360:	2f ef       	ldi	r18, 0xFF	; 255
    2362:	33 e0       	ldi	r19, 0x03	; 3
    2364:	c9 01       	movw	r24, r18
    2366:	b4 01       	movw	r22, r8
    2368:	c9 d4       	rcall	.+2450   	; 0x2cfc <__udivmodhi4>
    236a:	d9 01       	movw	r26, r18
    236c:	a8 1b       	sub	r26, r24
    236e:	b9 0b       	sbc	r27, r25
    2370:	cd 01       	movw	r24, r26
    2372:	07 c0       	rjmp	.+14     	; 0x2382 <udd_ep_trans_complet+0x20e>
    2374:	c9 01       	movw	r24, r18
    2376:	b4 01       	movw	r22, r8
    2378:	c1 d4       	rcall	.+2434   	; 0x2cfc <__udivmodhi4>
    237a:	f9 01       	movw	r30, r18
    237c:	e8 1b       	sub	r30, r24
    237e:	f9 0b       	sbc	r31, r25
    2380:	cf 01       	movw	r24, r30
    2382:	fe 01       	movw	r30, r28
    2384:	ee 0f       	add	r30, r30
    2386:	ff 1f       	adc	r31, r31
    2388:	ee 0f       	add	r30, r30
    238a:	ff 1f       	adc	r31, r31
    238c:	ee 0f       	add	r30, r30
    238e:	ff 1f       	adc	r31, r31
    2390:	e0 50       	subi	r30, 0x00	; 0
    2392:	fe 4d       	sbci	r31, 0xDE	; 222
    2394:	12 8a       	std	Z+18, r1	; 0x12
    2396:	13 8a       	std	Z+19, r1	; 0x13
    2398:	88 15       	cp	r24, r8
    239a:	99 05       	cpc	r25, r9
    239c:	78 f4       	brcc	.+30     	; 0x23bc <udd_ep_trans_complet+0x248>
    239e:	d8 01       	movw	r26, r16
    23a0:	8c 91       	ld	r24, X
    23a2:	84 60       	ori	r24, 0x04	; 4
    23a4:	8c 93       	st	X, r24
    23a6:	b0 e4       	ldi	r27, 0x40	; 64
    23a8:	db 9e       	mul	r13, r27
    23aa:	c0 01       	movw	r24, r0
    23ac:	11 24       	eor	r1, r1
    23ae:	8b 57       	subi	r24, 0x7B	; 123
    23b0:	9f 4d       	sbci	r25, 0xDF	; 223
    23b2:	84 8b       	std	Z+20, r24	; 0x14
    23b4:	95 8b       	std	Z+21, r25	; 0x15
    23b6:	86 8a       	std	Z+22, r8	; 0x16
    23b8:	97 8a       	std	Z+23, r9	; 0x17
    23ba:	13 c0       	rjmp	.+38     	; 0x23e2 <udd_ep_trans_complet+0x26e>
    23bc:	f8 01       	movw	r30, r16
    23be:	41 81       	ldd	r20, Z+1	; 0x01
    23c0:	52 81       	ldd	r21, Z+2	; 0x02
    23c2:	25 81       	ldd	r18, Z+5	; 0x05
    23c4:	36 81       	ldd	r19, Z+6	; 0x06
    23c6:	24 0f       	add	r18, r20
    23c8:	35 1f       	adc	r19, r21
    23ca:	cc 0f       	add	r28, r28
    23cc:	dd 1f       	adc	r29, r29
    23ce:	cc 0f       	add	r28, r28
    23d0:	dd 1f       	adc	r29, r29
    23d2:	cc 0f       	add	r28, r28
    23d4:	dd 1f       	adc	r29, r29
    23d6:	c0 50       	subi	r28, 0x00	; 0
    23d8:	de 4d       	sbci	r29, 0xDE	; 222
    23da:	2c 8b       	std	Y+20, r18	; 0x14
    23dc:	3d 8b       	std	Y+21, r19	; 0x15
    23de:	8e 8b       	std	Y+22, r24	; 0x16
    23e0:	9f 8b       	std	Y+23, r25	; 0x17
    23e2:	f7 01       	movw	r30, r14
    23e4:	02 e0       	ldi	r16, 0x02	; 2
    23e6:	06 93       	lac	Z, r16
    23e8:	13 c0       	rjmp	.+38     	; 0x2410 <udd_ep_trans_complet+0x29c>
    23ea:	d8 01       	movw	r26, r16
    23ec:	8c 91       	ld	r24, X
    23ee:	80 ff       	sbrs	r24, 0
    23f0:	0f c0       	rjmp	.+30     	; 0x2410 <udd_ep_trans_complet+0x29c>
    23f2:	8e 7f       	andi	r24, 0xFE	; 254
    23f4:	8c 93       	st	X, r24
    23f6:	17 96       	adiw	r26, 0x07	; 7
    23f8:	ed 91       	ld	r30, X+
    23fa:	fc 91       	ld	r31, X
    23fc:	18 97       	sbiw	r26, 0x08	; 8
    23fe:	30 97       	sbiw	r30, 0x00	; 0
    2400:	39 f0       	breq	.+14     	; 0x2410 <udd_ep_trans_complet+0x29c>
    2402:	15 96       	adiw	r26, 0x05	; 5
    2404:	6d 91       	ld	r22, X+
    2406:	7c 91       	ld	r23, X
    2408:	16 97       	sbiw	r26, 0x06	; 6
    240a:	4d 2d       	mov	r20, r13
    240c:	80 e0       	ldi	r24, 0x00	; 0
    240e:	09 95       	icall
    2410:	df 91       	pop	r29
    2412:	cf 91       	pop	r28
    2414:	1f 91       	pop	r17
    2416:	0f 91       	pop	r16
    2418:	ff 90       	pop	r15
    241a:	ef 90       	pop	r14
    241c:	df 90       	pop	r13
    241e:	bf 90       	pop	r11
    2420:	af 90       	pop	r10
    2422:	9f 90       	pop	r9
    2424:	8f 90       	pop	r8
    2426:	08 95       	ret

00002428 <udd_attach>:
    2428:	cf 93       	push	r28
    242a:	cf b7       	in	r28, 0x3f	; 63
    242c:	f8 94       	cli
    242e:	81 e0       	ldi	r24, 0x01	; 1
    2430:	11 dd       	rcall	.-1502   	; 0x1e54 <udd_sleep_mode>
    2432:	ea ec       	ldi	r30, 0xCA	; 202
    2434:	f4 e0       	ldi	r31, 0x04	; 4
    2436:	80 e4       	ldi	r24, 0x40	; 64
    2438:	80 83       	st	Z, r24
    243a:	80 e2       	ldi	r24, 0x20	; 32
    243c:	80 83       	st	Z, r24
    243e:	e1 ec       	ldi	r30, 0xC1	; 193
    2440:	f4 e0       	ldi	r31, 0x04	; 4
    2442:	80 81       	ld	r24, Z
    2444:	81 60       	ori	r24, 0x01	; 1
    2446:	80 83       	st	Z, r24
    2448:	a9 ec       	ldi	r26, 0xC9	; 201
    244a:	b4 e0       	ldi	r27, 0x04	; 4
    244c:	8c 91       	ld	r24, X
    244e:	82 60       	ori	r24, 0x02	; 2
    2450:	8c 93       	st	X, r24
    2452:	e8 ec       	ldi	r30, 0xC8	; 200
    2454:	f4 e0       	ldi	r31, 0x04	; 4
    2456:	80 81       	ld	r24, Z
    2458:	80 64       	ori	r24, 0x40	; 64
    245a:	80 83       	st	Z, r24
    245c:	8c 91       	ld	r24, X
    245e:	81 60       	ori	r24, 0x01	; 1
    2460:	8c 93       	st	X, r24
    2462:	80 81       	ld	r24, Z
    2464:	80 68       	ori	r24, 0x80	; 128
    2466:	80 83       	st	Z, r24
    2468:	cf bf       	out	0x3f, r28	; 63
    246a:	cf 91       	pop	r28
    246c:	08 95       	ret

0000246e <udd_enable>:
    246e:	cf 93       	push	r28
    2470:	df 93       	push	r29
    2472:	c0 e6       	ldi	r28, 0x60	; 96
    2474:	d0 e0       	ldi	r29, 0x00	; 0
    2476:	18 82       	st	Y, r1
    2478:	80 e3       	ldi	r24, 0x30	; 48
    247a:	0e 94 b5 09 	call	0x136a	; 0x136a <sysclk_enable_usb>
    247e:	e0 ec       	ldi	r30, 0xC0	; 192
    2480:	f4 e0       	ldi	r31, 0x04	; 4
    2482:	80 81       	ld	r24, Z
    2484:	80 64       	ori	r24, 0x40	; 64
    2486:	80 83       	st	Z, r24
    2488:	81 e0       	ldi	r24, 0x01	; 1
    248a:	88 83       	st	Y, r24
    248c:	cf b7       	in	r28, 0x3f	; 63
    248e:	f8 94       	cli
    2490:	80 e0       	ldi	r24, 0x00	; 0
    2492:	90 e0       	ldi	r25, 0x00	; 0
    2494:	fc 01       	movw	r30, r24
    2496:	ee 0f       	add	r30, r30
    2498:	ff 1f       	adc	r31, r31
    249a:	ee 0f       	add	r30, r30
    249c:	ff 1f       	adc	r31, r31
    249e:	ee 0f       	add	r30, r30
    24a0:	ff 1f       	adc	r31, r31
    24a2:	e0 50       	subi	r30, 0x00	; 0
    24a4:	fe 4d       	sbci	r31, 0xDE	; 222
    24a6:	11 8a       	std	Z+17, r1	; 0x11
    24a8:	01 96       	adiw	r24, 0x01	; 1
    24aa:	88 30       	cpi	r24, 0x08	; 8
    24ac:	91 05       	cpc	r25, r1
    24ae:	91 f7       	brne	.-28     	; 0x2494 <udd_enable+0x26>
    24b0:	e5 e8       	ldi	r30, 0x85	; 133
    24b2:	f1 e2       	ldi	r31, 0x21	; 33
    24b4:	80 81       	ld	r24, Z
    24b6:	8e 7f       	andi	r24, 0xFE	; 254
    24b8:	80 83       	st	Z, r24
    24ba:	ee e8       	ldi	r30, 0x8E	; 142
    24bc:	f1 e2       	ldi	r31, 0x21	; 33
    24be:	80 81       	ld	r24, Z
    24c0:	8e 7f       	andi	r24, 0xFE	; 254
    24c2:	80 83       	st	Z, r24
    24c4:	e7 e9       	ldi	r30, 0x97	; 151
    24c6:	f1 e2       	ldi	r31, 0x21	; 33
    24c8:	80 81       	ld	r24, Z
    24ca:	8e 7f       	andi	r24, 0xFE	; 254
    24cc:	80 83       	st	Z, r24
    24ce:	e0 ea       	ldi	r30, 0xA0	; 160
    24d0:	f1 e2       	ldi	r31, 0x21	; 33
    24d2:	80 81       	ld	r24, Z
    24d4:	8e 7f       	andi	r24, 0xFE	; 254
    24d6:	80 83       	st	Z, r24
    24d8:	e9 ea       	ldi	r30, 0xA9	; 169
    24da:	f1 e2       	ldi	r31, 0x21	; 33
    24dc:	80 81       	ld	r24, Z
    24de:	8e 7f       	andi	r24, 0xFE	; 254
    24e0:	80 83       	st	Z, r24
    24e2:	e2 eb       	ldi	r30, 0xB2	; 178
    24e4:	f1 e2       	ldi	r31, 0x21	; 33
    24e6:	80 81       	ld	r24, Z
    24e8:	8e 7f       	andi	r24, 0xFE	; 254
    24ea:	80 83       	st	Z, r24
    24ec:	6a e1       	ldi	r22, 0x1A	; 26
    24ee:	70 e0       	ldi	r23, 0x00	; 0
    24f0:	82 e0       	ldi	r24, 0x02	; 2
    24f2:	a6 dc       	rcall	.-1716   	; 0x1e40 <nvm_read_byte>
    24f4:	8f 3f       	cpi	r24, 0xFF	; 255
    24f6:	19 f0       	breq	.+6      	; 0x24fe <udd_enable+0x90>
    24f8:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    24fc:	03 c0       	rjmp	.+6      	; 0x2504 <udd_enable+0x96>
    24fe:	8f e1       	ldi	r24, 0x1F	; 31
    2500:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    2504:	6b e1       	ldi	r22, 0x1B	; 27
    2506:	70 e0       	ldi	r23, 0x00	; 0
    2508:	82 e0       	ldi	r24, 0x02	; 2
    250a:	9a dc       	rcall	.-1740   	; 0x1e40 <nvm_read_byte>
    250c:	8f 3f       	cpi	r24, 0xFF	; 255
    250e:	19 f0       	breq	.+6      	; 0x2516 <udd_enable+0xa8>
    2510:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    2514:	03 c0       	rjmp	.+6      	; 0x251c <udd_enable+0xae>
    2516:	8f e1       	ldi	r24, 0x1F	; 31
    2518:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    251c:	e0 ec       	ldi	r30, 0xC0	; 192
    251e:	f4 e0       	ldi	r31, 0x04	; 4
    2520:	80 81       	ld	r24, Z
    2522:	83 60       	ori	r24, 0x03	; 3
    2524:	80 83       	st	Z, r24
    2526:	80 81       	ld	r24, Z
    2528:	80 68       	ori	r24, 0x80	; 128
    252a:	80 83       	st	Z, r24
    252c:	80 81       	ld	r24, Z
    252e:	80 61       	ori	r24, 0x10	; 16
    2530:	80 83       	st	Z, r24
    2532:	80 e1       	ldi	r24, 0x10	; 16
    2534:	92 e2       	ldi	r25, 0x22	; 34
    2536:	86 83       	std	Z+6, r24	; 0x06
    2538:	97 83       	std	Z+7, r25	; 0x07
    253a:	80 81       	ld	r24, Z
    253c:	80 62       	ori	r24, 0x20	; 32
    253e:	80 83       	st	Z, r24
    2540:	8f ef       	ldi	r24, 0xFF	; 255
    2542:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    2546:	e8 ec       	ldi	r30, 0xC8	; 200
    2548:	f4 e0       	ldi	r31, 0x04	; 4
    254a:	80 81       	ld	r24, Z
    254c:	82 60       	ori	r24, 0x02	; 2
    254e:	80 83       	st	Z, r24
    2550:	10 92 54 22 	sts	0x2254, r1	; 0x802254 <udd_b_idle>
    2554:	80 91 4b 2c 	lds	r24, 0x2C4B	; 0x802c4b <sleepmgr_locks+0x5>
    2558:	8f 3f       	cpi	r24, 0xFF	; 255
    255a:	09 f4       	brne	.+2      	; 0x255e <udd_enable+0xf0>
    255c:	ff cf       	rjmp	.-2      	; 0x255c <udd_enable+0xee>
    255e:	9f b7       	in	r25, 0x3f	; 63
    2560:	f8 94       	cli
    2562:	e6 e4       	ldi	r30, 0x46	; 70
    2564:	fc e2       	ldi	r31, 0x2C	; 44
    2566:	85 81       	ldd	r24, Z+5	; 0x05
    2568:	8f 5f       	subi	r24, 0xFF	; 255
    256a:	85 83       	std	Z+5, r24	; 0x05
    256c:	9f bf       	out	0x3f, r25	; 63
    256e:	5c df       	rcall	.-328    	; 0x2428 <udd_attach>
    2570:	cf bf       	out	0x3f, r28	; 63
    2572:	df 91       	pop	r29
    2574:	cf 91       	pop	r28
    2576:	08 95       	ret

00002578 <udd_set_address>:
    2578:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    257c:	08 95       	ret

0000257e <udd_getaddress>:
    257e:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    2582:	08 95       	ret

00002584 <udd_set_setup_payload>:
    2584:	ea e5       	ldi	r30, 0x5A	; 90
    2586:	f4 e2       	ldi	r31, 0x24	; 36
    2588:	80 87       	std	Z+8, r24	; 0x08
    258a:	91 87       	std	Z+9, r25	; 0x09
    258c:	62 87       	std	Z+10, r22	; 0x0a
    258e:	73 87       	std	Z+11, r23	; 0x0b
    2590:	08 95       	ret

00002592 <udd_ep_alloc>:
    2592:	28 2f       	mov	r18, r24
    2594:	2f 70       	andi	r18, 0x0F	; 15
    2596:	30 e0       	ldi	r19, 0x00	; 0
    2598:	22 0f       	add	r18, r18
    259a:	33 1f       	adc	r19, r19
    259c:	08 2e       	mov	r0, r24
    259e:	00 0c       	add	r0, r0
    25a0:	99 0b       	sbc	r25, r25
    25a2:	88 27       	eor	r24, r24
    25a4:	99 0f       	add	r25, r25
    25a6:	88 1f       	adc	r24, r24
    25a8:	99 27       	eor	r25, r25
    25aa:	82 0f       	add	r24, r18
    25ac:	93 1f       	adc	r25, r19
    25ae:	fc 01       	movw	r30, r24
    25b0:	ee 0f       	add	r30, r30
    25b2:	ff 1f       	adc	r31, r31
    25b4:	ee 0f       	add	r30, r30
    25b6:	ff 1f       	adc	r31, r31
    25b8:	ee 0f       	add	r30, r30
    25ba:	ff 1f       	adc	r31, r31
    25bc:	e0 50       	subi	r30, 0x00	; 0
    25be:	fe 4d       	sbci	r31, 0xDE	; 222
    25c0:	21 89       	ldd	r18, Z+17	; 0x11
    25c2:	20 7c       	andi	r18, 0xC0	; 192
    25c4:	09 f0       	breq	.+2      	; 0x25c8 <udd_ep_alloc+0x36>
    25c6:	58 c0       	rjmp	.+176    	; 0x2678 <udd_ep_alloc+0xe6>
    25c8:	63 70       	andi	r22, 0x03	; 3
    25ca:	61 30       	cpi	r22, 0x01	; 1
    25cc:	11 f0       	breq	.+4      	; 0x25d2 <udd_ep_alloc+0x40>
    25ce:	18 f4       	brcc	.+6      	; 0x25d6 <udd_ep_alloc+0x44>
    25d0:	04 c0       	rjmp	.+8      	; 0x25da <udd_ep_alloc+0x48>
    25d2:	20 ec       	ldi	r18, 0xC0	; 192
    25d4:	03 c0       	rjmp	.+6      	; 0x25dc <udd_ep_alloc+0x4a>
    25d6:	20 e8       	ldi	r18, 0x80	; 128
    25d8:	01 c0       	rjmp	.+2      	; 0x25dc <udd_ep_alloc+0x4a>
    25da:	20 e4       	ldi	r18, 0x40	; 64
    25dc:	40 38       	cpi	r20, 0x80	; 128
    25de:	51 05       	cpc	r21, r1
    25e0:	e9 f0       	breq	.+58     	; 0x261c <udd_ep_alloc+0x8a>
    25e2:	50 f4       	brcc	.+20     	; 0x25f8 <udd_ep_alloc+0x66>
    25e4:	40 32       	cpi	r20, 0x20	; 32
    25e6:	51 05       	cpc	r21, r1
    25e8:	a9 f0       	breq	.+42     	; 0x2614 <udd_ep_alloc+0x82>
    25ea:	40 34       	cpi	r20, 0x40	; 64
    25ec:	51 05       	cpc	r21, r1
    25ee:	a1 f0       	breq	.+40     	; 0x2618 <udd_ep_alloc+0x86>
    25f0:	40 31       	cpi	r20, 0x10	; 16
    25f2:	51 05       	cpc	r21, r1
    25f4:	d9 f4       	brne	.+54     	; 0x262c <udd_ep_alloc+0x9a>
    25f6:	0c c0       	rjmp	.+24     	; 0x2610 <udd_ep_alloc+0x7e>
    25f8:	41 15       	cp	r20, r1
    25fa:	32 e0       	ldi	r19, 0x02	; 2
    25fc:	53 07       	cpc	r21, r19
    25fe:	91 f0       	breq	.+36     	; 0x2624 <udd_ep_alloc+0x92>
    2600:	4f 3f       	cpi	r20, 0xFF	; 255
    2602:	33 e0       	ldi	r19, 0x03	; 3
    2604:	53 07       	cpc	r21, r19
    2606:	81 f0       	breq	.+32     	; 0x2628 <udd_ep_alloc+0x96>
    2608:	41 15       	cp	r20, r1
    260a:	51 40       	sbci	r21, 0x01	; 1
    260c:	79 f4       	brne	.+30     	; 0x262c <udd_ep_alloc+0x9a>
    260e:	08 c0       	rjmp	.+16     	; 0x2620 <udd_ep_alloc+0x8e>
    2610:	41 e0       	ldi	r20, 0x01	; 1
    2612:	0d c0       	rjmp	.+26     	; 0x262e <udd_ep_alloc+0x9c>
    2614:	42 e0       	ldi	r20, 0x02	; 2
    2616:	0b c0       	rjmp	.+22     	; 0x262e <udd_ep_alloc+0x9c>
    2618:	43 e0       	ldi	r20, 0x03	; 3
    261a:	09 c0       	rjmp	.+18     	; 0x262e <udd_ep_alloc+0x9c>
    261c:	44 e0       	ldi	r20, 0x04	; 4
    261e:	07 c0       	rjmp	.+14     	; 0x262e <udd_ep_alloc+0x9c>
    2620:	45 e0       	ldi	r20, 0x05	; 5
    2622:	05 c0       	rjmp	.+10     	; 0x262e <udd_ep_alloc+0x9c>
    2624:	46 e0       	ldi	r20, 0x06	; 6
    2626:	03 c0       	rjmp	.+6      	; 0x262e <udd_ep_alloc+0x9c>
    2628:	47 e0       	ldi	r20, 0x07	; 7
    262a:	01 c0       	rjmp	.+2      	; 0x262e <udd_ep_alloc+0x9c>
    262c:	40 e0       	ldi	r20, 0x00	; 0
    262e:	fc 01       	movw	r30, r24
    2630:	ee 0f       	add	r30, r30
    2632:	ff 1f       	adc	r31, r31
    2634:	ee 0f       	add	r30, r30
    2636:	ff 1f       	adc	r31, r31
    2638:	ee 0f       	add	r30, r30
    263a:	ff 1f       	adc	r31, r31
    263c:	e0 50       	subi	r30, 0x00	; 0
    263e:	fe 4d       	sbci	r31, 0xDE	; 222
    2640:	11 8a       	std	Z+17, r1	; 0x11
    2642:	dc 01       	movw	r26, r24
    2644:	aa 0f       	add	r26, r26
    2646:	bb 1f       	adc	r27, r27
    2648:	aa 0f       	add	r26, r26
    264a:	bb 1f       	adc	r27, r27
    264c:	aa 0f       	add	r26, r26
    264e:	bb 1f       	adc	r27, r27
    2650:	a0 5f       	subi	r26, 0xF0	; 240
    2652:	bd 4d       	sbci	r27, 0xDD	; 221
    2654:	36 e0       	ldi	r19, 0x06	; 6
    2656:	3c 93       	st	X, r19
    2658:	24 2b       	or	r18, r20
    265a:	21 8b       	std	Z+17, r18	; 0x11
    265c:	88 0f       	add	r24, r24
    265e:	99 1f       	adc	r25, r25
    2660:	88 0f       	add	r24, r24
    2662:	99 1f       	adc	r25, r25
    2664:	88 0f       	add	r24, r24
    2666:	99 1f       	adc	r25, r25
    2668:	fc 01       	movw	r30, r24
    266a:	e0 50       	subi	r30, 0x00	; 0
    266c:	fe 4d       	sbci	r31, 0xDE	; 222
    266e:	81 89       	ldd	r24, Z+17	; 0x11
    2670:	80 62       	ori	r24, 0x20	; 32
    2672:	81 8b       	std	Z+17, r24	; 0x11
    2674:	81 e0       	ldi	r24, 0x01	; 1
    2676:	08 95       	ret
    2678:	80 e0       	ldi	r24, 0x00	; 0
    267a:	08 95       	ret

0000267c <udd_ep_is_halted>:
    267c:	e8 2f       	mov	r30, r24
    267e:	ef 70       	andi	r30, 0x0F	; 15
    2680:	f0 e0       	ldi	r31, 0x00	; 0
    2682:	ee 0f       	add	r30, r30
    2684:	ff 1f       	adc	r31, r31
    2686:	08 2e       	mov	r0, r24
    2688:	00 0c       	add	r0, r0
    268a:	99 0b       	sbc	r25, r25
    268c:	88 27       	eor	r24, r24
    268e:	99 0f       	add	r25, r25
    2690:	88 1f       	adc	r24, r24
    2692:	99 27       	eor	r25, r25
    2694:	e8 0f       	add	r30, r24
    2696:	f9 1f       	adc	r31, r25
    2698:	ee 0f       	add	r30, r30
    269a:	ff 1f       	adc	r31, r31
    269c:	ee 0f       	add	r30, r30
    269e:	ff 1f       	adc	r31, r31
    26a0:	ee 0f       	add	r30, r30
    26a2:	ff 1f       	adc	r31, r31
    26a4:	e0 50       	subi	r30, 0x00	; 0
    26a6:	fe 4d       	sbci	r31, 0xDE	; 222
    26a8:	81 89       	ldd	r24, Z+17	; 0x11
    26aa:	82 fb       	bst	r24, 2
    26ac:	88 27       	eor	r24, r24
    26ae:	80 f9       	bld	r24, 0
    26b0:	08 95       	ret

000026b2 <udd_ep_clear_halt>:
    26b2:	28 2f       	mov	r18, r24
    26b4:	2f 70       	andi	r18, 0x0F	; 15
    26b6:	30 e0       	ldi	r19, 0x00	; 0
    26b8:	a9 01       	movw	r20, r18
    26ba:	44 0f       	add	r20, r20
    26bc:	55 1f       	adc	r21, r21
    26be:	28 2f       	mov	r18, r24
    26c0:	08 2e       	mov	r0, r24
    26c2:	00 0c       	add	r0, r0
    26c4:	33 0b       	sbc	r19, r19
    26c6:	22 27       	eor	r18, r18
    26c8:	33 0f       	add	r19, r19
    26ca:	22 1f       	adc	r18, r18
    26cc:	33 27       	eor	r19, r19
    26ce:	24 0f       	add	r18, r20
    26d0:	35 1f       	adc	r19, r21
    26d2:	f9 01       	movw	r30, r18
    26d4:	ee 0f       	add	r30, r30
    26d6:	ff 1f       	adc	r31, r31
    26d8:	ee 0f       	add	r30, r30
    26da:	ff 1f       	adc	r31, r31
    26dc:	ee 0f       	add	r30, r30
    26de:	ff 1f       	adc	r31, r31
    26e0:	e0 50       	subi	r30, 0x00	; 0
    26e2:	fe 4d       	sbci	r31, 0xDE	; 222
    26e4:	91 89       	ldd	r25, Z+17	; 0x11
    26e6:	92 ff       	sbrs	r25, 2
    26e8:	17 c0       	rjmp	.+46     	; 0x2718 <udd_ep_clear_halt+0x66>
    26ea:	22 0f       	add	r18, r18
    26ec:	33 1f       	adc	r19, r19
    26ee:	22 0f       	add	r18, r18
    26f0:	33 1f       	adc	r19, r19
    26f2:	22 0f       	add	r18, r18
    26f4:	33 1f       	adc	r19, r19
    26f6:	f9 01       	movw	r30, r18
    26f8:	e0 50       	subi	r30, 0x00	; 0
    26fa:	fe 4d       	sbci	r31, 0xDE	; 222
    26fc:	91 89       	ldd	r25, Z+17	; 0x11
    26fe:	9b 7f       	andi	r25, 0xFB	; 251
    2700:	91 8b       	std	Z+17, r25	; 0x11
    2702:	ae dc       	rcall	.-1700   	; 0x2060 <udd_ep_get_job>
    2704:	fc 01       	movw	r30, r24
    2706:	80 81       	ld	r24, Z
    2708:	80 ff       	sbrs	r24, 0
    270a:	06 c0       	rjmp	.+12     	; 0x2718 <udd_ep_clear_halt+0x66>
    270c:	8e 7f       	andi	r24, 0xFE	; 254
    270e:	80 83       	st	Z, r24
    2710:	07 80       	ldd	r0, Z+7	; 0x07
    2712:	f0 85       	ldd	r31, Z+8	; 0x08
    2714:	e0 2d       	mov	r30, r0
    2716:	09 95       	icall
    2718:	81 e0       	ldi	r24, 0x01	; 1
    271a:	08 95       	ret

0000271c <udd_ep_run>:
    271c:	7f 92       	push	r7
    271e:	8f 92       	push	r8
    2720:	9f 92       	push	r9
    2722:	af 92       	push	r10
    2724:	bf 92       	push	r11
    2726:	cf 92       	push	r12
    2728:	df 92       	push	r13
    272a:	ef 92       	push	r14
    272c:	ff 92       	push	r15
    272e:	0f 93       	push	r16
    2730:	1f 93       	push	r17
    2732:	cf 93       	push	r28
    2734:	df 93       	push	r29
    2736:	98 2e       	mov	r9, r24
    2738:	86 2e       	mov	r8, r22
    273a:	6a 01       	movw	r12, r20
    273c:	79 01       	movw	r14, r18
    273e:	90 dc       	rcall	.-1760   	; 0x2060 <udd_ep_get_job>
    2740:	5c 01       	movw	r10, r24
    2742:	79 2c       	mov	r7, r9
    2744:	77 1c       	adc	r7, r7
    2746:	77 24       	eor	r7, r7
    2748:	77 1c       	adc	r7, r7
    274a:	c9 2d       	mov	r28, r9
    274c:	cf 70       	andi	r28, 0x0F	; 15
    274e:	d0 e0       	ldi	r29, 0x00	; 0
    2750:	cc 0f       	add	r28, r28
    2752:	dd 1f       	adc	r29, r29
    2754:	c7 0d       	add	r28, r7
    2756:	d1 1d       	adc	r29, r1
    2758:	fe 01       	movw	r30, r28
    275a:	ee 0f       	add	r30, r30
    275c:	ff 1f       	adc	r31, r31
    275e:	ee 0f       	add	r30, r30
    2760:	ff 1f       	adc	r31, r31
    2762:	ee 0f       	add	r30, r30
    2764:	ff 1f       	adc	r31, r31
    2766:	e0 50       	subi	r30, 0x00	; 0
    2768:	fe 4d       	sbci	r31, 0xDE	; 222
    276a:	81 89       	ldd	r24, Z+17	; 0x11
    276c:	80 7c       	andi	r24, 0xC0	; 192
    276e:	09 f4       	brne	.+2      	; 0x2772 <udd_ep_run+0x56>
    2770:	7d c0       	rjmp	.+250    	; 0x286c <udd_ep_run+0x150>
    2772:	fe 01       	movw	r30, r28
    2774:	ee 0f       	add	r30, r30
    2776:	ff 1f       	adc	r31, r31
    2778:	ee 0f       	add	r30, r30
    277a:	ff 1f       	adc	r31, r31
    277c:	ee 0f       	add	r30, r30
    277e:	ff 1f       	adc	r31, r31
    2780:	e0 50       	subi	r30, 0x00	; 0
    2782:	fe 4d       	sbci	r31, 0xDE	; 222
    2784:	81 89       	ldd	r24, Z+17	; 0x11
    2786:	80 7c       	andi	r24, 0xC0	; 192
    2788:	80 3c       	cpi	r24, 0xC0	; 192
    278a:	61 f0       	breq	.+24     	; 0x27a4 <udd_ep_run+0x88>
    278c:	fe 01       	movw	r30, r28
    278e:	ee 0f       	add	r30, r30
    2790:	ff 1f       	adc	r31, r31
    2792:	ee 0f       	add	r30, r30
    2794:	ff 1f       	adc	r31, r31
    2796:	ee 0f       	add	r30, r30
    2798:	ff 1f       	adc	r31, r31
    279a:	e0 50       	subi	r30, 0x00	; 0
    279c:	fe 4d       	sbci	r31, 0xDE	; 222
    279e:	81 89       	ldd	r24, Z+17	; 0x11
    27a0:	82 fd       	sbrc	r24, 2
    27a2:	66 c0       	rjmp	.+204    	; 0x2870 <udd_ep_run+0x154>
    27a4:	8f b7       	in	r24, 0x3f	; 63
    27a6:	f8 94       	cli
    27a8:	f5 01       	movw	r30, r10
    27aa:	90 81       	ld	r25, Z
    27ac:	90 ff       	sbrs	r25, 0
    27ae:	03 c0       	rjmp	.+6      	; 0x27b6 <udd_ep_run+0x9a>
    27b0:	8f bf       	out	0x3f, r24	; 63
    27b2:	71 2c       	mov	r7, r1
    27b4:	5e c0       	rjmp	.+188    	; 0x2872 <udd_ep_run+0x156>
    27b6:	f5 01       	movw	r30, r10
    27b8:	90 81       	ld	r25, Z
    27ba:	91 60       	ori	r25, 0x01	; 1
    27bc:	90 83       	st	Z, r25
    27be:	8f bf       	out	0x3f, r24	; 63
    27c0:	c1 82       	std	Z+1, r12	; 0x01
    27c2:	d2 82       	std	Z+2, r13	; 0x02
    27c4:	e3 82       	std	Z+3, r14	; 0x03
    27c6:	f4 82       	std	Z+4, r15	; 0x04
    27c8:	15 82       	std	Z+5, r1	; 0x05
    27ca:	16 82       	std	Z+6, r1	; 0x06
    27cc:	07 83       	std	Z+7, r16	; 0x07
    27ce:	10 87       	std	Z+8, r17	; 0x08
    27d0:	81 10       	cpse	r8, r1
    27d2:	06 c0       	rjmp	.+12     	; 0x27e0 <udd_ep_run+0xc4>
    27d4:	91 e0       	ldi	r25, 0x01	; 1
    27d6:	e1 14       	cp	r14, r1
    27d8:	f1 04       	cpc	r15, r1
    27da:	19 f0       	breq	.+6      	; 0x27e2 <udd_ep_run+0xc6>
    27dc:	90 e0       	ldi	r25, 0x00	; 0
    27de:	01 c0       	rjmp	.+2      	; 0x27e2 <udd_ep_run+0xc6>
    27e0:	91 e0       	ldi	r25, 0x01	; 1
    27e2:	f5 01       	movw	r30, r10
    27e4:	80 81       	ld	r24, Z
    27e6:	90 fb       	bst	r25, 0
    27e8:	81 f9       	bld	r24, 1
    27ea:	8b 7f       	andi	r24, 0xFB	; 251
    27ec:	80 83       	st	Z, r24
    27ee:	77 20       	and	r7, r7
    27f0:	59 f0       	breq	.+22     	; 0x2808 <udd_ep_run+0xec>
    27f2:	cc 0f       	add	r28, r28
    27f4:	dd 1f       	adc	r29, r29
    27f6:	cc 0f       	add	r28, r28
    27f8:	dd 1f       	adc	r29, r29
    27fa:	cc 0f       	add	r28, r28
    27fc:	dd 1f       	adc	r29, r29
    27fe:	c0 50       	subi	r28, 0x00	; 0
    2800:	de 4d       	sbci	r29, 0xDE	; 222
    2802:	1e 8a       	std	Y+22, r1	; 0x16
    2804:	1f 8a       	std	Y+23, r1	; 0x17
    2806:	2d c0       	rjmp	.+90     	; 0x2862 <udd_ep_run+0x146>
    2808:	fe 01       	movw	r30, r28
    280a:	ee 0f       	add	r30, r30
    280c:	ff 1f       	adc	r31, r31
    280e:	ee 0f       	add	r30, r30
    2810:	ff 1f       	adc	r31, r31
    2812:	ee 0f       	add	r30, r30
    2814:	ff 1f       	adc	r31, r31
    2816:	e0 50       	subi	r30, 0x00	; 0
    2818:	fe 4d       	sbci	r31, 0xDE	; 222
    281a:	81 89       	ldd	r24, Z+17	; 0x11
    281c:	80 7c       	andi	r24, 0xC0	; 192
    281e:	80 3c       	cpi	r24, 0xC0	; 192
    2820:	a1 f4       	brne	.+40     	; 0x284a <udd_ep_run+0x12e>
    2822:	ce 01       	movw	r24, r28
    2824:	88 0f       	add	r24, r24
    2826:	99 1f       	adc	r25, r25
    2828:	88 0f       	add	r24, r24
    282a:	99 1f       	adc	r25, r25
    282c:	88 0f       	add	r24, r24
    282e:	99 1f       	adc	r25, r25
    2830:	80 5f       	subi	r24, 0xF0	; 240
    2832:	9d 4d       	sbci	r25, 0xDD	; 221
    2834:	ef db       	rcall	.-2082   	; 0x2014 <udd_ep_get_size>
    2836:	bc 01       	movw	r22, r24
    2838:	c7 01       	movw	r24, r14
    283a:	60 d2       	rcall	.+1216   	; 0x2cfc <__udivmodhi4>
    283c:	89 2b       	or	r24, r25
    283e:	29 f0       	breq	.+10     	; 0x284a <udd_ep_run+0x12e>
    2840:	f5 01       	movw	r30, r10
    2842:	80 81       	ld	r24, Z
    2844:	8e 7f       	andi	r24, 0xFE	; 254
    2846:	80 83       	st	Z, r24
    2848:	14 c0       	rjmp	.+40     	; 0x2872 <udd_ep_run+0x156>
    284a:	cc 0f       	add	r28, r28
    284c:	dd 1f       	adc	r29, r29
    284e:	cc 0f       	add	r28, r28
    2850:	dd 1f       	adc	r29, r29
    2852:	cc 0f       	add	r28, r28
    2854:	dd 1f       	adc	r29, r29
    2856:	c0 50       	subi	r28, 0x00	; 0
    2858:	de 4d       	sbci	r29, 0xDE	; 222
    285a:	1a 8a       	std	Y+18, r1	; 0x12
    285c:	1b 8a       	std	Y+19, r1	; 0x13
    285e:	1e 8a       	std	Y+22, r1	; 0x16
    2860:	1f 8a       	std	Y+23, r1	; 0x17
    2862:	89 2d       	mov	r24, r9
    2864:	87 dc       	rcall	.-1778   	; 0x2174 <udd_ep_trans_complet>
    2866:	77 24       	eor	r7, r7
    2868:	73 94       	inc	r7
    286a:	03 c0       	rjmp	.+6      	; 0x2872 <udd_ep_run+0x156>
    286c:	71 2c       	mov	r7, r1
    286e:	01 c0       	rjmp	.+2      	; 0x2872 <udd_ep_run+0x156>
    2870:	71 2c       	mov	r7, r1
    2872:	87 2d       	mov	r24, r7
    2874:	df 91       	pop	r29
    2876:	cf 91       	pop	r28
    2878:	1f 91       	pop	r17
    287a:	0f 91       	pop	r16
    287c:	ff 90       	pop	r15
    287e:	ef 90       	pop	r14
    2880:	df 90       	pop	r13
    2882:	cf 90       	pop	r12
    2884:	bf 90       	pop	r11
    2886:	af 90       	pop	r10
    2888:	9f 90       	pop	r9
    288a:	8f 90       	pop	r8
    288c:	7f 90       	pop	r7
    288e:	08 95       	ret

00002890 <udd_ep_abort>:
    2890:	ff 92       	push	r15
    2892:	0f 93       	push	r16
    2894:	1f 93       	push	r17
    2896:	cf 93       	push	r28
    2898:	df 93       	push	r29
    289a:	18 2f       	mov	r17, r24
    289c:	f8 2e       	mov	r15, r24
    289e:	ff 1c       	adc	r15, r15
    28a0:	ff 24       	eor	r15, r15
    28a2:	ff 1c       	adc	r15, r15
    28a4:	c8 2f       	mov	r28, r24
    28a6:	cf 70       	andi	r28, 0x0F	; 15
    28a8:	d0 e0       	ldi	r29, 0x00	; 0
    28aa:	cc 0f       	add	r28, r28
    28ac:	dd 1f       	adc	r29, r29
    28ae:	cf 0d       	add	r28, r15
    28b0:	d1 1d       	adc	r29, r1
    28b2:	d6 db       	rcall	.-2132   	; 0x2060 <udd_ep_get_job>
    28b4:	dc 01       	movw	r26, r24
    28b6:	fe 01       	movw	r30, r28
    28b8:	ee 0f       	add	r30, r30
    28ba:	ff 1f       	adc	r31, r31
    28bc:	ee 0f       	add	r30, r30
    28be:	ff 1f       	adc	r31, r31
    28c0:	ee 0f       	add	r30, r30
    28c2:	ff 1f       	adc	r31, r31
    28c4:	e0 5f       	subi	r30, 0xF0	; 240
    28c6:	fd 4d       	sbci	r31, 0xDD	; 221
    28c8:	02 e0       	ldi	r16, 0x02	; 2
    28ca:	05 93       	las	Z, r16
    28cc:	8c 91       	ld	r24, X
    28ce:	80 ff       	sbrs	r24, 0
    28d0:	22 c0       	rjmp	.+68     	; 0x2916 <udd_ep_abort+0x86>
    28d2:	8e 7f       	andi	r24, 0xFE	; 254
    28d4:	8c 93       	st	X, r24
    28d6:	17 96       	adiw	r26, 0x07	; 7
    28d8:	ed 91       	ld	r30, X+
    28da:	fc 91       	ld	r31, X
    28dc:	18 97       	sbiw	r26, 0x08	; 8
    28de:	30 97       	sbiw	r30, 0x00	; 0
    28e0:	d1 f0       	breq	.+52     	; 0x2916 <udd_ep_abort+0x86>
    28e2:	ff 20       	and	r15, r15
    28e4:	59 f0       	breq	.+22     	; 0x28fc <udd_ep_abort+0x6c>
    28e6:	cc 0f       	add	r28, r28
    28e8:	dd 1f       	adc	r29, r29
    28ea:	cc 0f       	add	r28, r28
    28ec:	dd 1f       	adc	r29, r29
    28ee:	cc 0f       	add	r28, r28
    28f0:	dd 1f       	adc	r29, r29
    28f2:	c0 50       	subi	r28, 0x00	; 0
    28f4:	de 4d       	sbci	r29, 0xDE	; 222
    28f6:	6e 89       	ldd	r22, Y+22	; 0x16
    28f8:	7f 89       	ldd	r23, Y+23	; 0x17
    28fa:	0a c0       	rjmp	.+20     	; 0x2910 <udd_ep_abort+0x80>
    28fc:	cc 0f       	add	r28, r28
    28fe:	dd 1f       	adc	r29, r29
    2900:	cc 0f       	add	r28, r28
    2902:	dd 1f       	adc	r29, r29
    2904:	cc 0f       	add	r28, r28
    2906:	dd 1f       	adc	r29, r29
    2908:	c0 50       	subi	r28, 0x00	; 0
    290a:	de 4d       	sbci	r29, 0xDE	; 222
    290c:	6a 89       	ldd	r22, Y+18	; 0x12
    290e:	7b 89       	ldd	r23, Y+19	; 0x13
    2910:	41 2f       	mov	r20, r17
    2912:	81 e0       	ldi	r24, 0x01	; 1
    2914:	09 95       	icall
    2916:	df 91       	pop	r29
    2918:	cf 91       	pop	r28
    291a:	1f 91       	pop	r17
    291c:	0f 91       	pop	r16
    291e:	ff 90       	pop	r15
    2920:	08 95       	ret

00002922 <udd_ep_free>:
    2922:	cf 93       	push	r28
    2924:	c8 2f       	mov	r28, r24
    2926:	b4 df       	rcall	.-152    	; 0x2890 <udd_ep_abort>
    2928:	ec 2f       	mov	r30, r28
    292a:	ef 70       	andi	r30, 0x0F	; 15
    292c:	f0 e0       	ldi	r31, 0x00	; 0
    292e:	ee 0f       	add	r30, r30
    2930:	ff 1f       	adc	r31, r31
    2932:	8c 2f       	mov	r24, r28
    2934:	cc 0f       	add	r28, r28
    2936:	99 0b       	sbc	r25, r25
    2938:	88 27       	eor	r24, r24
    293a:	99 0f       	add	r25, r25
    293c:	88 1f       	adc	r24, r24
    293e:	99 27       	eor	r25, r25
    2940:	e8 0f       	add	r30, r24
    2942:	f9 1f       	adc	r31, r25
    2944:	ee 0f       	add	r30, r30
    2946:	ff 1f       	adc	r31, r31
    2948:	ee 0f       	add	r30, r30
    294a:	ff 1f       	adc	r31, r31
    294c:	ee 0f       	add	r30, r30
    294e:	ff 1f       	adc	r31, r31
    2950:	e0 50       	subi	r30, 0x00	; 0
    2952:	fe 4d       	sbci	r31, 0xDE	; 222
    2954:	11 8a       	std	Z+17, r1	; 0x11
    2956:	cf 91       	pop	r28
    2958:	08 95       	ret

0000295a <udd_ep_set_halt>:
    295a:	0f 93       	push	r16
    295c:	e8 2f       	mov	r30, r24
    295e:	ef 70       	andi	r30, 0x0F	; 15
    2960:	f0 e0       	ldi	r31, 0x00	; 0
    2962:	ee 0f       	add	r30, r30
    2964:	ff 1f       	adc	r31, r31
    2966:	28 2f       	mov	r18, r24
    2968:	08 2e       	mov	r0, r24
    296a:	00 0c       	add	r0, r0
    296c:	33 0b       	sbc	r19, r19
    296e:	22 27       	eor	r18, r18
    2970:	33 0f       	add	r19, r19
    2972:	22 1f       	adc	r18, r18
    2974:	33 27       	eor	r19, r19
    2976:	e2 0f       	add	r30, r18
    2978:	f3 1f       	adc	r31, r19
    297a:	df 01       	movw	r26, r30
    297c:	aa 0f       	add	r26, r26
    297e:	bb 1f       	adc	r27, r27
    2980:	aa 0f       	add	r26, r26
    2982:	bb 1f       	adc	r27, r27
    2984:	aa 0f       	add	r26, r26
    2986:	bb 1f       	adc	r27, r27
    2988:	a0 50       	subi	r26, 0x00	; 0
    298a:	be 4d       	sbci	r27, 0xDE	; 222
    298c:	51 96       	adiw	r26, 0x11	; 17
    298e:	9c 91       	ld	r25, X
    2990:	51 97       	sbiw	r26, 0x11	; 17
    2992:	94 60       	ori	r25, 0x04	; 4
    2994:	51 96       	adiw	r26, 0x11	; 17
    2996:	9c 93       	st	X, r25
    2998:	ee 0f       	add	r30, r30
    299a:	ff 1f       	adc	r31, r31
    299c:	ee 0f       	add	r30, r30
    299e:	ff 1f       	adc	r31, r31
    29a0:	ee 0f       	add	r30, r30
    29a2:	ff 1f       	adc	r31, r31
    29a4:	e0 5f       	subi	r30, 0xF0	; 240
    29a6:	fd 4d       	sbci	r31, 0xDD	; 221
    29a8:	01 e0       	ldi	r16, 0x01	; 1
    29aa:	06 93       	lac	Z, r16
    29ac:	71 df       	rcall	.-286    	; 0x2890 <udd_ep_abort>
    29ae:	81 e0       	ldi	r24, 0x01	; 1
    29b0:	0f 91       	pop	r16
    29b2:	08 95       	ret

000029b4 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    29b4:	1f 92       	push	r1
    29b6:	0f 92       	push	r0
    29b8:	0f b6       	in	r0, 0x3f	; 63
    29ba:	0f 92       	push	r0
    29bc:	11 24       	eor	r1, r1
    29be:	0f 93       	push	r16
    29c0:	2f 93       	push	r18
    29c2:	3f 93       	push	r19
    29c4:	4f 93       	push	r20
    29c6:	5f 93       	push	r21
    29c8:	6f 93       	push	r22
    29ca:	7f 93       	push	r23
    29cc:	8f 93       	push	r24
    29ce:	9f 93       	push	r25
    29d0:	af 93       	push	r26
    29d2:	bf 93       	push	r27
    29d4:	ef 93       	push	r30
    29d6:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    29d8:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    29dc:	88 23       	and	r24, r24
    29de:	44 f4       	brge	.+16     	; 0x29f0 <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    29e0:	80 e8       	ldi	r24, 0x80	; 128
    29e2:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    29e6:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
    29ea:	0e 94 cb 01 	call	0x396	; 0x396 <main_sof_action>
#endif
		goto udd_interrupt_bus_event_end;
    29ee:	8a c0       	rjmp	.+276    	; 0x2b04 <__vector_125+0x150>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    29f0:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    29f4:	82 ff       	sbrs	r24, 2
    29f6:	20 c0       	rjmp	.+64     	; 0x2a38 <__vector_125+0x84>
		udd_ack_underflow_event();
    29f8:	84 e0       	ldi	r24, 0x04	; 4
    29fa:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    29fe:	80 91 18 22 	lds	r24, 0x2218	; 0x802218 <udd_sram+0x18>
    2a02:	86 ff       	sbrs	r24, 6
    2a04:	7f c0       	rjmp	.+254    	; 0x2b04 <__vector_125+0x150>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2a06:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2a0a:	81 fd       	sbrc	r24, 1
    2a0c:	7b c0       	rjmp	.+246    	; 0x2b04 <__vector_125+0x150>
    2a0e:	43 db       	rcall	.-2426   	; 0x2096 <udd_ctrl_interrupt_tc_setup>
    2a10:	81 11       	cpse	r24, r1
    2a12:	78 c0       	rjmp	.+240    	; 0x2b04 <__vector_125+0x150>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    2a14:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    2a18:	81 30       	cpi	r24, 0x01	; 1
    2a1a:	11 f4       	brne	.+4      	; 0x2a20 <__vector_125+0x6c>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    2a1c:	79 da       	rcall	.-2830   	; 0x1f10 <udd_ctrl_send_zlp_in>
    2a1e:	72 c0       	rjmp	.+228    	; 0x2b04 <__vector_125+0x150>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2a20:	84 30       	cpi	r24, 0x04	; 4
    2a22:	09 f0       	breq	.+2      	; 0x2a26 <__vector_125+0x72>
    2a24:	6f c0       	rjmp	.+222    	; 0x2b04 <__vector_125+0x150>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    2a26:	e9 e1       	ldi	r30, 0x19	; 25
    2a28:	f2 e2       	ldi	r31, 0x22	; 34
    2a2a:	04 e0       	ldi	r16, 0x04	; 4
    2a2c:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2a2e:	e1 e1       	ldi	r30, 0x11	; 17
    2a30:	f2 e2       	ldi	r31, 0x22	; 34
    2a32:	04 e0       	ldi	r16, 0x04	; 4
    2a34:	05 93       	las	Z, r16
    2a36:	66 c0       	rjmp	.+204    	; 0x2b04 <__vector_125+0x150>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    2a38:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2a3c:	81 ff       	sbrs	r24, 1
    2a3e:	5d c0       	rjmp	.+186    	; 0x2afa <__vector_125+0x146>
		udd_ack_overflow_event();
    2a40:	82 e0       	ldi	r24, 0x02	; 2
    2a42:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    2a46:	80 91 10 22 	lds	r24, 0x2210	; 0x802210 <udd_sram+0x10>
    2a4a:	86 ff       	sbrs	r24, 6
    2a4c:	5b c0       	rjmp	.+182    	; 0x2b04 <__vector_125+0x150>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2a4e:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2a52:	81 fd       	sbrc	r24, 1
    2a54:	57 c0       	rjmp	.+174    	; 0x2b04 <__vector_125+0x150>
    2a56:	1f db       	rcall	.-2498   	; 0x2096 <udd_ctrl_interrupt_tc_setup>
    2a58:	81 11       	cpse	r24, r1
    2a5a:	54 c0       	rjmp	.+168    	; 0x2b04 <__vector_125+0x150>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    2a5c:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    2a60:	82 30       	cpi	r24, 0x02	; 2
    2a62:	41 f4       	brne	.+16     	; 0x2a74 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2a64:	84 e0       	ldi	r24, 0x04	; 4
    2a66:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    2a6a:	e0 e1       	ldi	r30, 0x10	; 16
    2a6c:	f2 e2       	ldi	r31, 0x22	; 34
    2a6e:	02 e0       	ldi	r16, 0x02	; 2
    2a70:	06 93       	lac	Z, r16
    2a72:	48 c0       	rjmp	.+144    	; 0x2b04 <__vector_125+0x150>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    2a74:	83 30       	cpi	r24, 0x03	; 3
    2a76:	09 f0       	breq	.+2      	; 0x2a7a <__vector_125+0xc6>
    2a78:	45 c0       	rjmp	.+138    	; 0x2b04 <__vector_125+0x150>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    2a7a:	e9 e1       	ldi	r30, 0x19	; 25
    2a7c:	f2 e2       	ldi	r31, 0x22	; 34
    2a7e:	04 e0       	ldi	r16, 0x04	; 4
    2a80:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2a82:	e1 e1       	ldi	r30, 0x11	; 17
    2a84:	f2 e2       	ldi	r31, 0x22	; 34
    2a86:	04 e0       	ldi	r16, 0x04	; 4
    2a88:	05 93       	las	Z, r16
    2a8a:	3c c0       	rjmp	.+120    	; 0x2b04 <__vector_125+0x150>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    2a8c:	80 e1       	ldi	r24, 0x10	; 16
    2a8e:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    2a92:	81 e0       	ldi	r24, 0x01	; 1
    2a94:	fd de       	rcall	.-518    	; 0x2890 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    2a96:	81 e8       	ldi	r24, 0x81	; 129
    2a98:	fb de       	rcall	.-522    	; 0x2890 <udd_ep_abort>
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    2a9a:	82 e0       	ldi	r24, 0x02	; 2
    2a9c:	f9 de       	rcall	.-526    	; 0x2890 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    2a9e:	82 e8       	ldi	r24, 0x82	; 130
    2aa0:	f7 de       	rcall	.-530    	; 0x2890 <udd_ep_abort>
		}
#endif
		udc_reset();
    2aa2:	0e 94 39 0b 	call	0x1672	; 0x1672 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    2aa6:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2aaa:	e0 e0       	ldi	r30, 0x00	; 0
    2aac:	f2 e2       	ldi	r31, 0x22	; 34
    2aae:	11 8a       	std	Z+17, r1	; 0x11
	udd_endpoint_clear_status(ep_ctrl);
    2ab0:	96 e0       	ldi	r25, 0x06	; 6
    2ab2:	90 8b       	std	Z+16, r25	; 0x10
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2ab4:	83 e4       	ldi	r24, 0x43	; 67
    2ab6:	81 8b       	std	Z+17, r24	; 0x11
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2ab8:	11 8e       	std	Z+25, r1	; 0x19
	udd_endpoint_clear_status(ep_ctrl);
    2aba:	90 8f       	std	Z+24, r25	; 0x18
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2abc:	81 8f       	std	Z+25, r24	; 0x19
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    2abe:	8b eb       	ldi	r24, 0xBB	; 187
    2ac0:	91 e2       	ldi	r25, 0x21	; 33
    2ac2:	84 8b       	std	Z+20, r24	; 0x14
    2ac4:	95 8b       	std	Z+21, r25	; 0x15
		// Reset endpoint control management
		udd_ctrl_init();
    2ac6:	ef d9       	rcall	.-3106   	; 0x1ea6 <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    2ac8:	1d c0       	rjmp	.+58     	; 0x2b04 <__vector_125+0x150>
	}

	if (udd_is_suspend_event()) {
    2aca:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2ace:	86 ff       	sbrs	r24, 6
    2ad0:	08 c0       	rjmp	.+16     	; 0x2ae2 <__vector_125+0x12e>
		udd_ack_suspend_event();
    2ad2:	80 e4       	ldi	r24, 0x40	; 64
    2ad4:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    2ad8:	80 e0       	ldi	r24, 0x00	; 0
    2ada:	bc d9       	rcall	.-3208   	; 0x1e54 <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
    2adc:	0e 94 c9 01 	call	0x392	; 0x392 <main_suspend_action>
#endif
		goto udd_interrupt_bus_event_end;
    2ae0:	11 c0       	rjmp	.+34     	; 0x2b04 <__vector_125+0x150>
	}

	if (udd_is_resume_event()) {
    2ae2:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2ae6:	85 ff       	sbrs	r24, 5
    2ae8:	0d c0       	rjmp	.+26     	; 0x2b04 <__vector_125+0x150>
		udd_ack_resume_event();
    2aea:	80 e2       	ldi	r24, 0x20	; 32
    2aec:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    2af0:	81 e0       	ldi	r24, 0x01	; 1
    2af2:	b0 d9       	rcall	.-3232   	; 0x1e54 <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    2af4:	0e 94 ca 01 	call	0x394	; 0x394 <main_resume_action>
#endif
		goto udd_interrupt_bus_event_end;
    2af8:	05 c0       	rjmp	.+10     	; 0x2b04 <__vector_125+0x150>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    2afa:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2afe:	84 fd       	sbrc	r24, 4
    2b00:	c5 cf       	rjmp	.-118    	; 0x2a8c <__vector_125+0xd8>
    2b02:	e3 cf       	rjmp	.-58     	; 0x2aca <__vector_125+0x116>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    2b04:	ff 91       	pop	r31
    2b06:	ef 91       	pop	r30
    2b08:	bf 91       	pop	r27
    2b0a:	af 91       	pop	r26
    2b0c:	9f 91       	pop	r25
    2b0e:	8f 91       	pop	r24
    2b10:	7f 91       	pop	r23
    2b12:	6f 91       	pop	r22
    2b14:	5f 91       	pop	r21
    2b16:	4f 91       	pop	r20
    2b18:	3f 91       	pop	r19
    2b1a:	2f 91       	pop	r18
    2b1c:	0f 91       	pop	r16
    2b1e:	0f 90       	pop	r0
    2b20:	0f be       	out	0x3f, r0	; 63
    2b22:	0f 90       	pop	r0
    2b24:	1f 90       	pop	r1
    2b26:	18 95       	reti

00002b28 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    2b28:	1f 92       	push	r1
    2b2a:	0f 92       	push	r0
    2b2c:	0f b6       	in	r0, 0x3f	; 63
    2b2e:	0f 92       	push	r0
    2b30:	11 24       	eor	r1, r1
    2b32:	0f 93       	push	r16
    2b34:	1f 93       	push	r17
    2b36:	2f 93       	push	r18
    2b38:	3f 93       	push	r19
    2b3a:	4f 93       	push	r20
    2b3c:	5f 93       	push	r21
    2b3e:	6f 93       	push	r22
    2b40:	7f 93       	push	r23
    2b42:	8f 93       	push	r24
    2b44:	9f 93       	push	r25
    2b46:	af 93       	push	r26
    2b48:	bf 93       	push	r27
    2b4a:	cf 93       	push	r28
    2b4c:	df 93       	push	r29
    2b4e:	ef 93       	push	r30
    2b50:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    2b52:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2b56:	81 fd       	sbrc	r24, 1
    2b58:	03 c0       	rjmp	.+6      	; 0x2b60 <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    2b5a:	9d da       	rcall	.-2758   	; 0x2096 <udd_ctrl_interrupt_tc_setup>
    2b5c:	81 11       	cpse	r24, r1
    2b5e:	b9 c0       	rjmp	.+370    	; 0x2cd2 <__vector_126+0x1aa>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    2b60:	82 e0       	ldi	r24, 0x02	; 2
    2b62:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    2b66:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
    2b6a:	81 95       	neg	r24
    2b6c:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    2b6e:	e0 e1       	ldi	r30, 0x10	; 16
    2b70:	f2 e2       	ldi	r31, 0x22	; 34
    2b72:	e8 1b       	sub	r30, r24
    2b74:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    2b76:	20 81       	ld	r18, Z
    2b78:	31 81       	ldd	r19, Z+1	; 0x01
    2b7a:	20 51       	subi	r18, 0x10	; 16
    2b7c:	32 42       	sbci	r19, 0x22	; 34
    2b7e:	36 95       	lsr	r19
    2b80:	27 95       	ror	r18
    2b82:	36 95       	lsr	r19
    2b84:	27 95       	ror	r18
    2b86:	36 95       	lsr	r19
    2b88:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    2b8a:	82 2f       	mov	r24, r18
    2b8c:	86 95       	lsr	r24
    2b8e:	20 fd       	sbrc	r18, 0
    2b90:	02 c0       	rjmp	.+4      	; 0x2b96 <__vector_126+0x6e>
    2b92:	90 e0       	ldi	r25, 0x00	; 0
    2b94:	01 c0       	rjmp	.+2      	; 0x2b98 <__vector_126+0x70>
    2b96:	90 e8       	ldi	r25, 0x80	; 128
    2b98:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2b9a:	e8 2f       	mov	r30, r24
    2b9c:	ef 70       	andi	r30, 0x0F	; 15
    2b9e:	f0 e0       	ldi	r31, 0x00	; 0
    2ba0:	ee 0f       	add	r30, r30
    2ba2:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    2ba4:	28 2f       	mov	r18, r24
    2ba6:	08 2e       	mov	r0, r24
    2ba8:	00 0c       	add	r0, r0
    2baa:	33 0b       	sbc	r19, r19
    2bac:	22 27       	eor	r18, r18
    2bae:	33 0f       	add	r19, r19
    2bb0:	22 1f       	adc	r18, r18
    2bb2:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2bb4:	e2 0f       	add	r30, r18
    2bb6:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    2bb8:	df 01       	movw	r26, r30
    2bba:	aa 0f       	add	r26, r26
    2bbc:	bb 1f       	adc	r27, r27
    2bbe:	aa 0f       	add	r26, r26
    2bc0:	bb 1f       	adc	r27, r27
    2bc2:	aa 0f       	add	r26, r26
    2bc4:	bb 1f       	adc	r27, r27
    2bc6:	a0 5f       	subi	r26, 0xF0	; 240
    2bc8:	bd 4d       	sbci	r27, 0xDD	; 221
    2bca:	9c 91       	ld	r25, X
    2bcc:	95 ff       	sbrs	r25, 5
    2bce:	81 c0       	rjmp	.+258    	; 0x2cd2 <__vector_126+0x1aa>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    2bd0:	fd 01       	movw	r30, r26
    2bd2:	00 e2       	ldi	r16, 0x20	; 32
    2bd4:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    2bd6:	81 11       	cpse	r24, r1
    2bd8:	77 c0       	rjmp	.+238    	; 0x2cc8 <__vector_126+0x1a0>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2bda:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    2bde:	84 30       	cpi	r24, 0x04	; 4
    2be0:	19 f4       	brne	.+6      	; 0x2be8 <__vector_126+0xc0>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    2be2:	a4 d9       	rcall	.-3256   	; 0x1f2c <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    2be4:	60 d9       	rcall	.-3392   	; 0x1ea6 <udd_ctrl_init>
    2be6:	75 c0       	rjmp	.+234    	; 0x2cd2 <__vector_126+0x1aa>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    2be8:	00 91 12 22 	lds	r16, 0x2212	; 0x802212 <udd_sram+0x12>
    2bec:	10 91 13 22 	lds	r17, 0x2213	; 0x802213 <udd_sram+0x13>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    2bf0:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <udd_g_ctrlreq+0xa>
    2bf4:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <udd_g_ctrlreq+0xb>
    2bf8:	c0 91 fb 21 	lds	r28, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2bfc:	d0 91 fc 21 	lds	r29, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    2c00:	9e 01       	movw	r18, r28
    2c02:	20 0f       	add	r18, r16
    2c04:	31 1f       	adc	r19, r17
    2c06:	82 17       	cp	r24, r18
    2c08:	93 07       	cpc	r25, r19
    2c0a:	18 f4       	brcc	.+6      	; 0x2c12 <__vector_126+0xea>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    2c0c:	8c 01       	movw	r16, r24
    2c0e:	0c 1b       	sub	r16, r28
    2c10:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    2c12:	80 91 62 24 	lds	r24, 0x2462	; 0x802462 <udd_g_ctrlreq+0x8>
    2c16:	90 91 63 24 	lds	r25, 0x2463	; 0x802463 <udd_g_ctrlreq+0x9>
    2c1a:	a8 01       	movw	r20, r16
    2c1c:	6b eb       	ldi	r22, 0xBB	; 187
    2c1e:	71 e2       	ldi	r23, 0x21	; 33
    2c20:	8c 0f       	add	r24, r28
    2c22:	9d 1f       	adc	r25, r29
    2c24:	85 d0       	rcall	.+266    	; 0x2d30 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    2c26:	c0 0f       	add	r28, r16
    2c28:	d1 1f       	adc	r29, r17
    2c2a:	c0 93 fb 21 	sts	0x21FB, r28	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2c2e:	d0 93 fc 21 	sts	0x21FC, r29	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2c32:	00 34       	cpi	r16, 0x40	; 64
    2c34:	11 05       	cpc	r17, r1
    2c36:	69 f4       	brne	.+26     	; 0x2c52 <__vector_126+0x12a>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    2c38:	80 91 fd 21 	lds	r24, 0x21FD	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    2c3c:	90 91 fe 21 	lds	r25, 0x21FE	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    2c40:	8c 0f       	add	r24, r28
    2c42:	9d 1f       	adc	r25, r29

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2c44:	20 91 60 24 	lds	r18, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    2c48:	30 91 61 24 	lds	r19, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    2c4c:	82 17       	cp	r24, r18
    2c4e:	93 07       	cpc	r25, r19
    2c50:	80 f0       	brcs	.+32     	; 0x2c72 <__vector_126+0x14a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    2c52:	ea e5       	ldi	r30, 0x5A	; 90
    2c54:	f4 e2       	ldi	r31, 0x24	; 36
    2c56:	c2 87       	std	Z+10, r28	; 0x0a
    2c58:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    2c5a:	06 84       	ldd	r0, Z+14	; 0x0e
    2c5c:	f7 85       	ldd	r31, Z+15	; 0x0f
    2c5e:	e0 2d       	mov	r30, r0
    2c60:	30 97       	sbiw	r30, 0x00	; 0
    2c62:	29 f0       	breq	.+10     	; 0x2c6e <__vector_126+0x146>
			if (!udd_g_ctrlreq.over_under_run()) {
    2c64:	09 95       	icall
    2c66:	81 11       	cpse	r24, r1
    2c68:	02 c0       	rjmp	.+4      	; 0x2c6e <__vector_126+0x146>
				// Stall ZLP
				udd_ctrl_stall_data();
    2c6a:	44 d9       	rcall	.-3448   	; 0x1ef4 <udd_ctrl_stall_data>
    2c6c:	32 c0       	rjmp	.+100    	; 0x2cd2 <__vector_126+0x1aa>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    2c6e:	50 d9       	rcall	.-3424   	; 0x1f10 <udd_ctrl_send_zlp_in>
    2c70:	30 c0       	rjmp	.+96     	; 0x2cd2 <__vector_126+0x1aa>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    2c72:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <udd_g_ctrlreq+0xa>
    2c76:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <udd_g_ctrlreq+0xb>
    2c7a:	c8 17       	cp	r28, r24
    2c7c:	d9 07       	cpc	r29, r25
    2c7e:	f9 f4       	brne	.+62     	; 0x2cbe <__vector_126+0x196>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    2c80:	e0 91 68 24 	lds	r30, 0x2468	; 0x802468 <udd_g_ctrlreq+0xe>
    2c84:	f0 91 69 24 	lds	r31, 0x2469	; 0x802469 <udd_g_ctrlreq+0xf>
    2c88:	30 97       	sbiw	r30, 0x00	; 0
    2c8a:	11 f4       	brne	.+4      	; 0x2c90 <__vector_126+0x168>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    2c8c:	33 d9       	rcall	.-3482   	; 0x1ef4 <udd_ctrl_stall_data>
    2c8e:	21 c0       	rjmp	.+66     	; 0x2cd2 <__vector_126+0x1aa>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    2c90:	09 95       	icall
    2c92:	81 11       	cpse	r24, r1
    2c94:	02 c0       	rjmp	.+4      	; 0x2c9a <__vector_126+0x172>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    2c96:	2e d9       	rcall	.-3492   	; 0x1ef4 <udd_ctrl_stall_data>
    2c98:	1c c0       	rjmp	.+56     	; 0x2cd2 <__vector_126+0x1aa>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2c9a:	20 91 fd 21 	lds	r18, 0x21FD	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    2c9e:	30 91 fe 21 	lds	r19, 0x21FE	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    2ca2:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2ca6:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    2caa:	82 0f       	add	r24, r18
    2cac:	93 1f       	adc	r25, r19
    2cae:	80 93 fd 21 	sts	0x21FD, r24	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    2cb2:	90 93 fe 21 	sts	0x21FE, r25	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    2cb6:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2cba:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    2cbe:	e0 e1       	ldi	r30, 0x10	; 16
    2cc0:	f2 e2       	ldi	r31, 0x22	; 34
    2cc2:	02 e0       	ldi	r16, 0x02	; 2
    2cc4:	06 93       	lac	Z, r16
    2cc6:	05 c0       	rjmp	.+10     	; 0x2cd2 <__vector_126+0x1aa>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    2cc8:	80 38       	cpi	r24, 0x80	; 128
    2cca:	11 f4       	brne	.+4      	; 0x2cd0 <__vector_126+0x1a8>
		udd_ctrl_in_sent();
    2ccc:	37 d9       	rcall	.-3474   	; 0x1f3c <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    2cce:	01 c0       	rjmp	.+2      	; 0x2cd2 <__vector_126+0x1aa>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    2cd0:	51 da       	rcall	.-2910   	; 0x2174 <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    2cd2:	ff 91       	pop	r31
    2cd4:	ef 91       	pop	r30
    2cd6:	df 91       	pop	r29
    2cd8:	cf 91       	pop	r28
    2cda:	bf 91       	pop	r27
    2cdc:	af 91       	pop	r26
    2cde:	9f 91       	pop	r25
    2ce0:	8f 91       	pop	r24
    2ce2:	7f 91       	pop	r23
    2ce4:	6f 91       	pop	r22
    2ce6:	5f 91       	pop	r21
    2ce8:	4f 91       	pop	r20
    2cea:	3f 91       	pop	r19
    2cec:	2f 91       	pop	r18
    2cee:	1f 91       	pop	r17
    2cf0:	0f 91       	pop	r16
    2cf2:	0f 90       	pop	r0
    2cf4:	0f be       	out	0x3f, r0	; 63
    2cf6:	0f 90       	pop	r0
    2cf8:	1f 90       	pop	r1
    2cfa:	18 95       	reti

00002cfc <__udivmodhi4>:
    2cfc:	aa 1b       	sub	r26, r26
    2cfe:	bb 1b       	sub	r27, r27
    2d00:	51 e1       	ldi	r21, 0x11	; 17
    2d02:	07 c0       	rjmp	.+14     	; 0x2d12 <__udivmodhi4_ep>

00002d04 <__udivmodhi4_loop>:
    2d04:	aa 1f       	adc	r26, r26
    2d06:	bb 1f       	adc	r27, r27
    2d08:	a6 17       	cp	r26, r22
    2d0a:	b7 07       	cpc	r27, r23
    2d0c:	10 f0       	brcs	.+4      	; 0x2d12 <__udivmodhi4_ep>
    2d0e:	a6 1b       	sub	r26, r22
    2d10:	b7 0b       	sbc	r27, r23

00002d12 <__udivmodhi4_ep>:
    2d12:	88 1f       	adc	r24, r24
    2d14:	99 1f       	adc	r25, r25
    2d16:	5a 95       	dec	r21
    2d18:	a9 f7       	brne	.-22     	; 0x2d04 <__udivmodhi4_loop>
    2d1a:	80 95       	com	r24
    2d1c:	90 95       	com	r25
    2d1e:	bc 01       	movw	r22, r24
    2d20:	cd 01       	movw	r24, r26
    2d22:	08 95       	ret

00002d24 <__tablejump2__>:
    2d24:	ee 0f       	add	r30, r30
    2d26:	ff 1f       	adc	r31, r31
    2d28:	05 90       	lpm	r0, Z+
    2d2a:	f4 91       	lpm	r31, Z
    2d2c:	e0 2d       	mov	r30, r0
    2d2e:	09 94       	ijmp

00002d30 <memcpy>:
    2d30:	fb 01       	movw	r30, r22
    2d32:	dc 01       	movw	r26, r24
    2d34:	02 c0       	rjmp	.+4      	; 0x2d3a <memcpy+0xa>
    2d36:	01 90       	ld	r0, Z+
    2d38:	0d 92       	st	X+, r0
    2d3a:	41 50       	subi	r20, 0x01	; 1
    2d3c:	50 40       	sbci	r21, 0x00	; 0
    2d3e:	d8 f7       	brcc	.-10     	; 0x2d36 <memcpy+0x6>
    2d40:	08 95       	ret

00002d42 <_exit>:
    2d42:	f8 94       	cli

00002d44 <__stop_program>:
    2d44:	ff cf       	rjmp	.-2      	; 0x2d44 <__stop_program>
