{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610100345300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610100345300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 08 13:05:45 2021 " "Processing started: Fri Jan 08 13:05:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610100345300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610100345300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mainFPGA -c mainFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off mainFPGA -c mainFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610100345300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1610100346699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainfpga.v 1 1 " "Found 1 design units, including 1 entities, in source file mainfpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainFPGA " "Found entity 1: mainFPGA" {  } { { "mainFPGA.v" "" { Text "C:/altera/13.1/Memory/mainFPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610100346799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610100346799 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainFPGA.v(31) " "Verilog HDL Instantiation warning at mainFPGA.v(31): instance has no name" {  } { { "mainFPGA.v" "" { Text "C:/altera/13.1/Memory/mainFPGA.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100346799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainFPGA " "Elaborating entity \"mainFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1610100346859 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fourbytememory.v 1 1 " "Using design file fourbytememory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fourbytememory " "Found entity 1: fourbytememory" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610100346909 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1610100346909 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fourbytememory.v(14) " "Verilog HDL Instantiation warning at fourbytememory.v(14): instance has no name" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100346909 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fourbytememory.v(20) " "Verilog HDL Instantiation warning at fourbytememory.v(20): instance has no name" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100346909 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fourbytememory.v(27) " "Verilog HDL Instantiation warning at fourbytememory.v(27): instance has no name" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100346909 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fourbytememory.v(34) " "Verilog HDL Instantiation warning at fourbytememory.v(34): instance has no name" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100346909 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fourbytememory.v(43) " "Verilog HDL Instantiation warning at fourbytememory.v(43): instance has no name" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100346909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbytememory fourbytememory:comb_8 " "Elaborating entity \"fourbytememory\" for hierarchy \"fourbytememory:comb_8\"" {  } { { "mainFPGA.v" "comb_8" { Text "C:/altera/13.1/Memory/mainFPGA.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100346909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fourbytememory.v(45) " "Verilog HDL assignment warning at fourbytememory.v(45): truncated value with size 32 to match size of target (8)" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610100346909 "|mainFPGA|fourbytememory:comb_8"}
{ "Warning" "WSGN_SEARCH_FILE" "demux.v 1 1 " "Using design file demux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.v" "" { Text "C:/altera/13.1/Memory/demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610100346939 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1610100346939 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "demux.v(6) " "Verilog HDL Instantiation warning at demux.v(6): instance has no name" {  } { { "demux.v" "" { Text "C:/altera/13.1/Memory/demux.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100346939 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "demux.v(7) " "Verilog HDL Instantiation warning at demux.v(7): instance has no name" {  } { { "demux.v" "" { Text "C:/altera/13.1/Memory/demux.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100346939 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "demux.v(8) " "Verilog HDL Instantiation warning at demux.v(8): instance has no name" {  } { { "demux.v" "" { Text "C:/altera/13.1/Memory/demux.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100346939 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "demux.v(9) " "Verilog HDL Instantiation warning at demux.v(9): instance has no name" {  } { { "demux.v" "" { Text "C:/altera/13.1/Memory/demux.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100346939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux fourbytememory:comb_8\|demux:comb_3 " "Elaborating entity \"demux\" for hierarchy \"fourbytememory:comb_8\|demux:comb_3\"" {  } { { "fourbytememory.v" "comb_3" { Text "C:/altera/13.1/Memory/fourbytememory.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100346939 ""}
{ "Warning" "WSGN_SEARCH_FILE" "andgate3.v 1 1 " "Using design file andgate3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 andgate3 " "Found entity 1: andgate3" {  } { { "andgate3.v" "" { Text "C:/altera/13.1/Memory/andgate3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610100346969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1610100346969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate3 fourbytememory:comb_8\|demux:comb_3\|andgate3:comb_3 " "Elaborating entity \"andgate3\" for hierarchy \"fourbytememory:comb_8\|demux:comb_3\|andgate3:comb_3\"" {  } { { "demux.v" "comb_3" { Text "C:/altera/13.1/Memory/demux.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100346969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onebyte_memory.v 1 1 " "Using design file onebyte_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 onebyte_memory " "Found entity 1: onebyte_memory" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610100347009 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1610100347009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "onebyte_memory.v(13) " "Verilog HDL Instantiation warning at onebyte_memory.v(13): instance has no name" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100347009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "onebyte_memory.v(19) " "Verilog HDL Instantiation warning at onebyte_memory.v(19): instance has no name" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100347009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "onebyte_memory.v(24) " "Verilog HDL Instantiation warning at onebyte_memory.v(24): instance has no name" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100347009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "onebyte_memory.v(28) " "Verilog HDL Instantiation warning at onebyte_memory.v(28): instance has no name" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100347009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "onebyte_memory.v(32) " "Verilog HDL Instantiation warning at onebyte_memory.v(32): instance has no name" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100347009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "onebyte_memory.v(37) " "Verilog HDL Instantiation warning at onebyte_memory.v(37): instance has no name" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100347009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "onebyte_memory.v(41) " "Verilog HDL Instantiation warning at onebyte_memory.v(41): instance has no name" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100347009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "onebyte_memory.v(45) " "Verilog HDL Instantiation warning at onebyte_memory.v(45): instance has no name" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100347009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebyte_memory fourbytememory:comb_8\|onebyte_memory:comb_4 " "Elaborating entity \"onebyte_memory\" for hierarchy \"fourbytememory:comb_8\|onebyte_memory:comb_4\"" {  } { { "fourbytememory.v" "comb_4" { Text "C:/altera/13.1/Memory/fourbytememory.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flipflop.v 1 1 " "Using design file flipflop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.v" "" { Text "C:/altera/13.1/Memory/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610100347039 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1610100347039 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "flipflop.v(9) " "Verilog HDL Instantiation warning at flipflop.v(9): instance has no name" {  } { { "flipflop.v" "" { Text "C:/altera/13.1/Memory/flipflop.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1610100347039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop fourbytememory:comb_8\|onebyte_memory:comb_4\|flipflop:comb_3 " "Elaborating entity \"flipflop\" for hierarchy \"fourbytememory:comb_8\|onebyte_memory:comb_4\|flipflop:comb_3\"" {  } { { "onebyte_memory.v" "comb_3" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347039 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nandgate3.v 1 1 " "Using design file nandgate3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nandGate3 " "Found entity 1: nandGate3" {  } { { "nandgate3.v" "" { Text "C:/altera/13.1/Memory/nandgate3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610100347069 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1610100347069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nandGate3 fourbytememory:comb_8\|onebyte_memory:comb_4\|flipflop:comb_3\|nandGate3:comb_5 " "Elaborating entity \"nandGate3\" for hierarchy \"fourbytememory:comb_8\|onebyte_memory:comb_4\|flipflop:comb_3\|nandGate3:comb_5\"" {  } { { "flipflop.v" "comb_5" { Text "C:/altera/13.1/Memory/flipflop.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347069 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[7\] out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[7\]\" to the node \"out\[7\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[7\] out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[7\]\" to the node \"out\[7\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[7\] out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[7\]\" to the node \"out\[7\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[6\] out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[6\]\" to the node \"out\[6\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[6\] out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[6\]\" to the node \"out\[6\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[6\] out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[6\]\" to the node \"out\[6\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[5\] out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[5\]\" to the node \"out\[5\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[5\] out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[5\]\" to the node \"out\[5\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[5\] out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[5\]\" to the node \"out\[5\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[4\] out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[4\]\" to the node \"out\[4\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[4\] out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[4\]\" to the node \"out\[4\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[4\] out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[4\]\" to the node \"out\[4\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[3\] out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[3\]\" to the node \"out\[3\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[3\] out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[3\]\" to the node \"out\[3\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[3\] out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[3\]\" to the node \"out\[3\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[2\] out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[2\]\" to the node \"out\[2\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[2\] out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[2\]\" to the node \"out\[2\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[2\] out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[2\]\" to the node \"out\[2\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[1\] out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[1\]\" to the node \"out\[1\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[1\] out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[1\]\" to the node \"out\[1\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[1\] out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[1\]\" to the node \"out\[1\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[0\] out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_4\|out\[0\]\" to the node \"out\[0\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[0\] out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_6\|out\[0\]\" to the node \"out\[0\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[0\] out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|onebyte_memory:comb_7\|out\[0\]\" to the node \"out\[0\]\"" {  } { { "onebyte_memory.v" "" { Text "C:/altera/13.1/Memory/onebyte_memory.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|out\[7\] out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|out\[7\]\" to the node \"out\[7\]\"" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|out\[6\] out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|out\[6\]\" to the node \"out\[6\]\"" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|out\[5\] out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|out\[5\]\" to the node \"out\[5\]\"" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|out\[4\] out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|out\[4\]\" to the node \"out\[4\]\"" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|out\[3\] out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|out\[3\]\" to the node \"out\[3\]\"" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|out\[2\] out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|out\[2\]\" to the node \"out\[2\]\"" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|out\[1\] out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|out\[1\]\" to the node \"out\[1\]\"" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fourbytememory:comb_8\|out\[0\] out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"fourbytememory:comb_8\|out\[0\]\" to the node \"out\[0\]\"" {  } { { "fourbytememory.v" "" { Text "C:/altera/13.1/Memory/fourbytememory.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610100347889 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1610100347889 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "en_led VCC " "Pin \"en_led\" is stuck at VCC" {  } { { "mainFPGA.v" "" { Text "C:/altera/13.1/Memory/mainFPGA.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610100347909 "|mainFPGA|en_led"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr_led\[1\] VCC " "Pin \"adr_led\[1\]\" is stuck at VCC" {  } { { "mainFPGA.v" "" { Text "C:/altera/13.1/Memory/mainFPGA.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610100347909 "|mainFPGA|adr_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr_led\[0\] GND " "Pin \"adr_led\[0\]\" is stuck at GND" {  } { { "mainFPGA.v" "" { Text "C:/altera/13.1/Memory/mainFPGA.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610100347909 "|mainFPGA|adr_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit GND " "Pin \"digit\" is stuck at GND" {  } { { "mainFPGA.v" "" { Text "C:/altera/13.1/Memory/mainFPGA.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610100347909 "|mainFPGA|digit"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1610100347909 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1610100348049 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1610100348488 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100348488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1610100348568 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1610100348568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1610100348568 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1610100348568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610100348718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 08 13:05:48 2021 " "Processing ended: Fri Jan 08 13:05:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610100348718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610100348718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610100348718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610100348718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610100352039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610100352039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 08 13:05:50 2021 " "Processing started: Fri Jan 08 13:05:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610100352039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1610100352039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mainFPGA -c mainFPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mainFPGA -c mainFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1610100352039 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1610100352344 ""}
{ "Info" "0" "" "Project  = mainFPGA" {  } {  } 0 0 "Project  = mainFPGA" 0 0 "Fitter" 0 0 1610100352344 ""}
{ "Info" "0" "" "Revision = mainFPGA" {  } {  } 0 0 "Revision = mainFPGA" 0 0 "Fitter" 0 0 1610100352344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1610100352661 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mainFPGA EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"mainFPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1610100352675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610100352749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610100352749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610100352749 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1610100352829 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1610100352849 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610100353438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610100353438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610100353438 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1610100353438 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610100353448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610100353448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610100353448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610100353448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610100353448 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1610100353448 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1610100353448 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 23 " "No exact pin location assignment(s) for 4 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[3] } } } { "mainFPGA.v" "" { Text "C:/altera/13.1/Memory/mainFPGA.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610100353728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[2] } } } { "mainFPGA.v" "" { Text "C:/altera/13.1/Memory/mainFPGA.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610100353728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[1] } } } { "mainFPGA.v" "" { Text "C:/altera/13.1/Memory/mainFPGA.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610100353728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[0] } } } { "mainFPGA.v" "" { Text "C:/altera/13.1/Memory/mainFPGA.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610100353728 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1610100353728 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1610100353948 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mainFPGA.sdc " "Synopsys Design Constraints File file not found: 'mainFPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1610100353949 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1610100353950 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_31\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_31\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353951 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_31\|comb~2\|dataa " "Node \"comb_8\|comb_5\|comb_31\|comb~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353951 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610100353951 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_27\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_27\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353951 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_27\|comb~2\|dataa " "Node \"comb_8\|comb_5\|comb_27\|comb~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353951 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610100353951 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_23\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_23\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353951 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_23\|comb~2\|dataa " "Node \"comb_8\|comb_5\|comb_23\|comb~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353951 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610100353951 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_19\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_19\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353952 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_19\|comb~2\|dataa " "Node \"comb_8\|comb_5\|comb_19\|comb~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353952 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610100353952 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_15\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_15\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353952 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_15\|comb~2\|dataa " "Node \"comb_8\|comb_5\|comb_15\|comb~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353952 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610100353952 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_11\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_11\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353952 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_11\|comb~2\|dataa " "Node \"comb_8\|comb_5\|comb_11\|comb~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353952 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610100353952 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_7\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_7\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353953 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_7\|comb~2\|dataa " "Node \"comb_8\|comb_5\|comb_7\|comb~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353953 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610100353953 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_3\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_3\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353953 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_3\|comb~2\|dataa " "Node \"comb_8\|comb_5\|comb_3\|comb~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100353953 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610100353953 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1610100353954 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1610100353954 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1610100353955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610100353971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_3\|comb~2 " "Destination node fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_3\|comb~2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fourbytememory:comb_8|onebyte_memory:comb_5|flipflop:comb_3|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610100353971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_7\|comb~2 " "Destination node fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_7\|comb~2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fourbytememory:comb_8|onebyte_memory:comb_5|flipflop:comb_7|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610100353971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_11\|comb~2 " "Destination node fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_11\|comb~2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fourbytememory:comb_8|onebyte_memory:comb_5|flipflop:comb_11|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610100353971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_15\|comb~2 " "Destination node fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_15\|comb~2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fourbytememory:comb_8|onebyte_memory:comb_5|flipflop:comb_15|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610100353971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_19\|comb~2 " "Destination node fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_19\|comb~2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fourbytememory:comb_8|onebyte_memory:comb_5|flipflop:comb_19|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610100353971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_23\|comb~2 " "Destination node fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_23\|comb~2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fourbytememory:comb_8|onebyte_memory:comb_5|flipflop:comb_23|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610100353971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_27\|comb~2 " "Destination node fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_27\|comb~2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fourbytememory:comb_8|onebyte_memory:comb_5|flipflop:comb_27|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610100353971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_31\|comb~2 " "Destination node fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_31\|comb~2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fourbytememory:comb_8|onebyte_memory:comb_5|flipflop:comb_31|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610100353971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_3\|comb~4 " "Destination node fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_3\|comb~4" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fourbytememory:comb_8|onebyte_memory:comb_5|flipflop:comb_3|comb~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610100353971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_7\|comb~4 " "Destination node fourbytememory:comb_8\|onebyte_memory:comb_5\|flipflop:comb_7\|comb~4" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fourbytememory:comb_8|onebyte_memory:comb_5|flipflop:comb_7|comb~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610100353971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1610100353971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610100353971 ""}  } { { "mainFPGA.v" "" { Text "C:/altera/13.1/Memory/mainFPGA.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Memory/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610100353971 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1610100354386 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610100354386 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610100354387 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610100354388 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610100354388 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1610100354388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1610100354389 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1610100354389 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1610100354389 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1610100354390 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1610100354390 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1610100354392 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1610100354392 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1610100354392 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610100354392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610100354392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610100354392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610100354392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 6 7 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610100354392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 7 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610100354392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 8 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610100354392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 4 8 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610100354392 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1610100354392 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1610100354392 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610100354402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1610100355034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610100355114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1610100355124 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1610100355394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610100355394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1610100355704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/altera/13.1/Memory/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1610100356083 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1610100356083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610100356213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1610100356213 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1610100356213 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1610100356213 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1610100356223 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610100356273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610100356433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610100356493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610100356703 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610100357163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/Memory/output_files/mainFPGA.fit.smsg " "Generated suppressed messages file C:/altera/13.1/Memory/output_files/mainFPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1610100357523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5242 " "Peak virtual memory: 5242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610100358082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 08 13:05:58 2021 " "Processing ended: Fri Jan 08 13:05:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610100358082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610100358082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610100358082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1610100358082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1610100360541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610100360541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 08 13:06:00 2021 " "Processing started: Fri Jan 08 13:06:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610100360541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1610100360541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mainFPGA -c mainFPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mainFPGA -c mainFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1610100360541 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1610100361740 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1610100361771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610100362440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 08 13:06:02 2021 " "Processing ended: Fri Jan 08 13:06:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610100362440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610100362440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610100362440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1610100362440 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1610100363150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1610100365459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610100365459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 08 13:06:04 2021 " "Processing started: Fri Jan 08 13:06:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610100365459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610100365459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mainFPGA -c mainFPGA " "Command: quartus_sta mainFPGA -c mainFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610100365459 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1610100365769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1610100366688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1610100366688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1610100366768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1610100366768 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1610100366958 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mainFPGA.sdc " "Synopsys Design Constraints File file not found: 'mainFPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1610100367038 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1610100367038 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610100367038 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610100367038 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_31\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_31\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_31\|comb~2\|datad " "Node \"comb_8\|comb_5\|comb_31\|comb~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610100367038 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_27\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_27\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_27\|comb~2\|dataa " "Node \"comb_8\|comb_5\|comb_27\|comb~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610100367038 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_23\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_23\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_23\|comb~2\|dataa " "Node \"comb_8\|comb_5\|comb_23\|comb~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610100367038 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_19\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_19\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_19\|comb~2\|datad " "Node \"comb_8\|comb_5\|comb_19\|comb~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610100367038 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_15\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_15\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_15\|comb~2\|dataa " "Node \"comb_8\|comb_5\|comb_15\|comb~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610100367038 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_11\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_11\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_11\|comb~2\|datac " "Node \"comb_8\|comb_5\|comb_11\|comb~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610100367038 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_7\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_7\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_7\|comb~2\|datac " "Node \"comb_8\|comb_5\|comb_7\|comb~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610100367038 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_3\|comb~2\|combout " "Node \"comb_8\|comb_5\|comb_3\|comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""} { "Warning" "WSTA_SCC_NODE" "comb_8\|comb_5\|comb_3\|comb~2\|datac " "Node \"comb_8\|comb_5\|comb_3\|comb~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610100367038 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610100367038 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1610100367038 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1610100367038 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1610100367038 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1610100367058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610100367058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610100367078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610100367088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610100367098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610100367108 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610100367108 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610100367108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610100367118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610100367118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 clk  " "   -3.000              -3.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610100367118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610100367118 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1610100367168 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1610100367188 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1610100367538 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1610100367598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610100367608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610100367618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610100367628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610100367638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610100367648 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610100367648 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610100367648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610100367648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610100367648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 clk  " "   -3.000              -3.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610100367648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610100367648 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1610100367698 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1610100367868 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610100367888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610100367898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610100367908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610100367918 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610100367918 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610100367918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610100367928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610100367928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 clk  " "   -3.000              -3.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610100367928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610100367928 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1610100368308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1610100368308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610100368507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 08 13:06:08 2021 " "Processing ended: Fri Jan 08 13:06:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610100368507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610100368507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610100368507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610100368507 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610100370716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610100370726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 08 13:06:10 2021 " "Processing started: Fri Jan 08 13:06:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610100370726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610100370726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mainFPGA -c mainFPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mainFPGA -c mainFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610100370726 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mainFPGA_8_1200mv_85c_slow.vo C:/altera/13.1/Memory/simulation/modelsim/ simulation " "Generated file mainFPGA_8_1200mv_85c_slow.vo in folder \"C:/altera/13.1/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610100371706 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mainFPGA_8_1200mv_0c_slow.vo C:/altera/13.1/Memory/simulation/modelsim/ simulation " "Generated file mainFPGA_8_1200mv_0c_slow.vo in folder \"C:/altera/13.1/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610100371726 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mainFPGA_min_1200mv_0c_fast.vo C:/altera/13.1/Memory/simulation/modelsim/ simulation " "Generated file mainFPGA_min_1200mv_0c_fast.vo in folder \"C:/altera/13.1/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610100371756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mainFPGA.vo C:/altera/13.1/Memory/simulation/modelsim/ simulation " "Generated file mainFPGA.vo in folder \"C:/altera/13.1/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610100371776 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mainFPGA_8_1200mv_85c_v_slow.sdo C:/altera/13.1/Memory/simulation/modelsim/ simulation " "Generated file mainFPGA_8_1200mv_85c_v_slow.sdo in folder \"C:/altera/13.1/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610100371796 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mainFPGA_8_1200mv_0c_v_slow.sdo C:/altera/13.1/Memory/simulation/modelsim/ simulation " "Generated file mainFPGA_8_1200mv_0c_v_slow.sdo in folder \"C:/altera/13.1/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610100371816 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mainFPGA_min_1200mv_0c_v_fast.sdo C:/altera/13.1/Memory/simulation/modelsim/ simulation " "Generated file mainFPGA_min_1200mv_0c_v_fast.sdo in folder \"C:/altera/13.1/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610100371826 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mainFPGA_v.sdo C:/altera/13.1/Memory/simulation/modelsim/ simulation " "Generated file mainFPGA_v.sdo in folder \"C:/altera/13.1/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610100371846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610100371956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 08 13:06:11 2021 " "Processing ended: Fri Jan 08 13:06:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610100371956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610100371956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610100371956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610100371956 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 122 s " "Quartus II Full Compilation was successful. 0 errors, 122 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610100372765 ""}
