# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:25:12 on May 12,2024
# vlog -reportprogress 300 -f compile_verilog.f 
# -- Compiling module and_gate
# 
# Top level modules:
# 	and_gate
# End time: 20:25:12 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:25:12 on May 12,2024
# vlog -reportprogress 300 -f compile_sv.f 
# -- Compiling package driver_sv_unit
# -- Compiling interface AndGateIf
# -- Compiling package coverage_sv_unit
# -- Compiling package monitor_sv_unit
# -- Compiling package scoreboard_sv_unit
# -- Compiling package sequenceitem_sv_unit
# -- Compiling package sequencer_sv_unit
# -- Compiling package agent_sv_unit
# -- Compiling package environment_sv_unit
# -- Compiling package test_sv_unit
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 20:25:12 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:25:12 on May 12,2024
# vopt -reportprogress 300 test -o top_optimized "+acc" "+cover=sbfec" 
# 
# Top level modules:
# 	test
# 
# Analyzing design...
# -- Loading module test
# -- Loading interface AndGateIf
# Optimizing 4 design-units (inlining 0/2 module instances):
# -- Optimizing package test_sv_unit(fast)
# -- Optimizing module test(fast)
# -- Optimizing interface AndGateIf(fast__2)
# -- Optimizing interface AndGateIf(fast)
# Optimized design name is top_optimized
# End time: 20:25:12 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# test
# vsim top_optimized -coverage "+UVM_TESTNAME=test" 
# Start time: 20:25:12 on May 12,2024
# Loading sv_std.std
# Loading work.test_sv_unit(fast)
# Loading work.test(fast)
# Loading work.AndGateIf(fast__2)
# Loading work.AndGateIf(fast)
# all_tests_merged
# ** Error: missing value to go with key
# Error in macro ./run.do line 41
# missing value to go with key
#     while executing
# "dict map {key val} $tests {set val $key.ucdb}"
#     invoked from within
# "dict keys [dict map {key val} $tests {set val $key.ucdb}]"
#     invoked from within
# "vcover merge $merged_tests_name.ucdb {*}[dict keys [dict map {key val} $tests {set val $key.ucdb}]]"
vsim work.and_gate
# End time: 20:56:49 on May 12,2024, Elapsed time: 0:31:37
# Errors: 1, Warnings: 0
# vsim work.and_gate 
# Start time: 20:56:49 on May 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.and_gate(fast)
# End time: 21:19:37 on May 12,2024, Elapsed time: 0:22:48
# Errors: 0, Warnings: 0
