{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530668977119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530668977119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 22:49:36 2018 " "Processing started: Tue Jul 03 22:49:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530668977119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530668977119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NovoQuartus -c NovoQuartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off NovoQuartus -c NovoQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530668977119 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530668977665 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "processador.qsys " "Elaborating Qsys system entity \"processador.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530668977790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:38 Progress: Loading ProjetoQuartus/processador.qsys " "2018.07.03.22:49:38 Progress: Loading ProjetoQuartus/processador.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668978975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:39 Progress: Reading input file " "2018.07.03.22:49:39 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668979225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:39 Progress: Adding clk_0 \[clock_source 13.0\] " "2018.07.03.22:49:39 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668979272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:39 Progress: Parameterizing module clk_0 " "2018.07.03.22:49:39 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668979475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:39 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\] " "2018.07.03.22:49:39 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668979490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:40 Progress: Parameterizing module nios2_qsys_0 " "2018.07.03.22:49:40 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668980426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:40 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2018.07.03.22:49:40 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668980426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:40 Progress: Parameterizing module onchip_memory2_0 " "2018.07.03.22:49:40 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668980520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:40 Progress: Adding leds \[altera_avalon_pio 13.0.1.99.2\] " "2018.07.03.22:49:40 Progress: Adding leds \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668980520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:40 Progress: Parameterizing module leds " "2018.07.03.22:49:40 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668980582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:40 Progress: Adding botao \[altera_avalon_pio 13.0.1.99.2\] " "2018.07.03.22:49:40 Progress: Adding botao \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668980582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:40 Progress: Parameterizing module botao " "2018.07.03.22:49:40 Progress: Parameterizing module botao" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668980582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:40 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2018.07.03.22:49:40 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668980582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:40 Progress: Parameterizing module jtag_uart_0 " "2018.07.03.22:49:40 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668980629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:40 Progress: Adding pio_0 \[altera_avalon_pio 13.0.1.99.2\] " "2018.07.03.22:49:40 Progress: Adding pio_0 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668980629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:40 Progress: Parameterizing module pio_0 " "2018.07.03.22:49:40 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668980629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:40 Progress: Building connections " "2018.07.03.22:49:40 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668980629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:41 Progress: Parameterizing connections " "2018.07.03.22:49:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668981035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:41 Progress: Validating " "2018.07.03.22:49:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668981035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.22:49:41 Progress: Done reading input file " "2018.07.03.22:49:41 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668981768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668982064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador: Generating processador \"processador\" for QUARTUS_SYNTH " "Processador: Generating processador \"processador\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668983219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 7 modules, 24 connections " "Pipeline_bridge_swap_transform: After transform: 7 modules, 24 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668983515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668983551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 15 modules, 49 connections " "Merlin_translator_transform: After transform: 15 modules, 49 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668984302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 30 modules, 128 connections " "Merlin_domain_transform: After transform: 30 modules, 128 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668985287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 38 modules, 153 connections " "Merlin_router_transform: After transform: 38 modules, 153 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668985584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 40 modules, 152 connections " "Reset_adaptation_transform: After transform: 40 modules, 152 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668985713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 55 modules, 188 connections " "Merlin_network_to_switch_transform: After transform: 55 modules, 188 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668985901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 55 modules, 188 connections " "Merlin_mm_transform: After transform: 55 modules, 188 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 56 modules, 191 connections " "Merlin_interrupt_mapper_transform: After transform: 56 modules, 191 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986816 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986816 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986816 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986816 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986816 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986816 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986816 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processador: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1530668986832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668987128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668987144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.03 22:49:47 (*) Starting Nios II generation " "Nios2_qsys_0: # 2018.07.03 22:49:47 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.03 22:49:47 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2018.07.03 22:49:47 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.03 22:49:48 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Nios2_qsys_0: # 2018.07.03 22:49:48 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.03 22:49:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2018.07.03 22:49:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.03 22:49:48 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2018.07.03 22:49:48 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.03 22:49:48 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2018.07.03 22:49:48 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.03 22:49:48 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2018.07.03 22:49:48 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.03 22:49:48 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2018.07.03 22:49:48 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.03 22:49:48 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2018.07.03 22:49:48 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.03 22:49:49 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2018.07.03 22:49:49 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.03 22:49:49 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2018.07.03 22:49:49 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.03 22:49:52 (*) Done Nios II generation " "Nios2_qsys_0: # 2018.07.03 22:49:52 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"processador\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"processador\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0002_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0002_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"processador\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"processador\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'processador_leds' " "Leds: Starting RTL generation for module 'processador_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0003_leds_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0003_leds_gen//processador_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0003_leds_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0003_leds_gen//processador_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'processador_leds' " "Leds: Done RTL generation for module 'processador_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"processador\" instantiated altera_avalon_pio \"leds\" " "Leds: \"processador\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: Starting RTL generation for module 'processador_botao' " "Botao: Starting RTL generation for module 'processador_botao'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_botao --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0004_botao_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0004_botao_gen//processador_botao_component_configuration.pl  --do_build_sim=0  \] " "Botao:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_botao --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0004_botao_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0004_botao_gen//processador_botao_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: Done RTL generation for module 'processador_botao' " "Botao: Done RTL generation for module 'processador_botao'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: \"processador\" instantiated altera_avalon_pio \"botao\" " "Botao: \"processador\" instantiated altera_avalon_pio \"botao\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0005_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0005_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668992962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"processador\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"processador\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'processador_pio_0' " "Pio_0: Starting RTL generation for module 'processador_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_pio_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0006_pio_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0006_pio_0_gen//processador_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_pio_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0006_pio_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7716_8216232867046771712.dir/0006_pio_0_gen//processador_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'processador_pio_0' " "Pio_0: Done RTL generation for module 'processador_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"processador\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"processador\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"processador\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"processador\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"processador\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"processador\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"processador\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"processador\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"processador\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"processador\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"processador\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"processador\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"processador\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"processador\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"processador\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"processador\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"processador\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"processador\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_004: \"processador\" instantiated altera_merlin_router \"id_router_004\" " "Id_router_004: \"processador\" instantiated altera_merlin_router \"id_router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"processador\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"processador\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"processador\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"processador\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"processador\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"processador\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668993976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"processador\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"processador\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668994023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"processador\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"processador\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668994039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_004: \"processador\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_004\" " "Rsp_xbar_demux_004: \"processador\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668994054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"processador\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"processador\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668994101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668994101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"processador\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"processador\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668994164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668994179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"processador\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"processador\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668994195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador: Done processador\" with 25 modules, 77 files, 1417902 bytes " "Processador: Done processador\" with 25 modules, 77 files, 1417902 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530668994195 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "processador.qsys " "Finished elaborating Qsys system entity \"processador.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530668995100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_mux_001 " "Found entity 1: processador_rsp_xbar_mux_001" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_mux " "Found entity 1: processador_rsp_xbar_mux" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_mux.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux_004 " "Found entity 1: processador_rsp_xbar_demux_004" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux_004.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux_003 " "Found entity 1: processador_rsp_xbar_demux_003" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux_002 " "Found entity 1: processador_rsp_xbar_demux_002" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux " "Found entity 1: processador_rsp_xbar_demux" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_pio_0 " "Found entity 1: processador_pio_0" {  } { { "processador/synthesis/submodules/processador_pio_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_onchip_memory2_0 " "Found entity 1: processador_onchip_memory2_0" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_test_bench " "Found entity 1: processador_nios2_qsys_0_test_bench" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_oci_test_bench " "Found entity 1: processador_nios2_qsys_0_oci_test_bench" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_mult_cell " "Found entity 1: processador_nios2_qsys_0_mult_cell" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_tck" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_register_bank_a_module " "Found entity 1: processador_nios2_qsys_0_register_bank_a_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_nios2_qsys_0_register_bank_b_module " "Found entity 2: processador_nios2_qsys_0_register_bank_b_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processador_nios2_qsys_0_nios2_oci_debug" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processador_nios2_qsys_0_ociram_sp_ram_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_nios2_qsys_0_nios2_ocimem " "Found entity 5: processador_nios2_qsys_0_nios2_ocimem" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "6 processador_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processador_nios2_qsys_0_nios2_avalon_reg" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "7 processador_nios2_qsys_0_nios2_oci_break " "Found entity 7: processador_nios2_qsys_0_nios2_oci_break" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "8 processador_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processador_nios2_qsys_0_nios2_oci_xbrk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "9 processador_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processador_nios2_qsys_0_nios2_oci_dbrk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "10 processador_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processador_nios2_qsys_0_nios2_oci_itrace" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "11 processador_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processador_nios2_qsys_0_nios2_oci_td_mode" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "12 processador_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processador_nios2_qsys_0_nios2_oci_dtrace" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "13 processador_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: processador_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "14 processador_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: processador_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "15 processador_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: processador_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "16 processador_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processador_nios2_qsys_0_nios2_oci_fifo" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "17 processador_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processador_nios2_qsys_0_nios2_oci_pib" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "18 processador_nios2_qsys_0_nios2_oci_im " "Found entity 18: processador_nios2_qsys_0_nios2_oci_im" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "19 processador_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processador_nios2_qsys_0_nios2_performance_monitors" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "20 processador_nios2_qsys_0_nios2_oci " "Found entity 20: processador_nios2_qsys_0_nios2_oci" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""} { "Info" "ISGN_ENTITY_NAME" "21 processador_nios2_qsys_0 " "Found entity 21: processador_nios2_qsys_0" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668995786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668995786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_002_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995786 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_002 " "Found entity 2: processador_mm_interconnect_0_id_router_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668995802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668995802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995802 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router " "Found entity 2: processador_mm_interconnect_0_id_router" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668995926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668995926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_001_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995926 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router_001 " "Found entity 2: processador_mm_interconnect_0_addr_router_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668995958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668995958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995958 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router " "Found entity 2: processador_mm_interconnect_0_addr_router" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668995958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668995958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0 " "Found entity 1: processador_mm_interconnect_0" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_leds " "Found entity 1: processador_leds" {  } { { "processador/synthesis/submodules/processador_leds.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file processador/synthesis/submodules/processador_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_jtag_uart_0_sim_scfifo_w " "Found entity 1: processador_jtag_uart_0_sim_scfifo_w" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996067 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_jtag_uart_0_scfifo_w " "Found entity 2: processador_jtag_uart_0_scfifo_w" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996067 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_jtag_uart_0_sim_scfifo_r " "Found entity 3: processador_jtag_uart_0_sim_scfifo_r" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996067 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_jtag_uart_0_scfifo_r " "Found entity 4: processador_jtag_uart_0_scfifo_r" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996067 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_jtag_uart_0 " "Found entity 5: processador_jtag_uart_0" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_irq_mapper " "Found entity 1: processador_irq_mapper" {  } { { "processador/synthesis/submodules/processador_irq_mapper.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router_004.sv(48) " "Verilog HDL Declaration information at processador_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_004.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668996160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router_004.sv(49) " "Verilog HDL Declaration information at processador_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_004.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668996160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_004_default_decode " "Found entity 1: processador_id_router_004_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router_004.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996176 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router_004 " "Found entity 2: processador_id_router_004" {  } { { "processador/synthesis/submodules/processador_id_router_004.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668996238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668996238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_003_default_decode " "Found entity 1: processador_id_router_003_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996238 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router_003 " "Found entity 2: processador_id_router_003" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router_002.sv(48) " "Verilog HDL Declaration information at processador_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668996270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router_002.sv(49) " "Verilog HDL Declaration information at processador_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668996270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_002_default_decode " "Found entity 1: processador_id_router_002_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996285 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router_002 " "Found entity 2: processador_id_router_002" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router.sv(48) " "Verilog HDL Declaration information at processador_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668996301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router.sv(49) " "Verilog HDL Declaration information at processador_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668996301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_default_decode " "Found entity 1: processador_id_router_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996301 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router " "Found entity 2: processador_id_router" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_mux " "Found entity 1: processador_cmd_xbar_mux" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_mux.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_demux_001 " "Found entity 1: processador_cmd_xbar_demux_001" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_demux " "Found entity 1: processador_cmd_xbar_demux" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_demux.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_botao " "Found entity 1: processador_botao" {  } { { "processador/synthesis/submodules/processador_botao.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668996394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668996394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_addr_router_001_default_decode " "Found entity 1: processador_addr_router_001_default_decode" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996394 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_addr_router_001 " "Found entity 2: processador_addr_router_001" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_addr_router.sv(48) " "Verilog HDL Declaration information at processador_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668996410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_addr_router.sv(49) " "Verilog HDL Declaration information at processador_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668996410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_addr_router_default_decode " "Found entity 1: processador_addr_router_default_decode" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996426 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_addr_router " "Found entity 2: processador_addr_router" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processador/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "processador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996566 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "processador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processador/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996691 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processador/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador/synthesis/processador.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "novoquartus.v 1 1 " "Found 1 design units, including 1 entities, in source file novoquartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 NovoQuartus " "Found entity 1: NovoQuartus" {  } { { "NovoQuartus.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/NovoQuartus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996800 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 LCD1602.v(27) " "Verilog HDL Expression warning at LCD1602.v(27): truncated literal to match 4 bits" {  } { { "LCD1602.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/LCD1602.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1530668996816 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD1602.v(53) " "Verilog HDL information at LCD1602.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "LCD1602.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/LCD1602.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1530668996816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602 " "Found entity 1: LCD1602" {  } { { "LCD1602.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/LCD1602.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996816 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_state_moore_state_machine " "Found entity 2: four_state_moore_state_machine" {  } { { "LCD1602.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/LCD1602.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/processador.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "db/ip/processador/processador.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/processador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/processador/submodules/altera_avalon_sc_fifo.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/processador/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996925 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/processador/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/processador/submodules/altera_merlin_master_agent.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/processador/submodules/altera_merlin_master_translator.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668996987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668996987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/processador/submodules/altera_merlin_slave_agent.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/processador/submodules/altera_merlin_slave_translator.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/processador/submodules/altera_reset_controller.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/processador/submodules/altera_reset_synchronizer.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_addr_router.sv(48) " "Verilog HDL Declaration information at processador_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_addr_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668997065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_addr_router.sv(49) " "Verilog HDL Declaration information at processador_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_addr_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668997065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_addr_router_default_decode " "Found entity 1: processador_addr_router_default_decode" {  } { { "db/ip/processador/submodules/processador_addr_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997081 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_addr_router " "Found entity 2: processador_addr_router" {  } { { "db/ip/processador/submodules/processador_addr_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_addr_router_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668997081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_addr_router_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668997081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_addr_router_001_default_decode " "Found entity 1: processador_addr_router_001_default_decode" {  } { { "db/ip/processador/submodules/processador_addr_router_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997096 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_addr_router_001 " "Found entity 2: processador_addr_router_001" {  } { { "db/ip/processador/submodules/processador_addr_router_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_botao " "Found entity 1: processador_botao" {  } { { "db/ip/processador/submodules/processador_botao.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_demux " "Found entity 1: processador_cmd_xbar_demux" {  } { { "db/ip/processador/submodules/processador_cmd_xbar_demux.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_demux_001 " "Found entity 1: processador_cmd_xbar_demux_001" {  } { { "db/ip/processador/submodules/processador_cmd_xbar_demux_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_mux " "Found entity 1: processador_cmd_xbar_mux" {  } { { "db/ip/processador/submodules/processador_cmd_xbar_mux.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router.sv(48) " "Verilog HDL Declaration information at processador_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_id_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668997206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router.sv(49) " "Verilog HDL Declaration information at processador_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_id_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668997206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_default_decode " "Found entity 1: processador_id_router_default_decode" {  } { { "db/ip/processador/submodules/processador_id_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997206 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router " "Found entity 2: processador_id_router" {  } { { "db/ip/processador/submodules/processador_id_router.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router_004.sv(48) " "Verilog HDL Declaration information at processador_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_id_router_004.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668997221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router_004.sv(49) " "Verilog HDL Declaration information at processador_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_id_router_004.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530668997221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_004_default_decode " "Found entity 1: processador_id_router_004_default_decode" {  } { { "db/ip/processador/submodules/processador_id_router_004.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997237 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router_004 " "Found entity 2: processador_id_router_004" {  } { { "db/ip/processador/submodules/processador_id_router_004.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_irq_mapper " "Found entity 1: processador_irq_mapper" {  } { { "db/ip/processador/submodules/processador_irq_mapper.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/processador/submodules/processador_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_jtag_uart_0_sim_scfifo_w " "Found entity 1: processador_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997268 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_jtag_uart_0_scfifo_w " "Found entity 2: processador_jtag_uart_0_scfifo_w" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997268 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_jtag_uart_0_sim_scfifo_r " "Found entity 3: processador_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997268 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_jtag_uart_0_scfifo_r " "Found entity 4: processador_jtag_uart_0_scfifo_r" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997268 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_jtag_uart_0 " "Found entity 5: processador_jtag_uart_0" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_leds " "Found entity 1: processador_leds" {  } { { "db/ip/processador/submodules/processador_leds.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_register_bank_a_module " "Found entity 1: processador_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_nios2_qsys_0_register_bank_b_module " "Found entity 2: processador_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processador_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processador_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_nios2_qsys_0_nios2_ocimem " "Found entity 5: processador_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "6 processador_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processador_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "7 processador_nios2_qsys_0_nios2_oci_break " "Found entity 7: processador_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "8 processador_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processador_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "9 processador_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processador_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "10 processador_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processador_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "11 processador_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processador_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "12 processador_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processador_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "13 processador_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: processador_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "14 processador_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: processador_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "15 processador_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: processador_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "16 processador_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processador_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "17 processador_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processador_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "18 processador_nios2_qsys_0_nios2_oci_im " "Found entity 18: processador_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "19 processador_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processador_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "20 processador_nios2_qsys_0_nios2_oci " "Found entity 20: processador_nios2_qsys_0_nios2_oci" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""} { "Info" "ISGN_ENTITY_NAME" "21 processador_nios2_qsys_0 " "Found entity 21: processador_nios2_qsys_0" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_oci_test_bench " "Found entity 1: processador_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_test_bench " "Found entity 1: processador_nios2_qsys_0_test_bench" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_onchip_memory2_0 " "Found entity 1: processador_onchip_memory2_0" {  } { { "db/ip/processador/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_pio_0 " "Found entity 1: processador_pio_0" {  } { { "db/ip/processador/submodules/processador_pio_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux " "Found entity 1: processador_rsp_xbar_demux" {  } { { "db/ip/processador/submodules/processador_rsp_xbar_demux.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux_004 " "Found entity 1: processador_rsp_xbar_demux_004" {  } { { "db/ip/processador/submodules/processador_rsp_xbar_demux_004.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_mux " "Found entity 1: processador_rsp_xbar_mux" {  } { { "db/ip/processador/submodules/processador_rsp_xbar_mux.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_mux_001 " "Found entity 1: processador_rsp_xbar_mux_001" {  } { { "db/ip/processador/submodules/processador_rsp_xbar_mux_001.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668997752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668997752 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530668997783 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530668997783 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530668997783 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530668997783 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530668997845 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530668997845 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530668997845 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530668997861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NovoQuartus " "Elaborating entity \"NovoQuartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530668998407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:u0 " "Elaborating entity \"processador\" for hierarchy \"processador:u0\"" {  } { { "NovoQuartus.v" "u0" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/NovoQuartus.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668998438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"processador_nios2_qsys_0\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668998906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_test_bench processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_test_bench:the_processador_nios2_qsys_0_test_bench " "Elaborating entity \"processador_nios2_qsys_0_test_bench\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_test_bench:the_processador_nios2_qsys_0_test_bench\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_test_bench" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_register_bank_a_module processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a " "Elaborating entity \"processador_nios2_qsys_0_register_bank_a_module\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_register_bank_a" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altsyncram" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processador_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"processador_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999436 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530668999436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7eh1 " "Found entity 1: altsyncram_7eh1" {  } { { "db/altsyncram_7eh1.tdf" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/altsyncram_7eh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530668999592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530668999592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7eh1 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7eh1:auto_generated " "Elaborating entity \"altsyncram_7eh1\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530668999608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_register_bank_b_module processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b " "Elaborating entity \"processador_nios2_qsys_0_register_bank_b_module\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_register_bank_b" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altsyncram" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processador_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"processador_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000263 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530669000263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8eh1 " "Found entity 1: altsyncram_8eh1" {  } { { "db/altsyncram_8eh1.tdf" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/altsyncram_8eh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530669000404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530669000404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8eh1 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8eh1:auto_generated " "Elaborating entity \"altsyncram_8eh1\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_debug processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_debug" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669000996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530669001059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001059 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530669001059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_ocimem processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"processador_nios2_qsys_0_nios2_ocimem\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_ocimem" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_ociram_sp_ram_module processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"processador_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_ociram_sp_ram" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altsyncram" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530669001184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processador_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"processador_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001184 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530669001184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_br81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_br81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_br81 " "Found entity 1: altsyncram_br81" {  } { { "db/altsyncram_br81.tdf" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/altsyncram_br81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530669001355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530669001355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_br81 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_br81:auto_generated " "Elaborating entity \"altsyncram_br81\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_br81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_avalon_reg processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_avalon_reg:the_processador_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"processador_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_avalon_reg:the_processador_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_avalon_reg" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_break processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_break:the_processador_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_break\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_break:the_processador_nios2_qsys_0_nios2_oci_break\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_break" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669001995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_xbrk processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_xbrk:the_processador_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_xbrk:the_processador_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_xbrk" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_dbrk processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dbrk:the_processador_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dbrk:the_processador_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_dbrk" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_itrace processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_itrace:the_processador_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_itrace:the_processador_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_itrace" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_dtrace processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_dtrace" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_td_mode processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace\|processador_nios2_qsys_0_nios2_oci_td_mode:processador_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace\|processador_nios2_qsys_0_nios2_oci_td_mode:processador_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_fifo processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_fifo" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_compute_tm_count processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_compute_tm_count:processador_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_compute_tm_count:processador_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_fifowp_inc processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifowp_inc:processador_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifowp_inc:processador_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_fifocount_inc processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifocount_inc:processador_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifocount_inc:processador_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_oci_test_bench processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_oci_test_bench:the_processador_nios2_qsys_0_oci_test_bench " "Elaborating entity \"processador_nios2_qsys_0_oci_test_bench\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_oci_test_bench:the_processador_nios2_qsys_0_oci_test_bench\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_oci_test_bench" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002447 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "processador_nios2_qsys_0_oci_test_bench " "Entity \"processador_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_oci_test_bench" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1530669002447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_pib processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_pib:the_processador_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_pib:the_processador_nios2_qsys_0_nios2_oci_pib\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_pib" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_im processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_im:the_processador_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_im\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_im:the_processador_nios2_qsys_0_nios2_oci_im\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_im" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_jtag_debug_module_wrapper processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"processador_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_jtag_debug_module_wrapper" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_jtag_debug_module_tck processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_tck:the_processador_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"processador_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_tck:the_processador_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_processador_nios2_qsys_0_jtag_debug_module_tck" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_jtag_debug_module_sysclk processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_sysclk:the_processador_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"processador_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_sysclk:the_processador_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_processador_nios2_qsys_0_jtag_debug_module_sysclk" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "processador_nios2_qsys_0_jtag_debug_module_phy" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530669002822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002822 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530669002822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002837 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_onchip_memory2_0 processador:u0\|processador_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"processador_onchip_memory2_0\" for hierarchy \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\"" {  } { { "processador/synthesis/processador.v" "onchip_memory2_0" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "the_altsyncram" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530669002993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file teste.hex " "Parameter \"init_file\" = \"teste.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669002993 ""}  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530669002993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7b1 " "Found entity 1: altsyncram_c7b1" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/altsyncram_c7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530669003134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530669003134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7b1 processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c7b1:auto_generated " "Elaborating entity \"altsyncram_c7b1\" for hierarchy \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c7b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003149 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "teste.hex 128 10 " "Width of data items in \"teste.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 teste.hex " "Data at line (2) of memory initialization file \"teste.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1530669003165 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 teste.hex " "Data at line (3) of memory initialization file \"teste.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1530669003165 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 teste.hex " "Data at line (4) of memory initialization file \"teste.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1530669003165 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 teste.hex " "Data at line (5) of memory initialization file \"teste.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1530669003165 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 teste.hex " "Data at line (6) of memory initialization file \"teste.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1530669003165 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 teste.hex " "Data at line (7) of memory initialization file \"teste.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1530669003165 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 teste.hex " "Data at line (8) of memory initialization file \"teste.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1530669003165 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 teste.hex " "Data at line (9) of memory initialization file \"teste.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1530669003165 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 teste.hex " "Data at line (10) of memory initialization file \"teste.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1530669003165 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 teste.hex " "Data at line (11) of memory initialization file \"teste.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1530669003165 ""}  } { { "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/teste.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Quartus II" 0 -1 1530669003165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_leds processador:u0\|processador_leds:leds " "Elaborating entity \"processador_leds\" for hierarchy \"processador:u0\|processador_leds:leds\"" {  } { { "processador/synthesis/processador.v" "leds" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_botao processador:u0\|processador_botao:botao " "Elaborating entity \"processador_botao\" for hierarchy \"processador:u0\|processador_botao:botao\"" {  } { { "processador/synthesis/processador.v" "botao" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_jtag_uart_0 processador:u0\|processador_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"processador_jtag_uart_0\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\"" {  } { { "processador/synthesis/processador.v" "jtag_uart_0" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_jtag_uart_0_scfifo_w processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w " "Elaborating entity \"processador_jtag_uart_0_scfifo_w\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "the_processador_jtag_uart_0_scfifo_w" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "wfifo" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530669003648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003648 ""}  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530669003648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530669003773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530669003773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530669003836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530669003836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530669003929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530669003929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669003945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530669004132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530669004132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669004148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530669004304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530669004304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669004319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530669004522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530669004522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669004522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530669004694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530669004694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669004709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_jtag_uart_0_scfifo_r processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_r:the_processador_jtag_uart_0_scfifo_r " "Elaborating entity \"processador_jtag_uart_0_scfifo_r\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_r:the_processador_jtag_uart_0_scfifo_r\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "the_processador_jtag_uart_0_scfifo_r" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669004756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "processador_jtag_uart_0_alt_jtag_atlantic" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530669005146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005146 ""}  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530669005146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_pio_0 processador:u0\|processador_pio_0:pio_0 " "Elaborating entity \"processador_pio_0\" for hierarchy \"processador:u0\|processador_pio_0:pio_0\"" {  } { { "processador/synthesis/processador.v" "pio_0" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processador:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processador:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0_instruction_master_translator" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processador:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processador:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0_data_master_translator" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "processador/synthesis/processador.v" "onchip_memory2_0_s1_translator" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "processador/synthesis/processador.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "processador/synthesis/processador.v" "pio_0_s1_translator" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processador:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processador:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processador:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processador:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 1239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent processador:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"processador:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor processador:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"processador:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "processador/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processador:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processador:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_addr_router processador:u0\|processador_addr_router:addr_router " "Elaborating entity \"processador_addr_router\" for hierarchy \"processador:u0\|processador_addr_router:addr_router\"" {  } { { "processador/synthesis/processador.v" "addr_router" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669005957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_addr_router_default_decode processador:u0\|processador_addr_router:addr_router\|processador_addr_router_default_decode:the_default_decode " "Elaborating entity \"processador_addr_router_default_decode\" for hierarchy \"processador:u0\|processador_addr_router:addr_router\|processador_addr_router_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "the_default_decode" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_addr_router_001 processador:u0\|processador_addr_router_001:addr_router_001 " "Elaborating entity \"processador_addr_router_001\" for hierarchy \"processador:u0\|processador_addr_router_001:addr_router_001\"" {  } { { "processador/synthesis/processador.v" "addr_router_001" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_addr_router_001_default_decode processador:u0\|processador_addr_router_001:addr_router_001\|processador_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"processador_addr_router_001_default_decode\" for hierarchy \"processador:u0\|processador_addr_router_001:addr_router_001\|processador_addr_router_001_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "the_default_decode" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_id_router processador:u0\|processador_id_router:id_router " "Elaborating entity \"processador_id_router\" for hierarchy \"processador:u0\|processador_id_router:id_router\"" {  } { { "processador/synthesis/processador.v" "id_router" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 2019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_id_router_default_decode processador:u0\|processador_id_router:id_router\|processador_id_router_default_decode:the_default_decode " "Elaborating entity \"processador_id_router_default_decode\" for hierarchy \"processador:u0\|processador_id_router:id_router\|processador_id_router_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "the_default_decode" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_id_router_004 processador:u0\|processador_id_router_004:id_router_004 " "Elaborating entity \"processador_id_router_004\" for hierarchy \"processador:u0\|processador_id_router_004:id_router_004\"" {  } { { "processador/synthesis/processador.v" "id_router_004" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_id_router_004_default_decode processador:u0\|processador_id_router_004:id_router_004\|processador_id_router_004_default_decode:the_default_decode " "Elaborating entity \"processador_id_router_004_default_decode\" for hierarchy \"processador:u0\|processador_id_router_004:id_router_004\|processador_id_router_004_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_id_router_004.sv" "the_default_decode" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller processador:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller\"" {  } { { "processador/synthesis/processador.v" "rst_controller" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer processador:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller processador:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "processador/synthesis/processador.v" "rst_controller_001" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_cmd_xbar_demux processador:u0\|processador_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"processador_cmd_xbar_demux\" for hierarchy \"processador:u0\|processador_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "processador/synthesis/processador.v" "cmd_xbar_demux" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 2188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_cmd_xbar_demux_001 processador:u0\|processador_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"processador_cmd_xbar_demux_001\" for hierarchy \"processador:u0\|processador_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "processador/synthesis/processador.v" "cmd_xbar_demux_001" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_cmd_xbar_mux processador:u0\|processador_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"processador_cmd_xbar_mux\" for hierarchy \"processador:u0\|processador_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "processador/synthesis/processador.v" "cmd_xbar_mux" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processador:u0\|processador_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processador:u0\|processador_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_mux.sv" "arb" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processador:u0\|processador_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processador:u0\|processador_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_rsp_xbar_demux processador:u0\|processador_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"processador_rsp_xbar_demux\" for hierarchy \"processador:u0\|processador_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "processador/synthesis/processador.v" "rsp_xbar_demux" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 2350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_rsp_xbar_demux_004 processador:u0\|processador_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"processador_rsp_xbar_demux_004\" for hierarchy \"processador:u0\|processador_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "processador/synthesis/processador.v" "rsp_xbar_demux_004" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 2436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669006971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_rsp_xbar_mux processador:u0\|processador_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"processador_rsp_xbar_mux\" for hierarchy \"processador:u0\|processador_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "processador/synthesis/processador.v" "rsp_xbar_mux" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 2488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669007018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processador:u0\|processador_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processador:u0\|processador_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_mux.sv" "arb" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669007143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processador:u0\|processador_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processador:u0\|processador_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669007174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_rsp_xbar_mux_001 processador:u0\|processador_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"processador_rsp_xbar_mux_001\" for hierarchy \"processador:u0\|processador_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "processador/synthesis/processador.v" "rsp_xbar_mux_001" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 2535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669007221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processador:u0\|processador_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processador:u0\|processador_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" "arb" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669007392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processador:u0\|processador_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processador:u0\|processador_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669007424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_irq_mapper processador:u0\|processador_irq_mapper:irq_mapper " "Elaborating entity \"processador_irq_mapper\" for hierarchy \"processador:u0\|processador_irq_mapper:irq_mapper\"" {  } { { "processador/synthesis/processador.v" "irq_mapper" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/processador.v" 2542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669007455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602 LCD1602:lcd " "Elaborating entity \"LCD1602\" for hierarchy \"LCD1602:lcd\"" {  } { { "NovoQuartus.v" "lcd" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/NovoQuartus.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530669007502 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "e LCD1602.v(14) " "Verilog HDL warning at LCD1602.v(14): object e used but never assigned" {  } { { "LCD1602.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/LCD1602.v" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1530669007502 "|NovoQuartus|LCD1602:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD1602.v(48) " "Verilog HDL assignment warning at LCD1602.v(48): truncated value with size 32 to match size of target (16)" {  } { { "LCD1602.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/LCD1602.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530669007502 "|NovoQuartus|LCD1602:lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "e 0 LCD1602.v(14) " "Net \"e\" at LCD1602.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "LCD1602.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/LCD1602.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1530669007517 "|NovoQuartus|LCD1602:lcd"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1530669018921 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "processador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 348 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3167 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4133 -1 0 } } { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3740 -1 0 } } { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/processador/synthesis/submodules/processador_nios2_qsys_0.v" 599 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1530669019233 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1530669019233 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "NovoQuartus.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/NovoQuartus.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530669020933 "|NovoQuartus|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_N GND " "Pin \"LCD_N\" is stuck at GND" {  } { { "NovoQuartus.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/NovoQuartus.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530669020933 "|NovoQuartus|LCD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_P VCC " "Pin \"LCD_P\" is stuck at VCC" {  } { { "NovoQuartus.v" "" { Text "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/NovoQuartus.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530669020933 "|NovoQuartus|LCD_P"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530669020933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530669021370 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530669023070 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1530669023226 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1530669023226 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530669023367 "|NovoQuartus|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530669023367 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530669023523 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/output_files/NovoQuartus.map.smsg " "Generated suppressed messages file Y:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/ProjetoQuartus/output_files/NovoQuartus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530669024630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530669026487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530669026487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2085 " "Implemented 2085 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530669027033 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530669027033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1924 " "Implemented 1924 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530669027033 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1530669027033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530669027033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530669027204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 22:50:27 2018 " "Processing ended: Tue Jul 03 22:50:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530669027204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530669027204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530669027204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530669027204 ""}
