<dec f='dpdk_1805/lib/librte_pipeline/rte_pipeline.h' l='79' type='int'/>
<use f='dpdk_1805/lib/librte_pipeline/rte_pipeline.c' l='181' u='r' c='rte_pipeline_check_params'/>
<use f='dpdk_1805/lib/librte_pipeline/rte_pipeline.c' l='182' u='r' c='rte_pipeline_check_params'/>
<use f='dpdk_1805/lib/librte_pipeline/rte_pipeline.c' l='209' u='r' c='rte_pipeline_create'/>
<use f='dpdk_1805/lib/librte_pipeline/rte_pipeline.c' l='219' u='r' c='rte_pipeline_create'/>
<offset>64</offset>
<doc f='dpdk_1805/lib/librte_pipeline/rte_pipeline.h' l='77'>/** CPU socket ID where memory for the pipeline and its elements (ports
	and tables) should be allocated */</doc>
