* DXTR test $Id$
sysclear
archmode esame
r 1a0=00000001800000000000000000000200 # z/Arch restart PSW
r 1d0=0002000180000000000000000000DEAD # z/Arch pgm new PSW
r 200=B7000320     # LCTL R0,R0,CTLR0  Set CR0 bit 45
r 204=B2BD0324     # LFAS FPCREG       Load value into FPC register
r 208=EB2502400004 # LMG R2,R5,PACKED  Load R2,R3=PACKED1 R4,R5=PACKED2
r 20E=B3FB0042     # CXSTR R4,R2       Load FPR R4,R6 from PACKED1 R2,R3
r 212=B3FB0014     # CXSTR R1,R4       Load FPR R1,R3 from PACKED2 R4,R5
r 216=B2B90003     # SRNMT 3           Set decimal rounding mode              
r 21A=B3D91094     # DXTR R9,R4,R1     Divide FPR R4,R6 by R1,R3 giving R9,R11
r 21E=B3EB00A9     # CSXTR R10,R9,0    Convert FPR R9,R11 to PACKED R10,R11
r 222=B3EB01C9     # CSXTR R12,R9,1    Convert FPR R9,R11 to PACKED R12,R13 
r 226=EBAD02600024 # STMG R10,R13,RESULTC  R10,R11=>RESULTC R12,R13=>RESULTF
r 22C=D51F026002B0 # CLC RESULTC(32),EXPECTC  Compare with expected results
r 232=A7740004     # JNE *+8           Error if not equal
r 236=B2B20300     # LPSWE WAITPSW     Load enabled wait PSW
r 23A=B2B20310     # LPSWE DISWAIT     Load disabled wait PSW
r 240=0000000000000000000000000000500C # PACKED1  DC PL16'500'
r 250=0000000000000000000000000000004C # PACKED2  DC PL16'4'
r 260=FEEDFEEDFEEDFEEDFEEDFEEDFEEDFEED # RESULTC (with sign C)
r 270=FEEDFEEDFEEDFEEDFEEDFEEDFEEDFEED # RESULTF (with sign F)
r 2B0=0000000000000000000000000000125C # EXPECTC PL16'125' (with sign C)
r 2C0=0000000000000000000000000000125F # EXPECTF PL16'125' (with sign F)
r 300=07020001800000000000000000AAAAAA # WAITPSW Enabled wait state PSW
r 310=00020001800000000000000000BADBAD # DISWAIT Disabled wait state PSW
r 320=00040000     # CTLR0             Control register 0 (bit45 AFP control)
r 324=40000000     # FPCREG            Floating point control register
ostailor null
restart
pause 1
* Display expected results
r 2B0.20
* Display actual results
r 260.20
