# VLSI_SoC_Design_and_Planning
## Get familiar to open-source EDA tools
### OpenLANE Directory Structure 
![image](https://github.com/JagadeeshJ17/VLSI_SoC_Design_and_Planning/assets/159161730/6efd29c4-ffed-4abc-ba85-81fa1450ded5)

![image](https://github.com/JagadeeshJ17/VLSI_SoC_Design_and_Planning/assets/159161730/32b018a3-97fb-49b3-9ab4-c188e7748945)

### Design Preparation Step
![image](https://github.com/JagadeeshJ17/VLSI_SoC_Design_and_Planning/assets/159161730/9353a55e-45ba-49f7-ad19-2eef5aa8931f)

![image](https://github.com/JagadeeshJ17/VLSI_SoC_Design_and_Planning/assets/159161730/0f4c4429-7c77-4a72-b40d-2a145848ae3b)

![image](https://github.com/JagadeeshJ17/VLSI_SoC_Design_and_Planning/assets/159161730/7ca422e7-0e7b-4401-8237-9aa74e5e7665)

![image](https://github.com/JagadeeshJ17/VLSI_SoC_Design_and_Planning/assets/159161730/0fa4fd1d-4244-4aa3-90b4-d03a6590c003)



### Review files after design prep and run synthesis

### OpenLANE Project Git link Description

### Steps to characterize synthesis results
