# Reading pref.tcl
# do experimento-1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/and_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:45 on Sep 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/and_module.sv 
# -- Compiling module and_module
# 
# Top level modules:
# 	and_module
# End time: 11:16:45 on Sep 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/or_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:45 on Sep 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/or_module.sv 
# -- Compiling module or_module
# 
# Top level modules:
# 	or_module
# End time: 11:16:45 on Sep 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/xor_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:45 on Sep 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/xor_module.sv 
# -- Compiling module xor_module
# 
# Top level modules:
# 	xor_module
# End time: 11:16:45 on Sep 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/sll_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:45 on Sep 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/sll_module.sv 
# -- Compiling module sll_module
# 
# Top level modules:
# 	sll_module
# End time: 11:16:45 on Sep 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/srl_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:45 on Sep 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/srl_module.sv 
# -- Compiling module srl_module
# 
# Top level modules:
# 	srl_module
# End time: 11:16:45 on Sep 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullAdder_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:45 on Sep 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullAdder_module.sv 
# -- Compiling module oneBitFullAdder_module
# 
# Top level modules:
# 	oneBitFullAdder_module
# End time: 11:16:45 on Sep 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitAdder_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:45 on Sep 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitAdder_module.sv 
# -- Compiling module nBitAdder_module
# 
# Top level modules:
# 	nBitAdder_module
# End time: 11:16:46 on Sep 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullSubstractor_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:46 on Sep 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullSubstractor_module.sv 
# -- Compiling module oneBitFullSubstractor_module
# 
# Top level modules:
# 	oneBitFullSubstractor_module
# End time: 11:16:46 on Sep 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitSubstractor_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:46 on Sep 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitSubstractor_module.sv 
# -- Compiling module nBitSubstractor_module
# 
# Top level modules:
# 	nBitSubstractor_module
# End time: 11:16:46 on Sep 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:46 on Sep 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv 
# -- Compiling module alu_module
# 
# Top level modules:
# 	alu_module
# End time: 11:16:46 on Sep 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:46 on Sep 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module.sv 
# -- Compiling module top_module
# 
# Top level modules:
# 	top_module
# End time: 11:16:46 on Sep 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/register_in_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:46 on Sep 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/register_in_module.sv 
# -- Compiling module register_in_module
# 
# Top level modules:
# 	register_in_module
# End time: 11:16:46 on Sep 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/resgister_out_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:47 on Sep 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/resgister_out_module.sv 
# -- Compiling module register_out_module
# 
# Top level modules:
# 	register_out_module
# End time: 11:16:47 on Sep 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module_register_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:47 on Sep 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module_register_tb.sv 
# -- Compiling module top_module_register_tb
# 
# Top level modules:
# 	top_module_register_tb
# End time: 11:16:47 on Sep 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  top_module_register_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" top_module_register_tb 
# Start time: 11:16:47 on Sep 12,2021
# Loading sv_std.std
# Loading work.top_module_register_tb
# Loading work.top_module
# Loading work.register_in_module
# Loading work.alu_module
# Loading work.nBitAdder_module
# Loading work.oneBitFullAdder_module
# Loading work.nBitSubstractor_module
# Loading work.oneBitFullSubstractor_module
# Loading work.and_module
# Loading work.or_module
# Loading work.xor_module
# Loading work.sll_module
# Loading work.srl_module
# Loading work.register_out_module
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'uc'. The port definition is at: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /top_module_register_tb/modulo File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module_register_tb.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'results'. The port definition is at: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /top_module_register_tb/modulo File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module_register_tb.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'flags'. The port definition is at: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/srl_module.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /top_module_register_tb/modulo/alu/srlMod File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'new_result'. The port definition is at: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/resgister_out_module.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /top_module_register_tb/modulo/register_out File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module.sv Line: 23
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 11:49:29 on Sep 12,2021, Elapsed time: 0:32:42
# Errors: 0, Warnings: 4
