Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 22:03:13 2024
| Host         : dZhei98 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 204 register/latch pins with no clock driven by root clock pin: flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 856 register/latch pins with no clock driven by root clock pin: flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: flexible_clock_module_6p25m/my_clk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: game/flexible_clock_1000/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line121/flexible_clock_module_1/my_clk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: nolabel_line121/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nolabel_line127/flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line127/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: nolabel_line155/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line155/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_100Hz/my_clk_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10Hz/my_clk_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10kHz/my_clk_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_25m/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3088 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.897        0.000                      0                 2037        0.055        0.000                      0                 2037        4.500        0.000                       0                  1341  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.897        0.000                      0                 2037        0.055        0.000                      0                 2037        4.500        0.000                       0                  1341  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 1.353ns (17.941%)  route 6.188ns (82.059%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.806     5.327    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  nolabel_line86/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line86/ypos_reg[4]/Q
                         net (fo=25, routed)          1.984     7.767    nolabel_line86/is_mouse_return1__0[4]
    SLICE_X8Y111         LUT2 (Prop_lut2_I1_O)        0.124     7.891 f  nolabel_line86/rectangle_border_x[7]_i_12/O
                         net (fo=2, routed)           0.864     8.755    nolabel_line86/rectangle_border_x[7]_i_12_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.879 r  nolabel_line86/rectangle_border_x[7]_i_15/O
                         net (fo=2, routed)           0.444     9.323    nolabel_line86/rectangle_border_x[7]_i_15_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I0_O)        0.124     9.447 f  nolabel_line86/rectangle_border_a[3]_i_4/O
                         net (fo=2, routed)           1.056    10.503    game_over_win_menu/ypos_reg[0]
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.124    10.627 r  game_over_win_menu/rectangle_border_x[7]_i_7/O
                         net (fo=3, routed)           0.475    11.102    game_over_win_menu/rectangle_border_x[7]_i_7_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.124    11.226 r  game_over_win_menu/rectangle_border_x[7]_i_5/O
                         net (fo=2, routed)           0.313    11.538    game_over_win_menu/rectangle_border_x[7]_i_5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I0_O)        0.124    11.662 r  game_over_win_menu/rectangle_border_x[7]_i_2/O
                         net (fo=12, routed)          0.671    12.333    game_over_win_menu/rectangle_border_x[7]_i_2_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.153    12.486 r  game_over_win_menu/rectangle_border_b[2]_i_1/O
                         net (fo=1, routed)           0.382    12.869    game_over_win_menu/p_1_in[2]
    SLICE_X6Y81          FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.497    14.838    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[2]/C
                         clock pessimism              0.187    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y81          FDRE (Setup_fdre_C_D)       -0.223    14.766    game_over_win_menu/rectangle_border_b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 1.324ns (17.198%)  route 6.374ns (82.802%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.806     5.327    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  nolabel_line86/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line86/ypos_reg[4]/Q
                         net (fo=25, routed)          1.984     7.767    nolabel_line86/is_mouse_return1__0[4]
    SLICE_X8Y111         LUT2 (Prop_lut2_I1_O)        0.124     7.891 f  nolabel_line86/rectangle_border_x[7]_i_12/O
                         net (fo=2, routed)           0.864     8.755    nolabel_line86/rectangle_border_x[7]_i_12_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.879 r  nolabel_line86/rectangle_border_x[7]_i_15/O
                         net (fo=2, routed)           0.444     9.323    nolabel_line86/rectangle_border_x[7]_i_15_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I0_O)        0.124     9.447 f  nolabel_line86/rectangle_border_a[3]_i_4/O
                         net (fo=2, routed)           1.056    10.503    game_over_win_menu/ypos_reg[0]
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.124    10.627 r  game_over_win_menu/rectangle_border_x[7]_i_7/O
                         net (fo=3, routed)           0.475    11.102    game_over_win_menu/rectangle_border_x[7]_i_7_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.124    11.226 r  game_over_win_menu/rectangle_border_x[7]_i_5/O
                         net (fo=2, routed)           0.313    11.538    game_over_win_menu/rectangle_border_x[7]_i_5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I0_O)        0.124    11.662 r  game_over_win_menu/rectangle_border_x[7]_i_2/O
                         net (fo=12, routed)          0.671    12.333    game_over_win_menu/rectangle_border_x[7]_i_2_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I4_O)        0.124    12.457 r  game_over_win_menu/rectangle_border_b[7]_i_1/O
                         net (fo=1, routed)           0.568    13.026    game_over_win_menu/p_1_in[7]
    SLICE_X6Y81          FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.497    14.838    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[7]/C
                         clock pessimism              0.187    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y81          FDRE (Setup_fdre_C_D)       -0.030    14.959    game_over_win_menu/rectangle_border_b_reg[7]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -13.026    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_a_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 1.324ns (17.595%)  route 6.201ns (82.405%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.806     5.327    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  nolabel_line86/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line86/ypos_reg[4]/Q
                         net (fo=25, routed)          1.984     7.767    nolabel_line86/is_mouse_return1__0[4]
    SLICE_X8Y111         LUT2 (Prop_lut2_I1_O)        0.124     7.891 f  nolabel_line86/rectangle_border_x[7]_i_12/O
                         net (fo=2, routed)           0.864     8.755    nolabel_line86/rectangle_border_x[7]_i_12_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.879 r  nolabel_line86/rectangle_border_x[7]_i_15/O
                         net (fo=2, routed)           0.444     9.323    nolabel_line86/rectangle_border_x[7]_i_15_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I0_O)        0.124     9.447 f  nolabel_line86/rectangle_border_a[3]_i_4/O
                         net (fo=2, routed)           1.056    10.503    game_over_win_menu/ypos_reg[0]
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.124    10.627 r  game_over_win_menu/rectangle_border_x[7]_i_7/O
                         net (fo=3, routed)           0.475    11.102    game_over_win_menu/rectangle_border_x[7]_i_7_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.124    11.226 r  game_over_win_menu/rectangle_border_x[7]_i_5/O
                         net (fo=2, routed)           0.313    11.538    game_over_win_menu/rectangle_border_x[7]_i_5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I0_O)        0.124    11.662 r  game_over_win_menu/rectangle_border_x[7]_i_2/O
                         net (fo=12, routed)          0.687    12.349    game_over_win_menu/rectangle_border_x[7]_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.124    12.473 r  game_over_win_menu/rectangle_border_a[3]_i_1/O
                         net (fo=4, routed)           0.379    12.852    game_over_win_menu/b0
    SLICE_X6Y81          FDRE                                         r  game_over_win_menu/rectangle_border_a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.497    14.838    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  game_over_win_menu/rectangle_border_a_reg[3]/C
                         clock pessimism              0.187    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y81          FDRE (Setup_fdre_C_CE)      -0.169    14.820    game_over_win_menu/rectangle_border_a_reg[3]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 1.324ns (17.595%)  route 6.201ns (82.405%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.806     5.327    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  nolabel_line86/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line86/ypos_reg[4]/Q
                         net (fo=25, routed)          1.984     7.767    nolabel_line86/is_mouse_return1__0[4]
    SLICE_X8Y111         LUT2 (Prop_lut2_I1_O)        0.124     7.891 f  nolabel_line86/rectangle_border_x[7]_i_12/O
                         net (fo=2, routed)           0.864     8.755    nolabel_line86/rectangle_border_x[7]_i_12_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.879 r  nolabel_line86/rectangle_border_x[7]_i_15/O
                         net (fo=2, routed)           0.444     9.323    nolabel_line86/rectangle_border_x[7]_i_15_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I0_O)        0.124     9.447 f  nolabel_line86/rectangle_border_a[3]_i_4/O
                         net (fo=2, routed)           1.056    10.503    game_over_win_menu/ypos_reg[0]
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.124    10.627 r  game_over_win_menu/rectangle_border_x[7]_i_7/O
                         net (fo=3, routed)           0.475    11.102    game_over_win_menu/rectangle_border_x[7]_i_7_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.124    11.226 r  game_over_win_menu/rectangle_border_x[7]_i_5/O
                         net (fo=2, routed)           0.313    11.538    game_over_win_menu/rectangle_border_x[7]_i_5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I0_O)        0.124    11.662 r  game_over_win_menu/rectangle_border_x[7]_i_2/O
                         net (fo=12, routed)          0.687    12.349    game_over_win_menu/rectangle_border_x[7]_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.124    12.473 r  game_over_win_menu/rectangle_border_a[3]_i_1/O
                         net (fo=4, routed)           0.379    12.852    game_over_win_menu/b0
    SLICE_X6Y81          FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.497    14.838    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[1]/C
                         clock pessimism              0.187    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y81          FDRE (Setup_fdre_C_CE)      -0.169    14.820    game_over_win_menu/rectangle_border_b_reg[1]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 1.324ns (17.595%)  route 6.201ns (82.405%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.806     5.327    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  nolabel_line86/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line86/ypos_reg[4]/Q
                         net (fo=25, routed)          1.984     7.767    nolabel_line86/is_mouse_return1__0[4]
    SLICE_X8Y111         LUT2 (Prop_lut2_I1_O)        0.124     7.891 f  nolabel_line86/rectangle_border_x[7]_i_12/O
                         net (fo=2, routed)           0.864     8.755    nolabel_line86/rectangle_border_x[7]_i_12_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.879 r  nolabel_line86/rectangle_border_x[7]_i_15/O
                         net (fo=2, routed)           0.444     9.323    nolabel_line86/rectangle_border_x[7]_i_15_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I0_O)        0.124     9.447 f  nolabel_line86/rectangle_border_a[3]_i_4/O
                         net (fo=2, routed)           1.056    10.503    game_over_win_menu/ypos_reg[0]
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.124    10.627 r  game_over_win_menu/rectangle_border_x[7]_i_7/O
                         net (fo=3, routed)           0.475    11.102    game_over_win_menu/rectangle_border_x[7]_i_7_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.124    11.226 r  game_over_win_menu/rectangle_border_x[7]_i_5/O
                         net (fo=2, routed)           0.313    11.538    game_over_win_menu/rectangle_border_x[7]_i_5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I0_O)        0.124    11.662 r  game_over_win_menu/rectangle_border_x[7]_i_2/O
                         net (fo=12, routed)          0.687    12.349    game_over_win_menu/rectangle_border_x[7]_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.124    12.473 r  game_over_win_menu/rectangle_border_a[3]_i_1/O
                         net (fo=4, routed)           0.379    12.852    game_over_win_menu/b0
    SLICE_X6Y81          FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.497    14.838    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[2]/C
                         clock pessimism              0.187    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y81          FDRE (Setup_fdre_C_CE)      -0.169    14.820    game_over_win_menu/rectangle_border_b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_b_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 1.324ns (17.595%)  route 6.201ns (82.405%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.806     5.327    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  nolabel_line86/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line86/ypos_reg[4]/Q
                         net (fo=25, routed)          1.984     7.767    nolabel_line86/is_mouse_return1__0[4]
    SLICE_X8Y111         LUT2 (Prop_lut2_I1_O)        0.124     7.891 f  nolabel_line86/rectangle_border_x[7]_i_12/O
                         net (fo=2, routed)           0.864     8.755    nolabel_line86/rectangle_border_x[7]_i_12_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I1_O)        0.124     8.879 r  nolabel_line86/rectangle_border_x[7]_i_15/O
                         net (fo=2, routed)           0.444     9.323    nolabel_line86/rectangle_border_x[7]_i_15_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I0_O)        0.124     9.447 f  nolabel_line86/rectangle_border_a[3]_i_4/O
                         net (fo=2, routed)           1.056    10.503    game_over_win_menu/ypos_reg[0]
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.124    10.627 r  game_over_win_menu/rectangle_border_x[7]_i_7/O
                         net (fo=3, routed)           0.475    11.102    game_over_win_menu/rectangle_border_x[7]_i_7_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.124    11.226 r  game_over_win_menu/rectangle_border_x[7]_i_5/O
                         net (fo=2, routed)           0.313    11.538    game_over_win_menu/rectangle_border_x[7]_i_5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I0_O)        0.124    11.662 r  game_over_win_menu/rectangle_border_x[7]_i_2/O
                         net (fo=12, routed)          0.687    12.349    game_over_win_menu/rectangle_border_x[7]_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.124    12.473 r  game_over_win_menu/rectangle_border_a[3]_i_1/O
                         net (fo=4, routed)           0.379    12.852    game_over_win_menu/b0
    SLICE_X6Y81          FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.497    14.838    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[7]/C
                         clock pessimism              0.187    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y81          FDRE (Setup_fdre_C_CE)      -0.169    14.820    game_over_win_menu/rectangle_border_b_reg[7]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/rectangle_border_b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 1.324ns (18.099%)  route 5.991ns (81.901%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.806     5.327    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  nolabel_line86/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  nolabel_line86/ypos_reg[4]/Q
                         net (fo=25, routed)          1.985     7.768    nolabel_line86/is_mouse_return1__0[4]
    SLICE_X15Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.892 r  nolabel_line86/rectangle_border_x[7]_i_12__0/O
                         net (fo=1, routed)           0.407     8.300    nolabel_line86/rectangle_border_x[7]_i_12__0_n_0
    SLICE_X15Y108        LUT5 (Prop_lut5_I4_O)        0.124     8.424 r  nolabel_line86/rectangle_border_x[7]_i_8__0/O
                         net (fo=2, routed)           0.629     9.052    nolabel_line86/rectangle_border_x[7]_i_8__0_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     9.176 f  nolabel_line86/rectangle_border_x[6]_i_4/O
                         net (fo=3, routed)           0.831    10.007    game_over_lose_menu/xpos_reg[6]
    SLICE_X15Y95         LUT5 (Prop_lut5_I0_O)        0.124    10.131 f  game_over_lose_menu/rectangle_border_x[7]_i_10__0/O
                         net (fo=5, routed)           0.669    10.800    game_over_lose_menu/rectangle_border_x[7]_i_10__0_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  game_over_lose_menu/rectangle_border_x[6]_i_2/O
                         net (fo=4, routed)           0.399    11.323    game_over_lose_menu/rectangle_border_x[6]_i_2_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.447 f  game_over_lose_menu/rectangle_border_b[2]_i_1__0/O
                         net (fo=7, routed)           0.530    11.977    game_over_lose_menu/p_1_in[2]
    SLICE_X30Y94         LUT2 (Prop_lut2_I1_O)        0.124    12.101 r  game_over_lose_menu/rectangle_border_a[3]_i_1__0/O
                         net (fo=4, routed)           0.541    12.643    game_over_lose_menu/b0
    SLICE_X30Y93         FDRE                                         r  game_over_lose_menu/rectangle_border_b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.435    14.776    game_over_lose_menu/clk_IBUF_BUFG
    SLICE_X30Y93         FDRE                                         r  game_over_lose_menu/rectangle_border_b_reg[2]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X30Y93         FDRE (Setup_fdre_C_CE)      -0.169    14.758    game_over_lose_menu/rectangle_border_b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -12.643    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/rectangle_border_b_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 1.324ns (18.099%)  route 5.991ns (81.901%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.806     5.327    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  nolabel_line86/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  nolabel_line86/ypos_reg[4]/Q
                         net (fo=25, routed)          1.985     7.768    nolabel_line86/is_mouse_return1__0[4]
    SLICE_X15Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.892 r  nolabel_line86/rectangle_border_x[7]_i_12__0/O
                         net (fo=1, routed)           0.407     8.300    nolabel_line86/rectangle_border_x[7]_i_12__0_n_0
    SLICE_X15Y108        LUT5 (Prop_lut5_I4_O)        0.124     8.424 r  nolabel_line86/rectangle_border_x[7]_i_8__0/O
                         net (fo=2, routed)           0.629     9.052    nolabel_line86/rectangle_border_x[7]_i_8__0_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     9.176 f  nolabel_line86/rectangle_border_x[6]_i_4/O
                         net (fo=3, routed)           0.831    10.007    game_over_lose_menu/xpos_reg[6]
    SLICE_X15Y95         LUT5 (Prop_lut5_I0_O)        0.124    10.131 f  game_over_lose_menu/rectangle_border_x[7]_i_10__0/O
                         net (fo=5, routed)           0.669    10.800    game_over_lose_menu/rectangle_border_x[7]_i_10__0_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  game_over_lose_menu/rectangle_border_x[6]_i_2/O
                         net (fo=4, routed)           0.399    11.323    game_over_lose_menu/rectangle_border_x[6]_i_2_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.447 f  game_over_lose_menu/rectangle_border_b[2]_i_1__0/O
                         net (fo=7, routed)           0.530    11.977    game_over_lose_menu/p_1_in[2]
    SLICE_X30Y94         LUT2 (Prop_lut2_I1_O)        0.124    12.101 r  game_over_lose_menu/rectangle_border_a[3]_i_1__0/O
                         net (fo=4, routed)           0.541    12.643    game_over_lose_menu/b0
    SLICE_X30Y93         FDRE                                         r  game_over_lose_menu/rectangle_border_b_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.435    14.776    game_over_lose_menu/clk_IBUF_BUFG
    SLICE_X30Y93         FDRE                                         r  game_over_lose_menu/rectangle_border_b_reg[7]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X30Y93         FDRE (Setup_fdre_C_CE)      -0.169    14.758    game_over_lose_menu/rectangle_border_b_reg[7]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -12.643    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/rectangle_border_a_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 1.324ns (18.124%)  route 5.981ns (81.876%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.806     5.327    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  nolabel_line86/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  nolabel_line86/ypos_reg[4]/Q
                         net (fo=25, routed)          1.985     7.768    nolabel_line86/is_mouse_return1__0[4]
    SLICE_X15Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.892 r  nolabel_line86/rectangle_border_x[7]_i_12__0/O
                         net (fo=1, routed)           0.407     8.300    nolabel_line86/rectangle_border_x[7]_i_12__0_n_0
    SLICE_X15Y108        LUT5 (Prop_lut5_I4_O)        0.124     8.424 r  nolabel_line86/rectangle_border_x[7]_i_8__0/O
                         net (fo=2, routed)           0.629     9.052    nolabel_line86/rectangle_border_x[7]_i_8__0_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     9.176 f  nolabel_line86/rectangle_border_x[6]_i_4/O
                         net (fo=3, routed)           0.831    10.007    game_over_lose_menu/xpos_reg[6]
    SLICE_X15Y95         LUT5 (Prop_lut5_I0_O)        0.124    10.131 f  game_over_lose_menu/rectangle_border_x[7]_i_10__0/O
                         net (fo=5, routed)           0.669    10.800    game_over_lose_menu/rectangle_border_x[7]_i_10__0_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  game_over_lose_menu/rectangle_border_x[6]_i_2/O
                         net (fo=4, routed)           0.399    11.323    game_over_lose_menu/rectangle_border_x[6]_i_2_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.447 f  game_over_lose_menu/rectangle_border_b[2]_i_1__0/O
                         net (fo=7, routed)           0.530    11.977    game_over_lose_menu/p_1_in[2]
    SLICE_X30Y94         LUT2 (Prop_lut2_I1_O)        0.124    12.101 r  game_over_lose_menu/rectangle_border_a[3]_i_1__0/O
                         net (fo=4, routed)           0.531    12.633    game_over_lose_menu/b0
    SLICE_X30Y94         FDRE                                         r  game_over_lose_menu/rectangle_border_a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.435    14.776    game_over_lose_menu/clk_IBUF_BUFG
    SLICE_X30Y94         FDRE                                         r  game_over_lose_menu/rectangle_border_a_reg[3]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X30Y94         FDRE (Setup_fdre_C_CE)      -0.169    14.758    game_over_lose_menu/rectangle_border_a_reg[3]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/rectangle_border_b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 1.324ns (18.124%)  route 5.981ns (81.876%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.806     5.327    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  nolabel_line86/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  nolabel_line86/ypos_reg[4]/Q
                         net (fo=25, routed)          1.985     7.768    nolabel_line86/is_mouse_return1__0[4]
    SLICE_X15Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.892 r  nolabel_line86/rectangle_border_x[7]_i_12__0/O
                         net (fo=1, routed)           0.407     8.300    nolabel_line86/rectangle_border_x[7]_i_12__0_n_0
    SLICE_X15Y108        LUT5 (Prop_lut5_I4_O)        0.124     8.424 r  nolabel_line86/rectangle_border_x[7]_i_8__0/O
                         net (fo=2, routed)           0.629     9.052    nolabel_line86/rectangle_border_x[7]_i_8__0_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     9.176 f  nolabel_line86/rectangle_border_x[6]_i_4/O
                         net (fo=3, routed)           0.831    10.007    game_over_lose_menu/xpos_reg[6]
    SLICE_X15Y95         LUT5 (Prop_lut5_I0_O)        0.124    10.131 f  game_over_lose_menu/rectangle_border_x[7]_i_10__0/O
                         net (fo=5, routed)           0.669    10.800    game_over_lose_menu/rectangle_border_x[7]_i_10__0_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  game_over_lose_menu/rectangle_border_x[6]_i_2/O
                         net (fo=4, routed)           0.399    11.323    game_over_lose_menu/rectangle_border_x[6]_i_2_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.447 f  game_over_lose_menu/rectangle_border_b[2]_i_1__0/O
                         net (fo=7, routed)           0.530    11.977    game_over_lose_menu/p_1_in[2]
    SLICE_X30Y94         LUT2 (Prop_lut2_I1_O)        0.124    12.101 r  game_over_lose_menu/rectangle_border_a[3]_i_1__0/O
                         net (fo=4, routed)           0.531    12.633    game_over_lose_menu/b0
    SLICE_X30Y94         FDRE                                         r  game_over_lose_menu/rectangle_border_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.435    14.776    game_over_lose_menu/clk_IBUF_BUFG
    SLICE_X30Y94         FDRE                                         r  game_over_lose_menu/rectangle_border_b_reg[1]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X30Y94         FDRE (Setup_fdre_C_CE)      -0.169    14.758    game_over_lose_menu/rectangle_border_b_reg[1]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                  2.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line121/flexible_clock_module_25m/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/flexible_clock_module_25m/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.565     1.448    nolabel_line121/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line121/flexible_clock_module_25m/count_reg[20]/Q
                         net (fo=2, routed)           0.117     1.707    nolabel_line121/flexible_clock_module_25m/count_reg[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  nolabel_line121/flexible_clock_module_25m/count_reg[20]_i_1__22/CO[3]
                         net (fo=1, routed)           0.001     1.904    nolabel_line121/flexible_clock_module_25m/count_reg[20]_i_1__22_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  nolabel_line121/flexible_clock_module_25m/count_reg[24]_i_1__22/O[0]
                         net (fo=1, routed)           0.000     1.958    nolabel_line121/flexible_clock_module_25m/count_reg[24]_i_1__22_n_7
    SLICE_X49Y100        FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.920     2.048    nolabel_line121/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[24]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    nolabel_line121/flexible_clock_module_25m/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nolabel_line121/flexible_clock_module_25m/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/flexible_clock_module_25m/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.565     1.448    nolabel_line121/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line121/flexible_clock_module_25m/count_reg[20]/Q
                         net (fo=2, routed)           0.117     1.707    nolabel_line121/flexible_clock_module_25m/count_reg[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  nolabel_line121/flexible_clock_module_25m/count_reg[20]_i_1__22/CO[3]
                         net (fo=1, routed)           0.001     1.904    nolabel_line121/flexible_clock_module_25m/count_reg[20]_i_1__22_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  nolabel_line121/flexible_clock_module_25m/count_reg[24]_i_1__22/O[2]
                         net (fo=1, routed)           0.000     1.969    nolabel_line121/flexible_clock_module_25m/count_reg[24]_i_1__22_n_5
    SLICE_X49Y100        FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.920     2.048    nolabel_line121/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[26]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    nolabel_line121/flexible_clock_module_25m/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line121/flexible_clock_module_25m/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/flexible_clock_module_25m/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.565     1.448    nolabel_line121/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line121/flexible_clock_module_25m/count_reg[20]/Q
                         net (fo=2, routed)           0.117     1.707    nolabel_line121/flexible_clock_module_25m/count_reg[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  nolabel_line121/flexible_clock_module_25m/count_reg[20]_i_1__22/CO[3]
                         net (fo=1, routed)           0.001     1.904    nolabel_line121/flexible_clock_module_25m/count_reg[20]_i_1__22_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.994 r  nolabel_line121/flexible_clock_module_25m/count_reg[24]_i_1__22/O[1]
                         net (fo=1, routed)           0.000     1.994    nolabel_line121/flexible_clock_module_25m/count_reg[24]_i_1__22_n_6
    SLICE_X49Y100        FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.920     2.048    nolabel_line121/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[25]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    nolabel_line121/flexible_clock_module_25m/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line121/flexible_clock_module_25m/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/flexible_clock_module_25m/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.565     1.448    nolabel_line121/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line121/flexible_clock_module_25m/count_reg[20]/Q
                         net (fo=2, routed)           0.117     1.707    nolabel_line121/flexible_clock_module_25m/count_reg[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  nolabel_line121/flexible_clock_module_25m/count_reg[20]_i_1__22/CO[3]
                         net (fo=1, routed)           0.001     1.904    nolabel_line121/flexible_clock_module_25m/count_reg[20]_i_1__22_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.994 r  nolabel_line121/flexible_clock_module_25m/count_reg[24]_i_1__22/O[3]
                         net (fo=1, routed)           0.000     1.994    nolabel_line121/flexible_clock_module_25m/count_reg[24]_i_1__22_n_4
    SLICE_X49Y100        FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.920     2.048    nolabel_line121/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[27]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    nolabel_line121/flexible_clock_module_25m/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line121/flexible_clock_module_25m/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/flexible_clock_module_25m/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.565     1.448    nolabel_line121/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line121/flexible_clock_module_25m/count_reg[20]/Q
                         net (fo=2, routed)           0.117     1.707    nolabel_line121/flexible_clock_module_25m/count_reg[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  nolabel_line121/flexible_clock_module_25m/count_reg[20]_i_1__22/CO[3]
                         net (fo=1, routed)           0.001     1.904    nolabel_line121/flexible_clock_module_25m/count_reg[20]_i_1__22_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  nolabel_line121/flexible_clock_module_25m/count_reg[24]_i_1__22/CO[3]
                         net (fo=1, routed)           0.000     1.943    nolabel_line121/flexible_clock_module_25m/count_reg[24]_i_1__22_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  nolabel_line121/flexible_clock_module_25m/count_reg[28]_i_1__22/O[0]
                         net (fo=1, routed)           0.000     1.997    nolabel_line121/flexible_clock_module_25m/count_reg[28]_i_1__22_n_7
    SLICE_X49Y101        FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.920     2.048    nolabel_line121/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[28]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     1.904    nolabel_line121/flexible_clock_module_25m/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 unit/flexible_clock_module_1Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit/flexible_clock_module_1Hz/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.567     1.450    unit/flexible_clock_module_1Hz/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  unit/flexible_clock_module_1Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  unit/flexible_clock_module_1Hz/count_reg[2]/Q
                         net (fo=3, routed)           0.127     1.741    unit/flexible_clock_module_1Hz/count_reg[2]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  unit/flexible_clock_module_1Hz/count_reg[0]_i_2__18/CO[3]
                         net (fo=1, routed)           0.001     1.897    unit/flexible_clock_module_1Hz/count_reg[0]_i_2__18_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.950 r  unit/flexible_clock_module_1Hz/count_reg[4]_i_1__20/O[0]
                         net (fo=1, routed)           0.000     1.950    unit/flexible_clock_module_1Hz/count_reg[4]_i_1__20_n_7
    SLICE_X14Y50         FDRE                                         r  unit/flexible_clock_module_1Hz/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.834     1.962    unit/flexible_clock_module_1Hz/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  unit/flexible_clock_module_1Hz/count_reg[4]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    unit/flexible_clock_module_1Hz/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 wipe_settings_main/flexible_clock_module_10/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wipe_settings_main/flexible_clock_module_10/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.564     1.447    wipe_settings_main/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  wipe_settings_main/flexible_clock_module_10/count_reg[19]/Q
                         net (fo=3, routed)           0.118     1.706    wipe_settings_main/flexible_clock_module_10/count_reg[19]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  wipe_settings_main/flexible_clock_module_10/count_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.867    wipe_settings_main/flexible_clock_module_10/count_reg[16]_i_1__7_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  wipe_settings_main/flexible_clock_module_10/count_reg[20]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.921    wipe_settings_main/flexible_clock_module_10/count_reg[20]_i_1__7_n_7
    SLICE_X41Y50         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.832     1.959    wipe_settings_main/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    wipe_settings_main/flexible_clock_module_10/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nolabel_line121/flexible_clock_module_25m/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/flexible_clock_module_25m/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.565     1.448    nolabel_line121/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line121/flexible_clock_module_25m/count_reg[20]/Q
                         net (fo=2, routed)           0.117     1.707    nolabel_line121/flexible_clock_module_25m/count_reg[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  nolabel_line121/flexible_clock_module_25m/count_reg[20]_i_1__22/CO[3]
                         net (fo=1, routed)           0.001     1.904    nolabel_line121/flexible_clock_module_25m/count_reg[20]_i_1__22_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  nolabel_line121/flexible_clock_module_25m/count_reg[24]_i_1__22/CO[3]
                         net (fo=1, routed)           0.000     1.943    nolabel_line121/flexible_clock_module_25m/count_reg[24]_i_1__22_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  nolabel_line121/flexible_clock_module_25m/count_reg[28]_i_1__22/O[2]
                         net (fo=1, routed)           0.000     2.008    nolabel_line121/flexible_clock_module_25m/count_reg[28]_i_1__22_n_5
    SLICE_X49Y101        FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.920     2.048    nolabel_line121/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  nolabel_line121/flexible_clock_module_25m/count_reg[30]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     1.904    nolabel_line121/flexible_clock_module_25m/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 unit/flexible_clock_module_1Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit/flexible_clock_module_1Hz/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.567     1.450    unit/flexible_clock_module_1Hz/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  unit/flexible_clock_module_1Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  unit/flexible_clock_module_1Hz/count_reg[2]/Q
                         net (fo=3, routed)           0.127     1.741    unit/flexible_clock_module_1Hz/count_reg[2]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  unit/flexible_clock_module_1Hz/count_reg[0]_i_2__18/CO[3]
                         net (fo=1, routed)           0.001     1.897    unit/flexible_clock_module_1Hz/count_reg[0]_i_2__18_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.963 r  unit/flexible_clock_module_1Hz/count_reg[4]_i_1__20/O[2]
                         net (fo=1, routed)           0.000     1.963    unit/flexible_clock_module_1Hz/count_reg[4]_i_1__20_n_5
    SLICE_X14Y50         FDRE                                         r  unit/flexible_clock_module_1Hz/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.834     1.962    unit/flexible_clock_module_1Hz/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  unit/flexible_clock_module_1Hz/count_reg[6]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    unit/flexible_clock_module_1Hz/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 wipe_settings_main/flexible_clock_module_10/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wipe_settings_main/flexible_clock_module_10/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.564     1.447    wipe_settings_main/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  wipe_settings_main/flexible_clock_module_10/count_reg[19]/Q
                         net (fo=3, routed)           0.118     1.706    wipe_settings_main/flexible_clock_module_10/count_reg[19]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  wipe_settings_main/flexible_clock_module_10/count_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.867    wipe_settings_main/flexible_clock_module_10/count_reg[16]_i_1__7_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  wipe_settings_main/flexible_clock_module_10/count_reg[20]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.932    wipe_settings_main/flexible_clock_module_10/count_reg[20]_i_1__7_n_5
    SLICE_X41Y50         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.832     1.959    wipe_settings_main/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    wipe_settings_main/flexible_clock_module_10/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y83   wipe_main_settings_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y45   wipe_settings_main/flexible_clock_module_10/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y47   wipe_settings_main/flexible_clock_module_10/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y47   wipe_settings_main/flexible_clock_module_10/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y48   wipe_settings_main/flexible_clock_module_10/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y48   wipe_settings_main/flexible_clock_module_10/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y48   wipe_settings_main/flexible_clock_module_10/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y48   wipe_settings_main/flexible_clock_module_10/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y49   wipe_settings_main/flexible_clock_module_10/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y119  game/unit6/new_number_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y119  game/unit6/new_number_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y119  game/unit6/new_number_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y119  game/unit6/new_number_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y119  game/unit6/new_number_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y119  game/unit6/new_number_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y119  game/unit6/new_number_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y139   nolabel_line86/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140   nolabel_line86/Inst_Ps2Interface/delay_63clk_done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   nolabel_line86/xpos_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y47   wipe_settings_main/flexible_clock_module_10/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y47   wipe_settings_main/flexible_clock_module_10/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y48   wipe_settings_main/flexible_clock_module_10/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y48   wipe_settings_main/flexible_clock_module_10/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y48   wipe_settings_main/flexible_clock_module_10/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y48   wipe_settings_main/flexible_clock_module_10/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y49   wipe_settings_main/flexible_clock_module_10/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y49   wipe_settings_main/flexible_clock_module_10/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y49   wipe_settings_main/flexible_clock_module_10/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y49   wipe_settings_main/flexible_clock_module_10/count_reg[19]/C



