<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › include › asm › hw_breakpoint.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>hw_breakpoint.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ARM_HW_BREAKPOINT_H</span>
<span class="cp">#define _ARM_HW_BREAKPOINT_H</span>

<span class="cp">#ifdef __KERNEL__</span>

<span class="k">struct</span> <span class="n">task_struct</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_HAVE_HW_BREAKPOINT</span>

<span class="k">struct</span> <span class="n">arch_hw_breakpoint_ctrl</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">__reserved</span>	<span class="o">:</span> <span class="mi">9</span><span class="p">,</span>
		<span class="n">mismatch</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
				<span class="o">:</span> <span class="mi">9</span><span class="p">,</span>
		<span class="n">len</span>		<span class="o">:</span> <span class="mi">8</span><span class="p">,</span>
		<span class="n">type</span>		<span class="o">:</span> <span class="mi">2</span><span class="p">,</span>
		<span class="n">privilege</span>	<span class="o">:</span> <span class="mi">2</span><span class="p">,</span>
		<span class="n">enabled</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">arch_hw_breakpoint</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">address</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">trigger</span><span class="p">;</span>
	<span class="k">struct</span>	<span class="n">arch_hw_breakpoint_ctrl</span> <span class="n">step_ctrl</span><span class="p">;</span>
	<span class="k">struct</span>	<span class="n">arch_hw_breakpoint_ctrl</span> <span class="n">ctrl</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">encode_ctrl_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">arch_hw_breakpoint_ctrl</span> <span class="n">ctrl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">ctrl</span><span class="p">.</span><span class="n">mismatch</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">ctrl</span><span class="p">.</span><span class="n">len</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">ctrl</span><span class="p">.</span><span class="n">type</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">ctrl</span><span class="p">.</span><span class="n">privilege</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">ctrl</span><span class="p">.</span><span class="n">enabled</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">decode_ctrl_reg</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">arch_hw_breakpoint_ctrl</span> <span class="o">*</span><span class="n">ctrl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">enabled</span>	<span class="o">=</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">privilege</span>	<span class="o">=</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">&gt;&gt;=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">type</span>	<span class="o">=</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">&gt;&gt;=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">len</span>	<span class="o">=</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">&gt;&gt;=</span> <span class="mi">17</span><span class="p">;</span>
	<span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">mismatch</span>	<span class="o">=</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Debug architecture numbers. */</span>
<span class="cp">#define ARM_DEBUG_ARCH_RESERVED	0	</span><span class="cm">/* In case of ptrace ABI updates. */</span><span class="cp"></span>
<span class="cp">#define ARM_DEBUG_ARCH_V6	1</span>
<span class="cp">#define ARM_DEBUG_ARCH_V6_1	2</span>
<span class="cp">#define ARM_DEBUG_ARCH_V7_ECP14	3</span>
<span class="cp">#define ARM_DEBUG_ARCH_V7_MM	4</span>
<span class="cp">#define ARM_DEBUG_ARCH_V7_1	5</span>

<span class="cm">/* Breakpoint */</span>
<span class="cp">#define ARM_BREAKPOINT_EXECUTE	0</span>

<span class="cm">/* Watchpoints */</span>
<span class="cp">#define ARM_BREAKPOINT_LOAD	1</span>
<span class="cp">#define ARM_BREAKPOINT_STORE	2</span>
<span class="cp">#define ARM_FSR_ACCESS_MASK	(1 &lt;&lt; 11)</span>

<span class="cm">/* Privilege Levels */</span>
<span class="cp">#define ARM_BREAKPOINT_PRIV	1</span>
<span class="cp">#define ARM_BREAKPOINT_USER	2</span>

<span class="cm">/* Lengths */</span>
<span class="cp">#define ARM_BREAKPOINT_LEN_1	0x1</span>
<span class="cp">#define ARM_BREAKPOINT_LEN_2	0x3</span>
<span class="cp">#define ARM_BREAKPOINT_LEN_4	0xf</span>
<span class="cp">#define ARM_BREAKPOINT_LEN_8	0xff</span>

<span class="cm">/* Limits */</span>
<span class="cp">#define ARM_MAX_BRP		16</span>
<span class="cp">#define ARM_MAX_WRP		16</span>
<span class="cp">#define ARM_MAX_HBP_SLOTS	(ARM_MAX_BRP + ARM_MAX_WRP)</span>

<span class="cm">/* DSCR method of entry bits. */</span>
<span class="cp">#define ARM_DSCR_MOE(x)			((x &gt;&gt; 2) &amp; 0xf)</span>
<span class="cp">#define ARM_ENTRY_BREAKPOINT		0x1</span>
<span class="cp">#define ARM_ENTRY_ASYNC_WATCHPOINT	0x2</span>
<span class="cp">#define ARM_ENTRY_SYNC_WATCHPOINT	0xa</span>

<span class="cm">/* DSCR monitor/halting bits. */</span>
<span class="cp">#define ARM_DSCR_HDBGEN		(1 &lt;&lt; 14)</span>
<span class="cp">#define ARM_DSCR_MDBGEN		(1 &lt;&lt; 15)</span>

<span class="cm">/* opcode2 numbers for the co-processor instructions. */</span>
<span class="cp">#define ARM_OP2_BVR		4</span>
<span class="cp">#define ARM_OP2_BCR		5</span>
<span class="cp">#define ARM_OP2_WVR		6</span>
<span class="cp">#define ARM_OP2_WCR		7</span>

<span class="cm">/* Base register numbers for the debug registers. */</span>
<span class="cp">#define ARM_BASE_BVR		64</span>
<span class="cp">#define ARM_BASE_BCR		80</span>
<span class="cp">#define ARM_BASE_WVR		96</span>
<span class="cp">#define ARM_BASE_WCR		112</span>

<span class="cm">/* Accessor macros for the debug registers. */</span>
<span class="cp">#define ARM_DBG_READ(M, OP2, VAL) do {\</span>
<span class="cp">	asm volatile(&quot;mrc p14, 0, %0, c0,&quot; #M &quot;, &quot; #OP2 : &quot;=r&quot; (VAL));\</span>
<span class="cp">} while (0)</span>

<span class="cp">#define ARM_DBG_WRITE(M, OP2, VAL) do {\</span>
<span class="cp">	asm volatile(&quot;mcr p14, 0, %0, c0,&quot; #M &quot;, &quot; #OP2 : : &quot;r&quot; (VAL));\</span>
<span class="cp">} while (0)</span>

<span class="k">struct</span> <span class="n">notifier_block</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">perf_event</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">pmu</span><span class="p">;</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">pmu</span> <span class="n">perf_ops_bp</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">arch_bp_generic_fields</span><span class="p">(</span><span class="k">struct</span> <span class="n">arch_hw_breakpoint_ctrl</span> <span class="n">ctrl</span><span class="p">,</span>
				  <span class="kt">int</span> <span class="o">*</span><span class="n">gen_len</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">gen_type</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">arch_check_bp_in_kernelspace</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">bp</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">arch_validate_hwbkpt_settings</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">bp</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">hw_breakpoint_exceptions_notify</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">unused</span><span class="p">,</span>
					   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">u8</span> <span class="n">arch_get_debug_arch</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u8</span> <span class="n">arch_get_max_wp_len</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">clear_ptrace_hw_breakpoint</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">arch_install_hw_breakpoint</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">bp</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">arch_uninstall_hw_breakpoint</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">bp</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">hw_breakpoint_pmu_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">bp</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">hw_breakpoint_slots</span><span class="p">(</span><span class="kt">int</span> <span class="n">type</span><span class="p">);</span>

<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">clear_ptrace_hw_breakpoint</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span><span class="p">)</span> <span class="p">{}</span>

<span class="cp">#endif	</span><span class="cm">/* CONFIG_HAVE_HW_BREAKPOINT */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* _ARM_HW_BREAKPOINT_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
