INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/new/TDMA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TDMA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sim_1/new/TB_TDMA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_TDMA
