// Code your testbench here
// or browse Examples
module half_str_tst;
  
  reg a;
  reg b;
  
  wire s;
  wire c;
  
  half_str uut(
    .s(s),
    .c(c),
    .a(a),
    .b(b)
  );
  
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
    a=1'b0;
    b=1'b0;
    #2 a=1'b0;b=1'b1;
    #2 a=1'b1; b=1'b0;
    #2 a=1'b1;b=1'b1;
    
 end
  
  initial $monitor("time=%g,a-%b,c-%b,a-%b,b-%b",$time,a,c,a,b);
  initial #10 $finish;
endmodule
  