{
  "creator": "Yosys 0.41+24 (git sha1 75f01ccee, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)",
  "modules": {
    "$paramod\\clk_div\\MAX=s32'00000000000000000000000000001011": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "hdlname": "clk_div",
        "src": "svLDL.v:35.1-52.10"
      },
      "parameter_default_values": {
        "MAX": "00000000000000000000000000001011"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_div": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$add$svLDL.v:49$19": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "svLDL.v:49.20-49.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 3 ],
            "B": [ "1" ],
            "Y": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ]
          }
        },
        "$procdff$44": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "svLDL.v:45.5-51.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38 ],
            "Q": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 3 ]
          }
        },
        "$procmux$31": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "svLDL.v:46.12-46.20|svLDL.v:46.9-50.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38 ]
          }
        }
      },
      "netnames": {
        "$0\\ctr[11:0]": {
          "hide_name": 1,
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38 ],
          "attributes": {
            "src": "svLDL.v:45.5-51.8"
          }
        },
        "$add$svLDL.v:49$19_Y": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "svLDL.v:38.25-38.28"
          }
        },
        "clk_div": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "svLDL.v:39.25-39.32"
          }
        },
        "ctr": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 3 ],
          "attributes": {
            "src": "svLDL.v:41.17-41.20"
          }
        }
      }
    },
    "$paramod\\clk_div\\MAX=s32'00000000000000000000000000010111": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "hdlname": "clk_div",
        "src": "svLDL.v:35.1-52.10"
      },
      "parameter_default_values": {
        "MAX": "00000000000000000000000000010111"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_div": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$add$svLDL.v:49$16": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000011000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000011000"
          },
          "attributes": {
            "src": "svLDL.v:49.20-49.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 3 ],
            "B": [ "1" ],
            "Y": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ]
          }
        },
        "$procdff$46": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011000"
          },
          "attributes": {
            "src": "svLDL.v:45.5-51.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ],
            "Q": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 3 ]
          }
        },
        "$procmux$35": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000011000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "svLDL.v:46.12-46.20|svLDL.v:46.9-50.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ]
          }
        }
      },
      "netnames": {
        "$0\\ctr[23:0]": {
          "hide_name": 1,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ],
          "attributes": {
            "src": "svLDL.v:45.5-51.8"
          }
        },
        "$add$svLDL.v:49$16_Y": {
          "hide_name": 1,
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "svLDL.v:38.25-38.28"
          }
        },
        "clk_div": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "svLDL.v:39.25-39.32"
          }
        },
        "ctr": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 3 ],
          "attributes": {
            "src": "svLDL.v:41.17-41.20"
          }
        }
      }
    },
    "digits": {
      "attributes": {
        "hdlname": "digits",
        "src": "svLDL.v:54.1-87.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "data": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "digit": {
          "direction": "output",
          "upto": 1,
          "bits": [ 11, 12, 13, 14 ]
        },
        "seg": {
          "direction": "output",
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22 ]
        }
      },
      "cells": {
        "$add$svLDL.v:71$13": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "svLDL.v:71.13-71.21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 23, 24 ],
            "B": [ "1" ],
            "Y": [ 25, 26 ]
          }
        },
        "$procdff$47": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "svLDL.v:70.5-84.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 27 ],
            "D": [ 25, 26 ],
            "Q": [ 23, 24 ]
          }
        },
        "$procdff$48": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "svLDL.v:70.5-84.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 27 ],
            "D": [ 28, 29, 30, 31 ],
            "Q": [ 32, 33, 34, 35 ]
          }
        },
        "$procmux$40": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "svLDL.v:0.0-0.0|svLDL.v:72.9-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0" ],
            "B": [ 7, 8, 9, 10, 3, 4, 5, 6 ],
            "S": [ 36, 37 ],
            "Y": [ 28, 29, 30, 31 ]
          }
        },
        "$procmux$41_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "svLDL.v:0.0-0.0|svLDL.v:72.9-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13, 14 ],
            "B": [ "0", "1" ],
            "Y": [ 36 ]
          }
        },
        "$procmux$42_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "svLDL.v:0.0-0.0|svLDL.v:72.9-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13, 14 ],
            "B": [ "1" ],
            "Y": [ 37 ]
          }
        },
        "$shl$svLDL.v:68$11": {
          "hide_name": 1,
          "type": "$shl",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "svLDL.v:68.20-68.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 23, 24 ],
            "Y": [ 11, 12, 13, 14 ]
          }
        },
        "clk_n": {
          "hide_name": 0,
          "type": "$paramod\\clk_div\\MAX=s32'00000000000000000000000000001011",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "svLDL.v:66.25-66.61"
          },
          "port_directions": {
            "clk": "input",
            "clk_div": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "clk_div": [ 27 ]
          }
        },
        "s": {
          "hide_name": 0,
          "type": "segment7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "svLDL.v:86.14-86.49"
          },
          "port_directions": {
            "clk": "input",
            "data": "input",
            "seg": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "data": [ 32, 33, 34, 35 ],
            "seg": [ 15, 16, 17, 18, 19, 20, 21, 22 ]
          }
        }
      },
      "netnames": {
        "$0\\i[1:0]": {
          "hide_name": 1,
          "bits": [ 25, 26 ],
          "attributes": {
            "src": "svLDL.v:70.5-84.8"
          }
        },
        "$0\\out[3:0]": {
          "hide_name": 1,
          "bits": [ 28, 29, 30, 31 ],
          "attributes": {
            "src": "svLDL.v:70.5-84.8"
          }
        },
        "$procmux$41_CMP": {
          "hide_name": 1,
          "bits": [ 36 ],
          "attributes": {
          }
        },
        "$procmux$42_CMP": {
          "hide_name": 1,
          "bits": [ 37 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "svLDL.v:55.21-55.24"
          }
        },
        "clk_div": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "svLDL.v:64.11-64.18"
          }
        },
        "data": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "svLDL.v:56.33-56.37"
          }
        },
        "digit": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14 ],
          "upto": 1,
          "attributes": {
            "src": "svLDL.v:57.33-57.38"
          }
        },
        "i": {
          "hide_name": 0,
          "bits": [ 23, 24 ],
          "attributes": {
            "init": "00",
            "src": "svLDL.v:61.15-61.16"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "svLDL.v:62.15-62.18"
          }
        },
        "seg": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "src": "svLDL.v:58.33-58.36"
          }
        }
      }
    },
    "main": {
      "attributes": {
        "hdlname": "main",
        "top": "00000000000000000000000000000001",
        "src": "svLDL.v:1.1-33.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_off": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "rst_on": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "digit": {
          "direction": "output",
          "bits": [ 5, 6, 7, 8 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16 ]
        },
        "seg": {
          "direction": "output",
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24 ]
        }
      },
      "cells": {
        "$logic_not$svLDL.v:29$8": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "svLDL.v:29.53-29.62"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 25 ],
            "Y": [ 26 ]
          }
        },
        "$procdff$43": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "svLDL.v:23.5-31.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 27 ],
            "D": [ 28, 29, 30, 31, 32, 33, 34, 35 ],
            "Q": [ 9, 10, 11, 12, 13, 14, 15, 16 ]
          }
        },
        "$procmux$25": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "svLDL.v:26.21-26.28|svLDL.v:26.18-30.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "B": [ 10, 11, 12, 13, 14, 15, 16, 36 ],
            "S": [ 4 ],
            "Y": [ 37, 38, 39, 40, 41, 42, 43, 44 ]
          }
        },
        "$procmux$28": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "svLDL.v:24.13-24.21|svLDL.v:24.9-30.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 37, 38, 39, 40, 41, 42, 43, 44 ],
            "S": [ 3 ],
            "Y": [ 28, 29, 30, 31, 32, 33, 34, 35 ]
          }
        },
        "$reduce_or$svLDL.v:29$7": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "svLDL.v:29.53-29.62"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10, 11, 12, 13, 14, 15, 16 ],
            "Y": [ 25 ]
          }
        },
        "$xor$svLDL.v:29$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "svLDL.v:29.27-29.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 12 ],
            "Y": [ 45 ]
          }
        },
        "$xor$svLDL.v:29$5": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "svLDL.v:29.27-29.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45 ],
            "B": [ 11 ],
            "Y": [ 46 ]
          }
        },
        "$xor$svLDL.v:29$6": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "svLDL.v:29.27-29.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 46 ],
            "B": [ 9 ],
            "Y": [ 47 ]
          }
        },
        "$xor$svLDL.v:29$9": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "svLDL.v:29.26-29.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47 ],
            "B": [ 26 ],
            "Y": [ 36 ]
          }
        },
        "clk_n": {
          "hide_name": 0,
          "type": "$paramod\\clk_div\\MAX=s32'00000000000000000000000000010111",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "svLDL.v:13.25-13.61"
          },
          "port_directions": {
            "clk": "input",
            "clk_div": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "clk_div": [ 27 ]
          }
        },
        "d": {
          "hide_name": 0,
          "type": "digits",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "svLDL.v:15.12-15.62"
          },
          "port_directions": {
            "clk": "input",
            "data": "input",
            "digit": "output",
            "seg": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "data": [ 9, 10, 11, 12, 13, 14, 15, 16 ],
            "digit": [ 5, 6, 7, 8 ],
            "seg": [ 17, 18, 19, 20, 21, 22, 23, 24 ]
          }
        }
      },
      "netnames": {
        "$0\\op[7:0]": {
          "hide_name": 1,
          "bits": [ 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "svLDL.v:23.5-31.8"
          }
        },
        "$logic_not$svLDL.v:29$8_Y": {
          "hide_name": 1,
          "bits": [ 26 ],
          "attributes": {
            "src": "svLDL.v:29.53-29.62"
          }
        },
        "$procmux$25_Y": {
          "hide_name": 1,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44 ],
          "attributes": {
          }
        },
        "$reduce_or$svLDL.v:29$7_Y": {
          "hide_name": 1,
          "bits": [ 25 ],
          "attributes": {
            "src": "svLDL.v:29.53-29.62"
          }
        },
        "$xor$svLDL.v:29$4_Y": {
          "hide_name": 1,
          "bits": [ 45 ],
          "attributes": {
            "src": "svLDL.v:29.27-29.38"
          }
        },
        "$xor$svLDL.v:29$5_Y": {
          "hide_name": 1,
          "bits": [ 46 ],
          "attributes": {
            "src": "svLDL.v:29.27-29.44"
          }
        },
        "$xor$svLDL.v:29$6_Y": {
          "hide_name": 1,
          "bits": [ 47 ],
          "attributes": {
            "src": "svLDL.v:29.27-29.50"
          }
        },
        "$xor$svLDL.v:29$9_Y": {
          "hide_name": 1,
          "bits": [ 36 ],
          "attributes": {
            "src": "svLDL.v:29.26-29.63"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "svLDL.v:2.19-2.22"
          }
        },
        "clk_div": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "svLDL.v:11.11-11.18"
          }
        },
        "digit": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8 ],
          "attributes": {
            "src": "svLDL.v:5.31-5.36"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16 ],
          "attributes": {
            "src": "svLDL.v:6.31-6.34"
          }
        },
        "op": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16 ],
          "attributes": {
            "init": "00000001",
            "src": "svLDL.v:10.15-10.17"
          }
        },
        "rst_off": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "svLDL.v:3.19-3.26"
          }
        },
        "rst_on": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "svLDL.v:4.19-4.25"
          }
        },
        "seg": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24 ],
          "attributes": {
            "src": "svLDL.v:7.31-7.34"
          }
        }
      }
    },
    "segment7": {
      "attributes": {
        "hdlname": "segment7",
        "src": "svLDL.v:89.1-137.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "data": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6 ]
        },
        "seg": {
          "direction": "output",
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
        }
      },
      "cells": {
        "$auto$proc_rom.cc:155:do_switch$21": {
          "hide_name": 1,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000100",
            "INIT": "01110001011110010101111000111001011111000111011101100111011111110000011101111101011011010110011001001111010110110000011000111111",
            "MEMID": "$auto$proc_rom.cc:155:do_switch$21",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "1",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010000",
            "WIDTH": "00000000000000000000000000001000",
            "WR_CLK_ENABLE": "0",
            "WR_CLK_POLARITY": "0",
            "WR_PORTS": "00000000000000000000000000000000",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "svLDL.v:100.9-135.16"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 3, 4, 5, 6 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 15, 16, 17, 18, 19, 20, 21, 22 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ ],
            "WR_CLK": [ ],
            "WR_DATA": [ ],
            "WR_EN": [ ]
          }
        },
        "$procdff$45": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "svLDL.v:99.5-136.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 15, 16, 17, 18, 19, 20, 21, 22 ],
            "Q": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
          }
        }
      },
      "netnames": {
        "$0\\op[7:0]": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "src": "svLDL.v:99.5-136.8"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "svLDL.v:90.23-90.26"
          }
        },
        "data": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6 ],
          "attributes": {
            "src": "svLDL.v:91.33-91.37"
          }
        },
        "op": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "svLDL.v:95.15-95.17"
          }
        },
        "seg": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "svLDL.v:92.35-92.38"
          }
        }
      }
    }
  }
}
