 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  36.56	  vpr	  83.12 MiB	  	  -1	  -1	  1.49	  26172	  2	  0.18	  -1	  -1	  34220	  -1	  -1	  32	  311	  15	  0	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  85116	  311	  156	  1015	  1158	  1	  965	  514	  28	  28	  784	  memory	  auto	  32.4 MiB	  0.98	  8658	  202198	  68681	  121559	  11958	  83.1 MiB	  1.72	  0.04	  4.52468	  -3467.97	  -4.52468	  4.52468	  3.21	  0.00929751	  0.00872728	  0.605238	  0.537126	  -1	  -1	  -1	  -1	  36	  15288	  36	  4.25198e+07	  9.94461e+06	  1.97160e+06	  2514.80	  19.52	  3.06547	  2.77593	  76483	  392267	  -1	  13678	  12	  2942	  3353	  770564	  257137	  4.55307	  4.55307	  -4387.12	  -4.55307	  -358.532	  -1.23434	  2.42825e+06	  3097.26	  1.16	  2.02	  0.42	  -1	  -1	  1.16	  0.193225	  0.179934	  15	  950	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  34.90	  vpr	  83.83 MiB	  	  -1	  -1	  1.47	  25784	  2	  0.19	  -1	  -1	  34296	  -1	  -1	  32	  311	  15	  0	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  85840	  311	  156	  1015	  1158	  1	  965	  514	  28	  28	  784	  memory	  auto	  32.4 MiB	  0.98	  8658	  202198	  68681	  121559	  11958	  83.8 MiB	  1.42	  0.01	  4.52468	  -3467.97	  -4.52468	  4.52468	  2.94	  0.00393818	  0.00343783	  0.510989	  0.454287	  -1	  -1	  -1	  -1	  36	  15409	  27	  4.25198e+07	  9.94461e+06	  2.00618e+06	  2558.90	  18.25	  2.85623	  2.58578	  76483	  403003	  -1	  13760	  16	  3067	  3560	  745826	  226255	  4.40123	  4.40123	  -4543.68	  -4.40123	  -178.96	  -1.26307	  2.47848e+06	  3161.33	  1.21	  2.10	  0.41	  -1	  -1	  1.21	  0.238381	  0.220608	  15	  950	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  28.59	  vpr	  84.23 MiB	  	  -1	  -1	  1.56	  25800	  2	  0.18	  -1	  -1	  34208	  -1	  -1	  32	  311	  15	  0	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  86256	  311	  156	  1015	  1158	  1	  965	  514	  28	  28	  784	  memory	  auto	  32.3 MiB	  0.99	  8666	  202198	  68103	  120968	  13127	  84.2 MiB	  1.54	  0.02	  4.38362	  -3624.19	  -4.38362	  4.38362	  3.07	  0.00455316	  0.00405324	  0.525661	  0.462249	  -1	  -1	  -1	  -1	  40	  15871	  21	  4.25198e+07	  9.94461e+06	  2.15085e+06	  2743.43	  10.76	  2.02034	  1.8204	  78831	  435812	  -1	  14774	  15	  2518	  2894	  1193668	  708143	  5.59605	  5.59605	  -4517.23	  -5.59605	  -1680.59	  -3.37889	  2.68809e+06	  3428.68	  1.36	  3.08	  0.49	  -1	  -1	  1.36	  0.410611	  0.383265	  15	  950	 
