Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (constructor)
Elaborated 1 design.
Current design is now 'constructor'.
Information: Building the design 'CU_constructor'. (HDL-193)
Warning:  /home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/CU_constructor.vhd:48: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/CU_constructor.vhd:89: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 46 in file
	'/home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/CU_constructor.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            48            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 87 in file
	'/home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/CU_constructor.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            89            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CU_constructor line 34 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/CU_constructor.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PS_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (CU_constructor)
Information: Building the design 'DP_constructor'. (HDL-193)
Presto compilation completed successfully. (DP_constructor)
Information: Building the design 'FlFl'. (HDL-193)

Inferred memory devices in process
	in routine FlFl line 13 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/generic/FlFl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Q_int_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (FlFl)
Information: Building the design 'subtractor' instantiated from design 'DP_constructor' with
	the parameters "N=11". (HDL-193)
Presto compilation completed successfully. (subtractor_N11)
Information: Building the design 'REG_N' instantiated from design 'DP_constructor' with
	the parameters "N=12". (HDL-193)

Inferred memory devices in process
	in routine REG_N_N12 line 15 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Q_int_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (REG_N_N12)
Information: Building the design 'REG_N' instantiated from design 'DP_constructor' with
	the parameters "N=2". (HDL-193)

Inferred memory devices in process
	in routine REG_N_N2 line 15 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Q_int_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (REG_N_N2)
Information: Building the design 'h_over_w'. (HDL-193)
Presto compilation completed successfully. (h_over_w)
Information: Building the design 'LR_SH2'. (HDL-193)
Presto compilation completed successfully. (LR_SH2)
Information: Building the design 'REG_N' instantiated from design 'DP_constructor' with
	the parameters "N=14". (HDL-193)

Inferred memory devices in process
	in routine REG_N_N14 line 15 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Q_int_reg      | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (REG_N_N14)
Information: Building the design 'sign_extender' instantiated from design 'DP_constructor' with
	the parameters "N_in=11,N_out=14". (HDL-193)
Presto compilation completed successfully. (sign_extender_N_in11_N_out14)
Information: Building the design 'subtractor' instantiated from design 'DP_constructor' with
	the parameters "N=14". (HDL-193)
Presto compilation completed successfully. (subtractor_N14)
Information: Building the design 'sign_extender' instantiated from design 'DP_constructor' with
	the parameters "N_in=11,N_out=15". (HDL-193)
Presto compilation completed successfully. (sign_extender_N_in11_N_out15)
Information: Building the design 'REG_N' instantiated from design 'DP_constructor' with
	the parameters "N=15". (HDL-193)

Inferred memory devices in process
	in routine REG_N_N15 line 15 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Q_int_reg      | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (REG_N_N15)
Information: Building the design 'subtractor' instantiated from design 'DP_constructor' with
	the parameters "N=15". (HDL-193)
Presto compilation completed successfully. (subtractor_N15)
Information: Building the design 'multiplier' instantiated from design 'DP_constructor' with
	the parameters "N=15". (HDL-193)
Presto compilation completed successfully. (multiplier_N15)
Information: Building the design 'adder' instantiated from design 'DP_constructor' with
	the parameters "N=14". (HDL-193)
Presto compilation completed successfully. (adder_N14)
Information: Building the design 'if_UA'. (HDL-193)
Presto compilation completed successfully. (if_UA)
Information: Building the design 'REG_N' instantiated from design 'DP_constructor' with
	the parameters "N=27". (HDL-193)

Inferred memory devices in process
	in routine REG_N_N27 line 15 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Q_int_reg      | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (REG_N_N27)
Information: Building the design 'adder' instantiated from design 'DP_constructor' with
	the parameters "N=27". (HDL-193)
Presto compilation completed successfully. (adder_N27)
Information: Building the design 'REG_N' instantiated from design 'DP_constructor' with
	the parameters "N=28". (HDL-193)

Inferred memory devices in process
	in routine REG_N_N28 line 15 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Q_int_reg      | Flip-flop |  28   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (REG_N_N28)
Information: Building the design 'D_min_REG'. (HDL-193)

Inferred memory devices in process
	in routine D_min_REG line 14 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/D_min_REG.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Q_int_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      Q_int_reg      | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (D_min_REG)
Information: Building the design 'comparator' instantiated from design 'DP_constructor' with
	the parameters "N=28". (HDL-193)
Presto compilation completed successfully. (comparator_N28)
Information: Building the design 'COUNT_N' instantiated from design 'DP_constructor' with
	the parameters "N=3,TARGET=6". (HDL-193)

Inferred memory devices in process
	in routine COUNT_N_N3_TARGET6 line 18 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/generic/COUNT_N.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (COUNT_N_N3_TARGET6)
Information: Building the design 'COUNT_N' instantiated from design 'DP_constructor' with
	the parameters "N=4,TARGET=10". (HDL-193)

Inferred memory devices in process
	in routine COUNT_N_N4_TARGET10 line 18 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/generic/COUNT_N.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (COUNT_N_N4_TARGET10)
Information: Building the design 'MV_RF'. (HDL-193)

Inferred memory devices in process
	in routine MV_RF line 15 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/MV_RF.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   MV_out_int_reg    | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (MV_RF)
Information: Building the design 'unsigned_shifter' instantiated from design 'h_over_w' with
	the parameters "N=2". (HDL-193)

Inferred memory devices in process
	in routine unsigned_shifter_N2 line 16 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/generic/unsigned_shifter.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   SH_out_int_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (unsigned_shifter_N2)
Information: Building the design 'signed_shifter' instantiated from design 'LR_SH2' with
	the parameters "N=12". (HDL-193)

Inferred memory devices in process
	in routine signed_shifter_N12 line 15 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/generic/signed_shifter.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   SH_out_int_reg    | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (signed_shifter_N12)
Information: Building the design 'sign_extender' instantiated from design 'LR_SH2' with
	the parameters "N_in=12,N_out=14". (HDL-193)
Presto compilation completed successfully. (sign_extender_N_in12_N_out14)
Information: Building the design 'signed_Lshifter' instantiated from design 'LR_SH2' with
	the parameters "N_in=12,N_out=13". (HDL-193)

Inferred memory devices in process
	in routine signed_Lshifter_N_in12_N_out13 line 15 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/generic/signed_Lshifter.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   SH_out_int_reg    | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (signed_Lshifter_N_in12_N_out13)
Information: Building the design 'signed_Lshifter' instantiated from design 'LR_SH2' with
	the parameters "N_in=13,N_out=14". (HDL-193)

Inferred memory devices in process
	in routine signed_Lshifter_N_in13_N_out14 line 15 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/generic/signed_Lshifter.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   SH_out_int_reg    | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (signed_Lshifter_N_in13_N_out14)
1
