<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/theilmann/Jahresarbeit/Prozessor/impl/gwsynthesis/Prozessor.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 22 17:03:09 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>22</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>31</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>660.066(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.485</td>
<td>machine/state_2_s4/Q</td>
<td>machine/pc_next_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>1.201</td>
</tr>
<tr>
<td>2</td>
<td>8.485</td>
<td>machine/state_2_s4/Q</td>
<td>machine/pc_next_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>1.201</td>
</tr>
<tr>
<td>3</td>
<td>8.503</td>
<td>machine/state_0_s3/Q</td>
<td>machine/pc_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.186</td>
</tr>
<tr>
<td>4</td>
<td>8.503</td>
<td>machine/state_0_s3/Q</td>
<td>machine/pc_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.186</td>
</tr>
<tr>
<td>5</td>
<td>8.870</td>
<td>machine/state_2_s4/Q</td>
<td>machine/state_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>1.064</td>
</tr>
<tr>
<td>6</td>
<td>8.875</td>
<td>machine/state_0_s3/Q</td>
<td>machine/state_2_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.003</td>
<td>1.064</td>
</tr>
<tr>
<td>7</td>
<td>8.875</td>
<td>machine/state_0_s3/Q</td>
<td>machine/state_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.003</td>
<td>1.064</td>
</tr>
<tr>
<td>8</td>
<td>8.885</td>
<td>machine/pc_2_s0/Q</td>
<td>machine/pc_next_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.051</td>
</tr>
<tr>
<td>9</td>
<td>8.885</td>
<td>machine/pc_2_s0/Q</td>
<td>machine/pc_next_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.051</td>
</tr>
<tr>
<td>10</td>
<td>9.031</td>
<td>machine/pc_2_s0/Q</td>
<td>pc_trace_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.017</td>
<td>0.922</td>
</tr>
<tr>
<td>11</td>
<td>9.134</td>
<td>machine/pc_next_2_s0/Q</td>
<td>machine/pc_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>0.803</td>
</tr>
<tr>
<td>12</td>
<td>9.154</td>
<td>machine/pc_next_3_s0/Q</td>
<td>machine/pc_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>0.782</td>
</tr>
<tr>
<td>13</td>
<td>9.403</td>
<td>machine/pc_3_s0/Q</td>
<td>pc_trace_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>0.543</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.222</td>
<td>machine/pc_3_s0/Q</td>
<td>pc_trace_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.251</td>
</tr>
<tr>
<td>2</td>
<td>0.278</td>
<td>machine/state_0_s3/Q</td>
<td>machine/state_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>3</td>
<td>0.335</td>
<td>machine/pc_next_3_s0/Q</td>
<td>machine/pc_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>4</td>
<td>0.338</td>
<td>machine/pc_3_s0/Q</td>
<td>machine/pc_next_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>5</td>
<td>0.341</td>
<td>machine/state_1_s0/Q</td>
<td>machine/state_2_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>6</td>
<td>0.341</td>
<td>machine/state_1_s0/Q</td>
<td>machine/state_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>7</td>
<td>0.370</td>
<td>machine/pc_next_2_s0/Q</td>
<td>machine/pc_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>8</td>
<td>0.410</td>
<td>machine/pc_2_s0/Q</td>
<td>pc_trace_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.432</td>
</tr>
<tr>
<td>9</td>
<td>0.443</td>
<td>machine/pc_2_s0/Q</td>
<td>machine/pc_next_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>10</td>
<td>0.541</td>
<td>machine/state_2_s4/Q</td>
<td>machine/pc_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.470</td>
</tr>
<tr>
<td>11</td>
<td>0.541</td>
<td>machine/state_2_s4/Q</td>
<td>machine/pc_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.470</td>
</tr>
<tr>
<td>12</td>
<td>0.595</td>
<td>machine/state_1_s0/Q</td>
<td>machine/pc_next_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.524</td>
</tr>
<tr>
<td>13</td>
<td>0.595</td>
<td>machine/state_1_s0/Q</td>
<td>machine/pc_next_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.524</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.228</td>
<td>3.478</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>pc_trace_2_s1</td>
</tr>
<tr>
<td>2</td>
<td>3.231</td>
<td>3.481</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>pc_trace_3_s2</td>
</tr>
<tr>
<td>3</td>
<td>3.234</td>
<td>3.484</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>pc_trace_2_s1</td>
</tr>
<tr>
<td>4</td>
<td>3.235</td>
<td>3.485</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>machine/state_2_s4</td>
</tr>
<tr>
<td>5</td>
<td>3.235</td>
<td>3.485</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>machine/state_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.235</td>
<td>3.485</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>pc_trace_3_s2</td>
</tr>
<tr>
<td>7</td>
<td>3.236</td>
<td>3.486</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>machine/pc_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.236</td>
<td>3.486</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>machine/state_0_s3</td>
</tr>
<tr>
<td>9</td>
<td>3.236</td>
<td>3.486</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>machine/pc_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.236</td>
<td>3.486</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>machine/pc_next_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.695</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.009</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>machine/state_2_s4/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">machine/state_2_s4/Q</td>
</tr>
<tr>
<td>3.557</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][B]</td>
<td>machine/pc_next_3_s5/I2</td>
</tr>
<tr>
<td>4.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C2[1][B]</td>
<td style=" background: #97FFFF;">machine/pc_next_3_s5/F</td>
</tr>
<tr>
<td>4.210</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>machine/pc_next_2_s0/CLK</td>
</tr>
<tr>
<td>12.695</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>machine/pc_next_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.761%; route: 1.963, 65.239%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 42.976%; route: 0.303, 25.182%; tC2Q: 0.382, 31.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.695</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.009</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>machine/state_2_s4/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">machine/state_2_s4/Q</td>
</tr>
<tr>
<td>3.557</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][B]</td>
<td>machine/pc_next_3_s5/I2</td>
</tr>
<tr>
<td>4.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C2[1][B]</td>
<td style=" background: #97FFFF;">machine/pc_next_3_s5/F</td>
</tr>
<tr>
<td>4.210</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">machine/pc_next_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>machine/pc_next_3_s0/CLK</td>
</tr>
<tr>
<td>12.695</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>machine/pc_next_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.761%; route: 1.963, 65.239%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 42.976%; route: 0.303, 25.182%; tC2Q: 0.382, 31.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.695</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>machine/state_0_s3/CLK</td>
</tr>
<tr>
<td>3.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">machine/state_0_s3/Q</td>
</tr>
<tr>
<td>3.534</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[3][A]</td>
<td>machine/n6808_s4/I0</td>
</tr>
<tr>
<td>4.055</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C2[3][A]</td>
<td style=" background: #97FFFF;">machine/n6808_s4/F</td>
</tr>
<tr>
<td>4.193</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">machine/pc_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>machine/pc_2_s0/CLK</td>
</tr>
<tr>
<td>12.695</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>machine/pc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 43.941%; route: 0.282, 23.815%; tC2Q: 0.382, 32.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.695</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>machine/state_0_s3/CLK</td>
</tr>
<tr>
<td>3.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">machine/state_0_s3/Q</td>
</tr>
<tr>
<td>3.534</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[3][A]</td>
<td>machine/n6808_s4/I0</td>
</tr>
<tr>
<td>4.055</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C2[3][A]</td>
<td style=" background: #97FFFF;">machine/n6808_s4/F</td>
</tr>
<tr>
<td>4.193</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" font-weight:bold;">machine/pc_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>machine/pc_3_s0/CLK</td>
</tr>
<tr>
<td>12.695</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>machine/pc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 43.941%; route: 0.282, 23.815%; tC2Q: 0.382, 32.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.009</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>machine/state_2_s4/CLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">machine/state_2_s4/Q</td>
</tr>
<tr>
<td>3.557</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>machine/n7866_s13/I1</td>
</tr>
<tr>
<td>4.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" background: #97FFFF;">machine/n7866_s13/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">machine/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>machine/state_0_s3/CLK</td>
</tr>
<tr>
<td>12.943</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>machine/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.761%; route: 1.963, 65.239%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 48.531%; route: 0.165, 15.511%; tC2Q: 0.382, 35.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/state_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>machine/state_0_s3/CLK</td>
</tr>
<tr>
<td>3.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">machine/state_0_s3/Q</td>
</tr>
<tr>
<td>3.554</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>machine/n7864_s13/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">machine/n7864_s13/F</td>
</tr>
<tr>
<td>4.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">machine/state_2_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.009</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>machine/state_2_s4/CLK</td>
</tr>
<tr>
<td>12.945</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>machine/state_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 48.531%; route: 0.165, 15.511%; tC2Q: 0.382, 35.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.761%; route: 1.963, 65.239%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>machine/state_0_s3/CLK</td>
</tr>
<tr>
<td>3.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">machine/state_0_s3/Q</td>
</tr>
<tr>
<td>3.554</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>machine/n7865_s13/I1</td>
</tr>
<tr>
<td>4.070</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">machine/n7865_s13/F</td>
</tr>
<tr>
<td>4.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" font-weight:bold;">machine/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.009</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>machine/state_1_s0/CLK</td>
</tr>
<tr>
<td>12.945</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>machine/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 48.531%; route: 0.165, 15.511%; tC2Q: 0.382, 35.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.761%; route: 1.963, 65.239%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>machine/pc_2_s0/CLK</td>
</tr>
<tr>
<td>3.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">machine/pc_2_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>machine/n8062_s9/I0</td>
</tr>
<tr>
<td>4.058</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">machine/n8062_s9/F</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>machine/pc_next_2_s0/CLK</td>
</tr>
<tr>
<td>12.943</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>machine/pc_next_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 50.059%; route: 0.142, 13.555%; tC2Q: 0.382, 36.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>machine/pc_2_s0/CLK</td>
</tr>
<tr>
<td>3.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">machine/pc_2_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>machine/n2638_s2/I1</td>
</tr>
<tr>
<td>4.058</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td style=" background: #97FFFF;">machine/n2638_s2/F</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">machine/pc_next_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>machine/pc_next_3_s0/CLK</td>
</tr>
<tr>
<td>12.943</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>machine/pc_next_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 50.059%; route: 0.142, 13.555%; tC2Q: 0.382, 36.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pc_trace_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>machine/pc_2_s0/CLK</td>
</tr>
<tr>
<td>3.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">machine/pc_2_s0/Q</td>
</tr>
<tr>
<td>3.929</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[A]</td>
<td style=" font-weight:bold;">pc_trace_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.023</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[A]</td>
<td>pc_trace_2_s1/CLK</td>
</tr>
<tr>
<td>12.960</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT1[A]</td>
<td>pc_trace_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 58.537%; tC2Q: 0.382, 41.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.596%; route: 1.977, 65.404%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/pc_next_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>machine/pc_next_2_s0/CLK</td>
</tr>
<tr>
<td>3.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_2_s0/Q</td>
</tr>
<tr>
<td>3.809</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">machine/pc_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>machine/pc_2_s0/CLK</td>
</tr>
<tr>
<td>12.943</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>machine/pc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.420, 52.336%; tC2Q: 0.382, 47.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/pc_next_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>machine/pc_next_3_s0/CLK</td>
</tr>
<tr>
<td>3.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">machine/pc_next_3_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" font-weight:bold;">machine/pc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>machine/pc_3_s0/CLK</td>
</tr>
<tr>
<td>12.943</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>machine/pc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.400, 51.118%; tC2Q: 0.382, 48.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/pc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pc_trace_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.007</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>machine/pc_3_s0/CLK</td>
</tr>
<tr>
<td>3.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C2[2][B]</td>
<td style=" font-weight:bold;">machine/pc_3_s0/Q</td>
</tr>
<tr>
<td>3.549</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">pc_trace_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.016</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>pc_trace_3_s2/CLK</td>
</tr>
<tr>
<td>12.952</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>pc_trace_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.790%; route: 1.961, 65.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.160, 29.493%; tC2Q: 0.382, 70.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.682%; route: 1.970, 65.318%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/pc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pc_trace_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>machine/pc_3_s0/CLK</td>
</tr>
<tr>
<td>1.633</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C2[2][B]</td>
<td style=" font-weight:bold;">machine/pc_3_s0/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">pc_trace_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>pc_trace_3_s2/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>pc_trace_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.110, 43.825%; tC2Q: 0.141, 56.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.667%; route: 0.723, 48.333%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>machine/state_0_s3/CLK</td>
</tr>
<tr>
<td>1.633</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">machine/state_0_s3/Q</td>
</tr>
<tr>
<td>1.642</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>machine/n7866_s13/I0</td>
</tr>
<tr>
<td>1.795</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" background: #97FFFF;">machine/n7866_s13/F</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">machine/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>machine/state_0_s3/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>machine/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/pc_next_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>machine/pc_next_3_s0/CLK</td>
</tr>
<tr>
<td>1.633</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">machine/pc_next_3_s0/Q</td>
</tr>
<tr>
<td>1.852</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" font-weight:bold;">machine/pc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>machine/pc_3_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>machine/pc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/pc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>machine/pc_3_s0/CLK</td>
</tr>
<tr>
<td>1.633</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C2[2][B]</td>
<td style=" font-weight:bold;">machine/pc_3_s0/Q</td>
</tr>
<tr>
<td>1.702</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>machine/n2638_s2/I0</td>
</tr>
<tr>
<td>1.855</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td style=" background: #97FFFF;">machine/n2638_s2/F</td>
</tr>
<tr>
<td>1.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">machine/pc_next_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>machine/pc_next_3_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>machine/pc_next_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/state_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>machine/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.635</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C2[0][B]</td>
<td style=" font-weight:bold;">machine/state_1_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>machine/n7864_s13/I2</td>
</tr>
<tr>
<td>1.860</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">machine/n7864_s13/F</td>
</tr>
<tr>
<td>1.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">machine/state_2_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>machine/state_2_s4/CLK</td>
</tr>
<tr>
<td>1.519</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>machine/state_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>machine/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.635</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C2[0][B]</td>
<td style=" font-weight:bold;">machine/state_1_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>machine/n7865_s13/I2</td>
</tr>
<tr>
<td>1.860</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">machine/n7865_s13/F</td>
</tr>
<tr>
<td>1.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" font-weight:bold;">machine/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>machine/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.519</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>machine/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/pc_next_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>machine/pc_next_2_s0/CLK</td>
</tr>
<tr>
<td>1.636</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_2_s0/Q</td>
</tr>
<tr>
<td>1.875</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">machine/pc_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>machine/pc_2_s0/CLK</td>
</tr>
<tr>
<td>1.505</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>machine/pc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pc_trace_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>machine/pc_2_s0/CLK</td>
</tr>
<tr>
<td>1.636</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">machine/pc_2_s0/Q</td>
</tr>
<tr>
<td>1.924</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[A]</td>
<td style=" font-weight:bold;">pc_trace_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.502</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[A]</td>
<td>pc_trace_2_s1/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT1[A]</td>
<td>pc_trace_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.288, 66.667%; tC2Q: 0.144, 33.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.486%; route: 0.729, 48.514%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>machine/pc_2_s0/CLK</td>
</tr>
<tr>
<td>1.633</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">machine/pc_2_s0/Q</td>
</tr>
<tr>
<td>1.705</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>machine/n8062_s9/I0</td>
</tr>
<tr>
<td>1.960</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">machine/n8062_s9/F</td>
</tr>
<tr>
<td>1.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>machine/pc_next_2_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>machine/pc_next_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 54.487%; route: 0.072, 15.385%; tC2Q: 0.141, 30.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>machine/state_2_s4/CLK</td>
</tr>
<tr>
<td>1.638</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">machine/state_2_s4/Q</td>
</tr>
<tr>
<td>1.738</td>
<td>0.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[3][A]</td>
<td>machine/n6808_s4/I2</td>
</tr>
<tr>
<td>1.886</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C2[3][A]</td>
<td style=" background: #97FFFF;">machine/n6808_s4/F</td>
</tr>
<tr>
<td>1.964</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">machine/pc_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>machine/pc_2_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>machine/pc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 31.489%; route: 0.178, 37.872%; tC2Q: 0.144, 30.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>machine/state_2_s4/CLK</td>
</tr>
<tr>
<td>1.638</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">machine/state_2_s4/Q</td>
</tr>
<tr>
<td>1.738</td>
<td>0.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[3][A]</td>
<td>machine/n6808_s4/I2</td>
</tr>
<tr>
<td>1.886</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C2[3][A]</td>
<td style=" background: #97FFFF;">machine/n6808_s4/F</td>
</tr>
<tr>
<td>1.964</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" font-weight:bold;">machine/pc_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>machine/pc_3_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>machine/pc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 31.489%; route: 0.178, 37.872%; tC2Q: 0.144, 30.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>machine/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.638</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C2[0][B]</td>
<td style=" font-weight:bold;">machine/state_1_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][B]</td>
<td>machine/pc_next_3_s5/I1</td>
</tr>
<tr>
<td>1.940</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C2[1][B]</td>
<td style=" background: #97FFFF;">machine/pc_next_3_s5/F</td>
</tr>
<tr>
<td>2.018</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>machine/pc_next_2_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>machine/pc_next_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 38.931%; route: 0.176, 33.588%; tC2Q: 0.144, 27.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>machine/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.638</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C2[0][B]</td>
<td style=" font-weight:bold;">machine/state_1_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][B]</td>
<td>machine/pc_next_3_s5/I1</td>
</tr>
<tr>
<td>1.940</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C2[1][B]</td>
<td style=" background: #97FFFF;">machine/pc_next_3_s5/F</td>
</tr>
<tr>
<td>2.018</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">machine/pc_next_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>machine/pc_next_3_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>machine/pc_next_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 38.931%; route: 0.176, 33.588%; tC2Q: 0.144, 27.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.228</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>pc_trace_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.024</td>
<td>1.978</td>
<td>tNET</td>
<td>FF</td>
<td>pc_trace_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.502</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>pc_trace_2_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.231</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>pc_trace_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.016</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>pc_trace_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>pc_trace_3_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.484</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>pc_trace_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.023</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>pc_trace_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.507</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>pc_trace_2_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.235</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.485</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>machine/state_2_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.009</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>machine/state_2_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>machine/state_2_s4/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.235</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.485</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>machine/state_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.009</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>machine/state_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>machine/state_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.235</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.485</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>pc_trace_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.016</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>pc_trace_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>pc_trace_3_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.236</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>machine/pc_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.006</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>machine/pc_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>machine/pc_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.236</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>machine/state_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.006</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>machine/state_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>machine/state_0_s3/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.236</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>machine/pc_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.006</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>machine/pc_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>machine/pc_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.236</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>machine/pc_next_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.006</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>machine/pc_next_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>machine/pc_next_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>9</td>
<td>clk_d</td>
<td>8.485</td>
<td>1.978</td>
</tr>
<tr>
<td>5</td>
<td>machine/state[0]</td>
<td>8.498</td>
<td>0.165</td>
</tr>
<tr>
<td>5</td>
<td>machine/state[2]</td>
<td>8.485</td>
<td>0.165</td>
</tr>
<tr>
<td>4</td>
<td>machine/state[1]</td>
<td>8.506</td>
<td>0.162</td>
</tr>
<tr>
<td>3</td>
<td>pc_Z[2]</td>
<td>8.885</td>
<td>0.540</td>
</tr>
<tr>
<td>2</td>
<td>machine/pc_next_3_10</td>
<td>8.485</td>
<td>0.137</td>
</tr>
<tr>
<td>2</td>
<td>pc_Z[3]</td>
<td>9.151</td>
<td>0.160</td>
</tr>
<tr>
<td>2</td>
<td>machine/n6808_9</td>
<td>8.503</td>
<td>0.137</td>
</tr>
<tr>
<td>1</td>
<td>machine/n7865_24</td>
<td>8.875</td>
<td>0.000</td>
</tr>
<tr>
<td>1</td>
<td>machine/n2638_5</td>
<td>8.885</td>
<td>0.000</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C63</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C73</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C58</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C27</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
