$date
	Sat Apr 27 23:32:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ADC_tb $end
$var wire 1 ! rdy $end
$var wire 8 " dat [7:0] $end
$var parameter 32 # CLK_PERIOD $end
$var reg 1 $ clk $end
$var reg 1 % req $end
$var reg 1 & rst $end
$var integer 32 ' i [31:0] $end
$scope module adc_inst $end
$var wire 1 % req $end
$var wire 1 & rst $end
$var reg 8 ( dat [7:0] $end
$var reg 8 ) idx [7:0] $end
$var reg 1 ! rdy $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
b0 )
b0 (
bx '
1&
0%
0$
b0 "
0!
$end
#5
1$
#10
0$
0&
#15
1$
#20
0$
#25
1$
#30
0$
#35
1$
#40
0$
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
1!
b1 )
b10001011 "
b10001011 (
0$
1%
b0 '
#115
1$
0%
#120
b10 )
b10001100 "
b10001100 (
0$
1%
b1 '
#125
1$
0%
#130
b11 )
b10011001 "
b10011001 (
0$
1%
b10 '
#135
1$
0%
#140
b100 )
b10011011 "
b10011011 (
0$
1%
b11 '
#145
1$
0%
#150
b101 )
b10010011 "
b10010011 (
0$
1%
b100 '
#155
1$
0%
#160
b110 )
b10000010 "
b10000010 (
0$
1%
b101 '
#165
1$
0%
#170
b111 )
b10010111 "
b10010111 (
0$
1%
b110 '
#175
1$
0%
#180
b1000 )
b10010000 "
b10010000 (
0$
1%
b111 '
#185
1$
0%
#190
b1001 )
b10011111 "
b10011111 (
0$
1%
b1000 '
#195
1$
0%
#200
b1010 )
b11010111 "
b11010111 (
0$
1%
b1001 '
#205
1$
0%
#210
0$
b1010 '
#215
1$
#220
0$
#225
1$
#230
0$
