// Seed: 2784227967
module module_0 #(
    parameter id_2 = 32'd43
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  input wire id_1;
  parameter [1 'b0 : id_2] id_3 = (-1);
endmodule
module module_1 #(
    parameter id_7 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout reg id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  parameter id_6 = 1'b0;
  parameter id_7 = 1 + id_6;
  always @(-1) begin : LABEL_0
    id_5 <= (id_1);
  end
  assign id_1[1] = id_6;
  final $clog2(id_7);
  ;
  parameter id_8 = 1 | 1'b0;
  module_0 modCall_1 (
      id_8,
      id_7
  );
  supply1 id_9 = id_9 == -1, id_10 = 1'b0;
endmodule
