Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto af226fd2f62f4d6b955349152f35d11f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot finit_avt_finit_avt_tb_behav xil_defaultlib.finit_avt_finit_avt_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.fin_avt [fin_avt_default]
Compiling architecture behavioral of entity xil_defaultlib.finit_avt_finit_avt_tb
Built simulation snapshot finit_avt_finit_avt_tb_behav
