--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
pinning.ucf -ucf ddr2_pinning.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_div_rst" MAXDELAY = 0.46 
ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.484ns.
--------------------------------------------------------------------------------
Slack:                  -0.024ns INST_DDR2_RAM_CORE/top_00/dqs_div_rst
Error:      0.484ns delay exceeds   0.460ns timing constraint by 0.024ns
From                              To                                Delay(ns)
H4.I                              SLICE_X1Y67.G3                        0.484  
H4.I                              SLICE_X0Y66.F3                        0.378  
H4.I                              SLICE_X0Y67.F4                        0.432  
H4.I                              SLICE_X0Y67.G4                        0.429  
H4.I                              SLICE_X1Y66.F3                        0.452  
H4.I                              SLICE_X1Y66.G2                        0.440  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.339ns.
--------------------------------------------------------------------------------
Slack:                  1.668ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>
Report:    1.339ns delay meets   3.007ns timing constraint by 1.668ns
From                              To                                Delay(ns)
SLICE_X1Y60.X                     SLICE_X1Y50.CE                        0.748  
SLICE_X1Y60.X                     SLICE_X1Y49.CE                        0.751  
SLICE_X1Y60.X                     SLICE_X2Y62.SR                        0.745  
SLICE_X1Y60.X                     SLICE_X0Y58.SR                        0.813  
SLICE_X1Y60.X                     SLICE_X0Y50.SR                        0.832  
SLICE_X1Y60.X                     SLICE_X2Y52.SR                        1.335  
SLICE_X1Y60.X                     SLICE_X0Y52.SR                        0.829  
SLICE_X1Y60.X                     SLICE_X2Y50.SR                        1.339  
SLICE_X1Y60.X                     SLICE_X2Y58.SR                        1.320  
SLICE_X1Y60.X                     SLICE_X0Y62.SR                        1.266  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.493ns.
--------------------------------------------------------------------------------
Slack:                  4.897ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>
Report:    1.493ns delay meets   6.390ns timing constraint by 4.897ns
From                              To                                Delay(ns)
SLICE_X1Y50.YQ                    SLICE_X1Y50.F1                        0.670  
SLICE_X1Y50.YQ                    SLICE_X1Y49.F3                        0.549  
SLICE_X1Y50.YQ                    SLICE_X1Y49.G3                        0.581  
SLICE_X1Y50.YQ                    SLICE_X2Y62.G1                        1.316  
SLICE_X1Y50.YQ                    SLICE_X0Y58.G1                        1.303  
SLICE_X1Y50.YQ                    SLICE_X0Y50.G1                        0.710  
SLICE_X1Y50.YQ                    SLICE_X2Y52.G1                        0.961  
SLICE_X1Y50.YQ                    SLICE_X0Y52.G1                        0.610  
SLICE_X1Y50.YQ                    SLICE_X2Y50.G1                        0.710  
SLICE_X1Y50.YQ                    SLICE_X2Y58.G1                        1.493  
SLICE_X1Y50.YQ                    SLICE_X0Y62.G1                        1.310  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.817ns.
--------------------------------------------------------------------------------
Slack:                  4.573ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>
Report:    1.817ns delay meets   6.390ns timing constraint by 4.573ns
From                              To                                Delay(ns)
SLICE_X1Y50.XQ                    SLICE_X1Y50.F2                        0.720  
SLICE_X1Y50.XQ                    SLICE_X1Y50.G2                        0.702  
SLICE_X1Y50.XQ                    SLICE_X1Y49.F1                        0.755  
SLICE_X1Y50.XQ                    SLICE_X1Y49.G1                        0.768  
SLICE_X1Y50.XQ                    SLICE_X2Y62.G2                        1.817  
SLICE_X1Y50.XQ                    SLICE_X0Y58.G2                        1.254  
SLICE_X1Y50.XQ                    SLICE_X0Y50.G2                        0.651  
SLICE_X1Y50.XQ                    SLICE_X2Y52.G2                        0.767  
SLICE_X1Y50.XQ                    SLICE_X0Y52.G2                        0.767  
SLICE_X1Y50.XQ                    SLICE_X2Y50.G2                        0.683  
SLICE_X1Y50.XQ                    SLICE_X2Y58.G2                        1.299  
SLICE_X1Y50.XQ                    SLICE_X0Y62.G2                        1.544  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.281ns.
--------------------------------------------------------------------------------
Slack:                  5.109ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>
Report:    1.281ns delay meets   6.390ns timing constraint by 5.109ns
From                              To                                Delay(ns)
SLICE_X1Y49.YQ                    SLICE_X1Y50.F3                        0.656  
SLICE_X1Y49.YQ                    SLICE_X1Y50.G3                        0.688  
SLICE_X1Y49.YQ                    SLICE_X1Y49.F2                        0.600  
SLICE_X1Y49.YQ                    SLICE_X1Y49.G2                        0.582  
SLICE_X1Y49.YQ                    SLICE_X2Y62.G3                        1.281  
SLICE_X1Y49.YQ                    SLICE_X0Y58.G3                        1.199  
SLICE_X1Y49.YQ                    SLICE_X0Y50.G3                        0.464  
SLICE_X1Y49.YQ                    SLICE_X2Y52.G3                        0.930  
SLICE_X1Y49.YQ                    SLICE_X0Y52.G3                        0.930  
SLICE_X1Y49.YQ                    SLICE_X2Y50.G3                        0.979  
SLICE_X1Y49.YQ                    SLICE_X2Y58.G3                        1.199  
SLICE_X1Y49.YQ                    SLICE_X0Y62.G3                        1.274  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.518ns.
--------------------------------------------------------------------------------
Slack:                  4.872ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>
Report:    1.518ns delay meets   6.390ns timing constraint by 4.872ns
From                              To                                Delay(ns)
SLICE_X1Y49.XQ                    SLICE_X1Y50.F4                        0.487  
SLICE_X1Y49.XQ                    SLICE_X1Y50.G4                        0.489  
SLICE_X1Y49.XQ                    SLICE_X1Y49.F4                        0.539  
SLICE_X1Y49.XQ                    SLICE_X1Y49.G4                        0.541  
SLICE_X1Y49.XQ                    SLICE_X2Y62.G4                        1.400  
SLICE_X1Y49.XQ                    SLICE_X0Y58.G4                        1.518  
SLICE_X1Y49.XQ                    SLICE_X0Y50.G4                        0.568  
SLICE_X1Y49.XQ                    SLICE_X2Y52.G4                        0.857  
SLICE_X1Y49.XQ                    SLICE_X0Y52.G4                        0.837  
SLICE_X1Y49.XQ                    SLICE_X2Y50.G4                        0.585  
SLICE_X1Y49.XQ                    SLICE_X2Y58.G4                        1.131  
SLICE_X1Y49.XQ                    SLICE_X0Y62.G4                        1.267  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.713ns.
--------------------------------------------------------------------------------
Slack:                  1.294ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>
Report:    1.713ns delay meets   3.007ns timing constraint by 1.294ns
From                              To                                Delay(ns)
SLICE_X1Y60.Y                     SLICE_X2Y63.SR                        1.445  
SLICE_X1Y60.Y                     SLICE_X0Y59.SR                        0.937  
SLICE_X1Y60.Y                     SLICE_X0Y51.SR                        0.783  
SLICE_X1Y60.Y                     SLICE_X2Y53.SR                        1.119  
SLICE_X1Y60.Y                     SLICE_X0Y53.SR                        0.779  
SLICE_X1Y60.Y                     SLICE_X2Y51.SR                        1.713  
SLICE_X1Y60.Y                     SLICE_X2Y59.SR                        0.909  
SLICE_X1Y60.Y                     SLICE_X0Y63.SR                        1.447  
SLICE_X1Y60.Y                     SLICE_X3Y50.CE                        0.761  
SLICE_X1Y60.Y                     SLICE_X3Y49.CE                        0.766  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.716ns.
--------------------------------------------------------------------------------
Slack:                  4.674ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>
Report:    1.716ns delay meets   6.390ns timing constraint by 4.674ns
From                              To                                Delay(ns)
SLICE_X3Y49.YQ                    SLICE_X2Y63.G1                        1.192  
SLICE_X3Y49.YQ                    SLICE_X0Y59.G1                        1.444  
SLICE_X3Y49.YQ                    SLICE_X0Y51.G1                        1.056  
SLICE_X3Y49.YQ                    SLICE_X2Y53.G1                        0.784  
SLICE_X3Y49.YQ                    SLICE_X0Y53.G1                        1.605  
SLICE_X3Y49.YQ                    SLICE_X2Y51.G1                        0.784  
SLICE_X3Y49.YQ                    SLICE_X2Y59.G1                        1.716  
SLICE_X3Y49.YQ                    SLICE_X0Y63.G1                        1.478  
SLICE_X3Y49.YQ                    SLICE_X3Y50.F3                        0.675  
SLICE_X3Y49.YQ                    SLICE_X3Y50.G3                        0.707  
SLICE_X3Y49.YQ                    SLICE_X3Y49.F4                        0.451  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.576ns.
--------------------------------------------------------------------------------
Slack:                  4.814ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>
Report:    1.576ns delay meets   6.390ns timing constraint by 4.814ns
From                              To                                Delay(ns)
SLICE_X3Y49.XQ                    SLICE_X2Y63.G2                        1.307  
SLICE_X3Y49.XQ                    SLICE_X0Y59.G2                        1.174  
SLICE_X3Y49.XQ                    SLICE_X0Y51.G2                        0.623  
SLICE_X3Y49.XQ                    SLICE_X2Y53.G2                        1.251  
SLICE_X3Y49.XQ                    SLICE_X0Y53.G2                        0.905  
SLICE_X3Y49.XQ                    SLICE_X2Y51.G2                        0.884  
SLICE_X3Y49.XQ                    SLICE_X2Y59.G2                        1.576  
SLICE_X3Y49.XQ                    SLICE_X0Y63.G2                        1.312  
SLICE_X3Y49.XQ                    SLICE_X3Y50.F4                        0.528  
SLICE_X3Y49.XQ                    SLICE_X3Y50.G4                        0.530  
SLICE_X3Y49.XQ                    SLICE_X3Y49.F1                        0.754  
SLICE_X3Y49.XQ                    SLICE_X3Y49.G1                        0.767  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.921ns.
--------------------------------------------------------------------------------
Slack:                  4.469ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>
Report:    1.921ns delay meets   6.390ns timing constraint by 4.469ns
From                              To                                Delay(ns)
SLICE_X3Y50.YQ                    SLICE_X2Y63.G3                        1.608  
SLICE_X3Y50.YQ                    SLICE_X0Y59.G3                        1.062  
SLICE_X3Y50.YQ                    SLICE_X0Y51.G3                        0.686  
SLICE_X3Y50.YQ                    SLICE_X2Y53.G3                        0.508  
SLICE_X3Y50.YQ                    SLICE_X0Y53.G3                        1.243  
SLICE_X3Y50.YQ                    SLICE_X2Y51.G3                        0.686  
SLICE_X3Y50.YQ                    SLICE_X2Y59.G3                        1.649  
SLICE_X3Y50.YQ                    SLICE_X0Y63.G3                        1.921  
SLICE_X3Y50.YQ                    SLICE_X3Y50.F2                        0.765  
SLICE_X3Y50.YQ                    SLICE_X3Y50.G2                        0.747  
SLICE_X3Y50.YQ                    SLICE_X3Y49.F3                        0.568  
SLICE_X3Y50.YQ                    SLICE_X3Y49.G3                        0.600  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.545ns.
--------------------------------------------------------------------------------
Slack:                  4.845ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>
Report:    1.545ns delay meets   6.390ns timing constraint by 4.845ns
From                              To                                Delay(ns)
SLICE_X3Y50.XQ                    SLICE_X2Y63.G4                        1.236  
SLICE_X3Y50.XQ                    SLICE_X0Y59.G4                        1.207  
SLICE_X3Y50.XQ                    SLICE_X0Y51.G4                        0.511  
SLICE_X3Y50.XQ                    SLICE_X2Y53.G4                        0.581  
SLICE_X3Y50.XQ                    SLICE_X0Y53.G4                        0.581  
SLICE_X3Y50.XQ                    SLICE_X2Y51.G4                        0.751  
SLICE_X3Y50.XQ                    SLICE_X2Y59.G4                        1.545  
SLICE_X3Y50.XQ                    SLICE_X0Y63.G4                        1.508  
SLICE_X3Y50.XQ                    SLICE_X3Y50.F1                        0.818  
SLICE_X3Y50.XQ                    SLICE_X3Y50.G1                        0.831  
SLICE_X3Y50.XQ                    SLICE_X3Y49.F2                        0.580  
SLICE_X3Y50.XQ                    SLICE_X3Y49.G2                        0.562  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.600ns.
--------------------------------------------------------------------------------
Slack:                  1.407ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>
Report:    1.600ns delay meets   3.007ns timing constraint by 1.407ns
From                              To                                Delay(ns)
SLICE_X3Y72.X                     SLICE_X0Y70.SR                        0.720  
SLICE_X3Y72.X                     SLICE_X2Y78.SR                        0.850  
SLICE_X3Y72.X                     SLICE_X2Y68.SR                        0.842  
SLICE_X3Y72.X                     SLICE_X2Y76.SR                        0.845  
SLICE_X3Y72.X                     SLICE_X0Y76.SR                        0.938  
SLICE_X3Y72.X                     SLICE_X2Y70.SR                        1.043  
SLICE_X3Y72.X                     SLICE_X0Y68.SR                        1.600  
SLICE_X3Y72.X                     SLICE_X0Y78.SR                        1.112  
SLICE_X3Y72.X                     SLICE_X1Y70.CE                        0.730  
SLICE_X3Y72.X                     SLICE_X1Y69.CE                        1.215  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.067ns.
--------------------------------------------------------------------------------
Slack:                  4.323ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>
Report:    2.067ns delay meets   6.390ns timing constraint by 4.323ns
From                              To                                Delay(ns)
SLICE_X1Y69.YQ                    SLICE_X0Y70.G1                        0.619  
SLICE_X1Y69.YQ                    SLICE_X2Y78.G1                        1.538  
SLICE_X1Y69.YQ                    SLICE_X2Y68.G1                        0.671  
SLICE_X1Y69.YQ                    SLICE_X2Y76.G1                        1.795  
SLICE_X1Y69.YQ                    SLICE_X0Y76.G1                        2.067  
SLICE_X1Y69.YQ                    SLICE_X2Y70.G1                        1.070  
SLICE_X1Y69.YQ                    SLICE_X0Y68.G1                        0.671  
SLICE_X1Y69.YQ                    SLICE_X0Y78.G1                        1.533  
SLICE_X1Y69.YQ                    SLICE_X1Y70.F4                        0.498  
SLICE_X1Y69.YQ                    SLICE_X1Y70.G4                        0.500  
SLICE_X1Y69.YQ                    SLICE_X1Y69.F4                        0.550  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.618ns.
--------------------------------------------------------------------------------
Slack:                  4.772ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>
Report:    1.618ns delay meets   6.390ns timing constraint by 4.772ns
From                              To                                Delay(ns)
SLICE_X1Y69.XQ                    SLICE_X0Y70.G2                        0.811  
SLICE_X1Y69.XQ                    SLICE_X2Y78.G2                        1.618  
SLICE_X1Y69.XQ                    SLICE_X2Y68.G2                        0.558  
SLICE_X1Y69.XQ                    SLICE_X2Y76.G2                        1.349  
SLICE_X1Y69.XQ                    SLICE_X0Y76.G2                        1.084  
SLICE_X1Y69.XQ                    SLICE_X2Y70.G2                        1.083  
SLICE_X1Y69.XQ                    SLICE_X0Y68.G2                        0.622  
SLICE_X1Y69.XQ                    SLICE_X0Y78.G2                        1.353  
SLICE_X1Y69.XQ                    SLICE_X1Y70.F3                        0.733  
SLICE_X1Y69.XQ                    SLICE_X1Y70.G3                        0.765  
SLICE_X1Y69.XQ                    SLICE_X1Y69.F3                        0.544  
SLICE_X1Y69.XQ                    SLICE_X1Y69.G3                        0.576  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.349ns.
--------------------------------------------------------------------------------
Slack:                  5.041ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>
Report:    1.349ns delay meets   6.390ns timing constraint by 5.041ns
From                              To                                Delay(ns)
SLICE_X1Y70.YQ                    SLICE_X0Y70.G3                        0.582  
SLICE_X1Y70.YQ                    SLICE_X2Y78.G3                        1.077  
SLICE_X1Y70.YQ                    SLICE_X2Y68.G3                        0.832  
SLICE_X1Y70.YQ                    SLICE_X2Y76.G3                        0.799  
SLICE_X1Y70.YQ                    SLICE_X0Y76.G3                        0.795  
SLICE_X1Y70.YQ                    SLICE_X2Y70.G3                        0.555  
SLICE_X1Y70.YQ                    SLICE_X0Y68.G3                        1.116  
SLICE_X1Y70.YQ                    SLICE_X0Y78.G3                        1.349  
SLICE_X1Y70.YQ                    SLICE_X1Y70.F2                        0.661  
SLICE_X1Y70.YQ                    SLICE_X1Y70.G2                        0.643  
SLICE_X1Y70.YQ                    SLICE_X1Y69.F2                        1.195  
SLICE_X1Y70.YQ                    SLICE_X1Y69.G4                        0.516  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.385ns.
--------------------------------------------------------------------------------
Slack:                  5.005ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>
Report:    1.385ns delay meets   6.390ns timing constraint by 5.005ns
From                              To                                Delay(ns)
SLICE_X1Y70.XQ                    SLICE_X0Y70.G4                        0.636  
SLICE_X1Y70.XQ                    SLICE_X2Y78.G4                        1.385  
SLICE_X1Y70.XQ                    SLICE_X2Y68.G4                        0.720  
SLICE_X1Y70.XQ                    SLICE_X2Y76.G4                        1.384  
SLICE_X1Y70.XQ                    SLICE_X0Y76.G4                        1.119  
SLICE_X1Y70.XQ                    SLICE_X2Y70.G4                        0.636  
SLICE_X1Y70.XQ                    SLICE_X0Y68.G4                        0.569  
SLICE_X1Y70.XQ                    SLICE_X0Y78.G4                        1.119  
SLICE_X1Y70.XQ                    SLICE_X1Y70.F1                        0.703  
SLICE_X1Y70.XQ                    SLICE_X1Y70.G1                        0.716  
SLICE_X1Y70.XQ                    SLICE_X1Y69.F1                        0.636  
SLICE_X1Y70.XQ                    SLICE_X1Y69.G1                        0.649  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.789ns.
--------------------------------------------------------------------------------
Slack:                  1.218ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>
Report:    1.789ns delay meets   3.007ns timing constraint by 1.218ns
From                              To                                Delay(ns)
SLICE_X2Y72.X                     SLICE_X0Y71.SR                        1.376  
SLICE_X2Y72.X                     SLICE_X2Y79.SR                        0.911  
SLICE_X2Y72.X                     SLICE_X2Y69.SR                        1.112  
SLICE_X2Y72.X                     SLICE_X2Y77.SR                        0.905  
SLICE_X2Y72.X                     SLICE_X0Y77.SR                        1.053  
SLICE_X2Y72.X                     SLICE_X2Y71.SR                        1.666  
SLICE_X2Y72.X                     SLICE_X0Y69.SR                        1.056  
SLICE_X2Y72.X                     SLICE_X0Y79.SR                        1.789  
SLICE_X2Y72.X                     SLICE_X3Y70.CE                        0.888  
SLICE_X2Y72.X                     SLICE_X3Y69.CE                        1.090  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.980ns.
--------------------------------------------------------------------------------
Slack:                  4.410ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>
Report:    1.980ns delay meets   6.390ns timing constraint by 4.410ns
From                              To                                Delay(ns)
SLICE_X3Y69.YQ                    SLICE_X0Y71.G1                        0.876  
SLICE_X3Y69.YQ                    SLICE_X2Y79.G1                        1.974  
SLICE_X3Y69.YQ                    SLICE_X2Y69.G1                        0.704  
SLICE_X3Y69.YQ                    SLICE_X2Y77.G1                        1.136  
SLICE_X3Y69.YQ                    SLICE_X0Y77.G1                        1.154  
SLICE_X3Y69.YQ                    SLICE_X2Y71.G1                        0.700  
SLICE_X3Y69.YQ                    SLICE_X0Y69.G1                        0.651  
SLICE_X3Y69.YQ                    SLICE_X0Y79.G1                        1.980  
SLICE_X3Y69.YQ                    SLICE_X3Y70.F4                        0.579  
SLICE_X3Y69.YQ                    SLICE_X3Y70.G4                        0.581  
SLICE_X3Y69.YQ                    SLICE_X3Y69.F4                        0.583  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.793ns.
--------------------------------------------------------------------------------
Slack:                  4.597ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>
Report:    1.793ns delay meets   6.390ns timing constraint by 4.597ns
From                              To                                Delay(ns)
SLICE_X3Y69.XQ                    SLICE_X0Y71.G2                        0.860  
SLICE_X3Y69.XQ                    SLICE_X2Y79.G2                        1.529  
SLICE_X3Y69.XQ                    SLICE_X2Y69.G2                        0.865  
SLICE_X3Y69.XQ                    SLICE_X2Y77.G2                        1.521  
SLICE_X3Y69.XQ                    SLICE_X0Y77.G2                        1.793  
SLICE_X3Y69.XQ                    SLICE_X2Y71.G2                        0.706  
SLICE_X3Y69.XQ                    SLICE_X0Y69.G2                        0.638  
SLICE_X3Y69.XQ                    SLICE_X0Y79.G2                        1.534  
SLICE_X3Y69.XQ                    SLICE_X3Y70.F3                        0.628  
SLICE_X3Y69.XQ                    SLICE_X3Y70.G3                        0.660  
SLICE_X3Y69.XQ                    SLICE_X3Y69.F3                        0.560  
SLICE_X3Y69.XQ                    SLICE_X3Y69.G3                        0.592  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.200ns.
--------------------------------------------------------------------------------
Slack:                  5.190ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>
Report:    1.200ns delay meets   6.390ns timing constraint by 5.190ns
From                              To                                Delay(ns)
SLICE_X3Y70.YQ                    SLICE_X0Y71.G3                        0.715  
SLICE_X3Y70.YQ                    SLICE_X2Y79.G3                        1.194  
SLICE_X3Y70.YQ                    SLICE_X2Y69.G3                        0.699  
SLICE_X3Y70.YQ                    SLICE_X2Y77.G3                        1.078  
SLICE_X3Y70.YQ                    SLICE_X0Y77.G3                        0.849  
SLICE_X3Y70.YQ                    SLICE_X2Y71.G3                        0.715  
SLICE_X3Y70.YQ                    SLICE_X0Y69.G3                        0.599  
SLICE_X3Y70.YQ                    SLICE_X0Y79.G3                        1.200  
SLICE_X3Y70.YQ                    SLICE_X3Y70.F2                        0.794  
SLICE_X3Y70.YQ                    SLICE_X3Y70.G2                        0.776  
SLICE_X3Y70.YQ                    SLICE_X3Y69.F2                        0.778  
SLICE_X3Y70.YQ                    SLICE_X3Y69.G2                        0.760  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.765ns.
--------------------------------------------------------------------------------
Slack:                  4.625ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>
Report:    1.765ns delay meets   6.390ns timing constraint by 4.625ns
From                              To                                Delay(ns)
SLICE_X3Y70.XQ                    SLICE_X0Y71.G4                        1.418  
SLICE_X3Y70.XQ                    SLICE_X2Y79.G4                        1.229  
SLICE_X3Y70.XQ                    SLICE_X2Y69.G4                        0.552  
SLICE_X3Y70.XQ                    SLICE_X2Y77.G4                        1.498  
SLICE_X3Y70.XQ                    SLICE_X0Y77.G4                        1.010  
SLICE_X3Y70.XQ                    SLICE_X2Y71.G4                        0.604  
SLICE_X3Y70.XQ                    SLICE_X0Y69.G4                        1.149  
SLICE_X3Y70.XQ                    SLICE_X0Y79.G4                        1.765  
SLICE_X3Y70.XQ                    SLICE_X3Y70.F1                        0.671  
SLICE_X3Y70.XQ                    SLICE_X3Y70.G1                        0.684  
SLICE_X3Y70.XQ                    SLICE_X3Y69.F1                        0.619  
SLICE_X3Y70.XQ                    SLICE_X3Y69.G1                        0.632  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X3Y55.Y                     SLICE_X2Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.567ns.
--------------------------------------------------------------------------------
Slack:                  0.013ns INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>
Report:    0.567ns delay meets   0.580ns timing constraint by 0.013ns
From                              To                                Delay(ns)
K3.I                              SLICE_X3Y54.G2                        0.510  
K3.I                              SLICE_X1Y54.G3                        0.450  
K3.I                              SLICE_X3Y55.G1                        0.567  
K3.I                              SLICE_X1Y55.G1                        0.557  
K3.I                              SLICE_X0Y54.F3                        0.437  
K3.I                              SLICE_X0Y54.G3                        0.436  
K3.I                              SLICE_X0Y55.F3                        0.437  
K3.I                              SLICE_X0Y55.G3                        0.438  
K3.I                              SLICE_X2Y54.F4                        0.441  
K3.I                              SLICE_X2Y54.G3                        0.449  
K3.I                              SLICE_X2Y55.F4                        0.441  
K3.I                              SLICE_X2Y55.G3                        0.449  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X3Y54.Y                     SLICE_X2Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X2Y55.Y                     SLICE_X3Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X2Y54.X                     SLICE_X2Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X2Y54.Y                     SLICE_X3Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X1Y55.Y                     SLICE_X0Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X1Y54.Y                     SLICE_X0Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X0Y55.Y                     SLICE_X1Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X0Y54.X                     SLICE_X0Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X0Y54.Y                     SLICE_X1Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X3Y75.Y                     SLICE_X2Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.581ns.
--------------------------------------------------------------------------------
Slack:                  -0.001ns INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>
Error:      0.581ns delay exceeds   0.580ns timing constraint by 0.001ns
From                              To                                Delay(ns)
K6.I                              SLICE_X3Y75.G1                        0.581  
K6.I                              SLICE_X1Y75.G3                        0.450  
K6.I                              SLICE_X3Y74.G2                        0.496  
K6.I                              SLICE_X1Y74.G2                        0.488  
K6.I                              SLICE_X0Y74.F3                        0.426  
K6.I                              SLICE_X0Y74.G3                        0.436  
K6.I                              SLICE_X0Y75.F3                        0.426  
K6.I                              SLICE_X0Y75.G4                        0.488  
K6.I                              SLICE_X2Y74.F4                        0.455  
K6.I                              SLICE_X2Y74.G4                        0.501  
K6.I                              SLICE_X2Y75.F4                        0.455  
K6.I                              SLICE_X2Y75.G3                        0.435  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X3Y74.Y                     SLICE_X2Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X2Y75.Y                     SLICE_X3Y75.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X2Y74.X                     SLICE_X2Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X2Y74.Y                     SLICE_X3Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X1Y75.Y                     SLICE_X0Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X1Y74.Y                     SLICE_X0Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X0Y75.Y                     SLICE_X1Y75.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X0Y74.X                     SLICE_X0Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X0Y74.Y                     SLICE_X1Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay5"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.074ns.
--------------------------------------------------------------------------------
Slack:                  0.126ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5
Report:    0.074ns delay meets   0.200ns timing constraint by 0.126ns
From                              To                                Delay(ns)
SLICE_X1Y66.Y                     SLICE_X0Y67.F2                        0.074  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div"        
 MAXDELAY = 3.007 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.514ns.
--------------------------------------------------------------------------------
Slack:                  1.493ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div
Report:    1.514ns delay meets   3.007ns timing constraint by 1.493ns
From                              To                                Delay(ns)
SLICE_X0Y67.X                     SLICE_X3Y72.F3                        0.638  
SLICE_X0Y67.X                     SLICE_X3Y72.G3                        0.670  
SLICE_X0Y67.X                     SLICE_X1Y60.F2                        0.973  
SLICE_X0Y67.X                     SLICE_X3Y53.G4                        1.150  
SLICE_X0Y67.X                     SLICE_X1Y72.BY                        1.005  
SLICE_X0Y67.X                     SLICE_X1Y53.BY                        1.514  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay3"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3
Report:    0.155ns delay meets   0.200ns timing constraint by 0.045ns
From                              To                                Delay(ns)
SLICE_X1Y67.Y                     SLICE_X0Y66.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay4"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.046ns.
--------------------------------------------------------------------------------
Slack:                  0.154ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4
Report:    0.046ns delay meets   0.200ns timing constraint by 0.154ns
From                              To                                Delay(ns)
SLICE_X0Y66.X                     SLICE_X1Y66.G4                        0.046  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay1"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.044ns.
--------------------------------------------------------------------------------
Slack:                  0.156ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1
Report:    0.044ns delay meets   0.200ns timing constraint by 0.156ns
From                              To                                Delay(ns)
SLICE_X1Y66.X                     SLICE_X0Y67.G3                        0.044  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay2"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.095ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2
Report:    0.105ns delay meets   0.200ns timing constraint by 0.095ns
From                              To                                Delay(ns)
SLICE_X0Y67.Y                     SLICE_X1Y67.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>" MAXDELAY      
   = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y23.X                    SLICE_X28Y20.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y21.X                    SLICE_X28Y18.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y19.X                    SLICE_X28Y16.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------
Slack: 3.519ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = 
PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12381 paths analyzed, 2323 endpoints analyzed, 201 failing endpoints
 201 timing errors detected. (201 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.462ns.
--------------------------------------------------------------------------------

Paths for end point INST_MMU/br_addr_in_1 (SLICE_X24Y53.F2), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_5 (FF)
  Destination:          INST_MMU/br_addr_in_1 (FF)
  Requirement:          7.518ns
  Data Path Delay:      10.055ns (Levels of Logic = 7)
  Clock Path Skew:      -0.050ns (0.636 - 0.686)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_5 to INST_MMU/br_addr_in_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y61.XQ      Tcko                  0.591   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_5
    SLICE_X36Y63.G4      net (fanout=4)        0.505   INST_MMU/ram_access_cnt<5>
    SLICE_X36Y63.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X36Y63.F3      net (fanout=1)        0.043   N548
    SLICE_X36Y63.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X36Y62.G3      net (fanout=9)        0.420   INST_MMU/br_data_in_and0000
    SLICE_X36Y62.Y       Tilo                  0.707   INST_MMU/N11
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X32Y58.F4      net (fanout=12)       0.756   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X32Y58.X       Tilo                  0.692   INST_MMU/N22
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X26Y53.F2      net (fanout=19)       1.339   INST_MMU/N22
    SLICE_X26Y53.X       Tif5x                 0.987   INST_MMU/N3
                                                       INST_MMU/br_addr_in_mux0000<0>11
                                                       INST_MMU/br_addr_in_mux0000<0>1_f5
    SLICE_X22Y50.F3      net (fanout=11)       0.729   INST_MMU/N3
    SLICE_X22Y50.X       Tilo                  0.692   N1372
                                                       INST_MMU/br_addr_in_mux0000<1>23_SW0
    SLICE_X24Y53.F2      net (fanout=1)        0.393   N1372
    SLICE_X24Y53.CLK     Tfck                  0.802   INST_MMU/br_addr_in<1>
                                                       INST_MMU/br_addr_in_mux0000<1>23
                                                       INST_MMU/br_addr_in_1
    -------------------------------------------------  ---------------------------
    Total                                     10.055ns (5.870ns logic, 4.185ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_10 (FF)
  Destination:          INST_MMU/br_addr_in_1 (FF)
  Requirement:          7.518ns
  Data Path Delay:      10.045ns (Levels of Logic = 7)
  Clock Path Skew:      -0.050ns (0.636 - 0.686)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_10 to INST_MMU/br_addr_in_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y60.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<10>
                                                       INST_MMU/ram_access_cnt_10
    SLICE_X36Y63.G2      net (fanout=5)        0.506   INST_MMU/ram_access_cnt<10>
    SLICE_X36Y63.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X36Y63.F3      net (fanout=1)        0.043   N548
    SLICE_X36Y63.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X36Y62.G3      net (fanout=9)        0.420   INST_MMU/br_data_in_and0000
    SLICE_X36Y62.Y       Tilo                  0.707   INST_MMU/N11
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X32Y58.F4      net (fanout=12)       0.756   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X32Y58.X       Tilo                  0.692   INST_MMU/N22
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X26Y53.F2      net (fanout=19)       1.339   INST_MMU/N22
    SLICE_X26Y53.X       Tif5x                 0.987   INST_MMU/N3
                                                       INST_MMU/br_addr_in_mux0000<0>11
                                                       INST_MMU/br_addr_in_mux0000<0>1_f5
    SLICE_X22Y50.F3      net (fanout=11)       0.729   INST_MMU/N3
    SLICE_X22Y50.X       Tilo                  0.692   N1372
                                                       INST_MMU/br_addr_in_mux0000<1>23_SW0
    SLICE_X24Y53.F2      net (fanout=1)        0.393   N1372
    SLICE_X24Y53.CLK     Tfck                  0.802   INST_MMU/br_addr_in<1>
                                                       INST_MMU/br_addr_in_mux0000<1>23
                                                       INST_MMU/br_addr_in_1
    -------------------------------------------------  ---------------------------
    Total                                     10.045ns (5.859ns logic, 4.186ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_6 (FF)
  Destination:          INST_MMU/br_addr_in_1 (FF)
  Requirement:          7.518ns
  Data Path Delay:      10.043ns (Levels of Logic = 7)
  Clock Path Skew:      -0.044ns (0.636 - 0.680)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_6 to INST_MMU/br_addr_in_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<7>
                                                       INST_MMU/ram_access_cnt_6
    SLICE_X36Y63.G3      net (fanout=4)        0.504   INST_MMU/ram_access_cnt<6>
    SLICE_X36Y63.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X36Y63.F3      net (fanout=1)        0.043   N548
    SLICE_X36Y63.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X36Y62.G3      net (fanout=9)        0.420   INST_MMU/br_data_in_and0000
    SLICE_X36Y62.Y       Tilo                  0.707   INST_MMU/N11
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X32Y58.F4      net (fanout=12)       0.756   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X32Y58.X       Tilo                  0.692   INST_MMU/N22
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X26Y53.F2      net (fanout=19)       1.339   INST_MMU/N22
    SLICE_X26Y53.X       Tif5x                 0.987   INST_MMU/N3
                                                       INST_MMU/br_addr_in_mux0000<0>11
                                                       INST_MMU/br_addr_in_mux0000<0>1_f5
    SLICE_X22Y50.F3      net (fanout=11)       0.729   INST_MMU/N3
    SLICE_X22Y50.X       Tilo                  0.692   N1372
                                                       INST_MMU/br_addr_in_mux0000<1>23_SW0
    SLICE_X24Y53.F2      net (fanout=1)        0.393   N1372
    SLICE_X24Y53.CLK     Tfck                  0.802   INST_MMU/br_addr_in<1>
                                                       INST_MMU/br_addr_in_mux0000<1>23
                                                       INST_MMU/br_addr_in_1
    -------------------------------------------------  ---------------------------
    Total                                     10.043ns (5.859ns logic, 4.184ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/br_addr_in_0 (SLICE_X24Y53.G3), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_5 (FF)
  Destination:          INST_MMU/br_addr_in_0 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.795ns (Levels of Logic = 7)
  Clock Path Skew:      -0.050ns (0.636 - 0.686)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_5 to INST_MMU/br_addr_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y61.XQ      Tcko                  0.591   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_5
    SLICE_X36Y63.G4      net (fanout=4)        0.505   INST_MMU/ram_access_cnt<5>
    SLICE_X36Y63.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X36Y63.F3      net (fanout=1)        0.043   N548
    SLICE_X36Y63.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X36Y62.G3      net (fanout=9)        0.420   INST_MMU/br_data_in_and0000
    SLICE_X36Y62.Y       Tilo                  0.707   INST_MMU/N11
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X32Y58.F4      net (fanout=12)       0.756   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X32Y58.X       Tilo                  0.692   INST_MMU/N22
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X26Y53.F2      net (fanout=19)       1.339   INST_MMU/N22
    SLICE_X26Y53.X       Tif5x                 0.987   INST_MMU/N3
                                                       INST_MMU/br_addr_in_mux0000<0>11
                                                       INST_MMU/br_addr_in_mux0000<0>1_f5
    SLICE_X22Y53.F4      net (fanout=11)       0.484   INST_MMU/N3
    SLICE_X22Y53.X       Tilo                  0.692   N1376
                                                       INST_MMU/br_addr_in_mux0000<0>23_SW0
    SLICE_X24Y53.G3      net (fanout=1)        0.363   N1376
    SLICE_X24Y53.CLK     Tgck                  0.817   INST_MMU/br_addr_in<1>
                                                       INST_MMU/br_addr_in_mux0000<0>23
                                                       INST_MMU/br_addr_in_0
    -------------------------------------------------  ---------------------------
    Total                                      9.795ns (5.885ns logic, 3.910ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_10 (FF)
  Destination:          INST_MMU/br_addr_in_0 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.785ns (Levels of Logic = 7)
  Clock Path Skew:      -0.050ns (0.636 - 0.686)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_10 to INST_MMU/br_addr_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y60.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<10>
                                                       INST_MMU/ram_access_cnt_10
    SLICE_X36Y63.G2      net (fanout=5)        0.506   INST_MMU/ram_access_cnt<10>
    SLICE_X36Y63.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X36Y63.F3      net (fanout=1)        0.043   N548
    SLICE_X36Y63.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X36Y62.G3      net (fanout=9)        0.420   INST_MMU/br_data_in_and0000
    SLICE_X36Y62.Y       Tilo                  0.707   INST_MMU/N11
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X32Y58.F4      net (fanout=12)       0.756   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X32Y58.X       Tilo                  0.692   INST_MMU/N22
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X26Y53.F2      net (fanout=19)       1.339   INST_MMU/N22
    SLICE_X26Y53.X       Tif5x                 0.987   INST_MMU/N3
                                                       INST_MMU/br_addr_in_mux0000<0>11
                                                       INST_MMU/br_addr_in_mux0000<0>1_f5
    SLICE_X22Y53.F4      net (fanout=11)       0.484   INST_MMU/N3
    SLICE_X22Y53.X       Tilo                  0.692   N1376
                                                       INST_MMU/br_addr_in_mux0000<0>23_SW0
    SLICE_X24Y53.G3      net (fanout=1)        0.363   N1376
    SLICE_X24Y53.CLK     Tgck                  0.817   INST_MMU/br_addr_in<1>
                                                       INST_MMU/br_addr_in_mux0000<0>23
                                                       INST_MMU/br_addr_in_0
    -------------------------------------------------  ---------------------------
    Total                                      9.785ns (5.874ns logic, 3.911ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_6 (FF)
  Destination:          INST_MMU/br_addr_in_0 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.783ns (Levels of Logic = 7)
  Clock Path Skew:      -0.044ns (0.636 - 0.680)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_6 to INST_MMU/br_addr_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<7>
                                                       INST_MMU/ram_access_cnt_6
    SLICE_X36Y63.G3      net (fanout=4)        0.504   INST_MMU/ram_access_cnt<6>
    SLICE_X36Y63.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X36Y63.F3      net (fanout=1)        0.043   N548
    SLICE_X36Y63.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X36Y62.G3      net (fanout=9)        0.420   INST_MMU/br_data_in_and0000
    SLICE_X36Y62.Y       Tilo                  0.707   INST_MMU/N11
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X32Y58.F4      net (fanout=12)       0.756   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X32Y58.X       Tilo                  0.692   INST_MMU/N22
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X26Y53.F2      net (fanout=19)       1.339   INST_MMU/N22
    SLICE_X26Y53.X       Tif5x                 0.987   INST_MMU/N3
                                                       INST_MMU/br_addr_in_mux0000<0>11
                                                       INST_MMU/br_addr_in_mux0000<0>1_f5
    SLICE_X22Y53.F4      net (fanout=11)       0.484   INST_MMU/N3
    SLICE_X22Y53.X       Tilo                  0.692   N1376
                                                       INST_MMU/br_addr_in_mux0000<0>23_SW0
    SLICE_X24Y53.G3      net (fanout=1)        0.363   N1376
    SLICE_X24Y53.CLK     Tgck                  0.817   INST_MMU/br_addr_in<1>
                                                       INST_MMU/br_addr_in_mux0000<0>23
                                                       INST_MMU/br_addr_in_0
    -------------------------------------------------  ---------------------------
    Total                                      9.783ns (5.874ns logic, 3.909ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/br_addr_in_8 (SLICE_X25Y53.F4), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_5 (FF)
  Destination:          INST_MMU/br_addr_in_8 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.640ns (Levels of Logic = 7)
  Clock Path Skew:      -0.050ns (0.636 - 0.686)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_5 to INST_MMU/br_addr_in_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y61.XQ      Tcko                  0.591   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_5
    SLICE_X36Y63.G4      net (fanout=4)        0.505   INST_MMU/ram_access_cnt<5>
    SLICE_X36Y63.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X36Y63.F3      net (fanout=1)        0.043   N548
    SLICE_X36Y63.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X36Y62.G3      net (fanout=9)        0.420   INST_MMU/br_data_in_and0000
    SLICE_X36Y62.Y       Tilo                  0.707   INST_MMU/N11
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X32Y58.F4      net (fanout=12)       0.756   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X32Y58.X       Tilo                  0.692   INST_MMU/N22
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X26Y53.F2      net (fanout=19)       1.339   INST_MMU/N22
    SLICE_X26Y53.X       Tif5x                 0.987   INST_MMU/N3
                                                       INST_MMU/br_addr_in_mux0000<0>11
                                                       INST_MMU/br_addr_in_mux0000<0>1_f5
    SLICE_X23Y53.G3      net (fanout=11)       0.492   INST_MMU/N3
    SLICE_X23Y53.Y       Tilo                  0.648   INST_MMU/br_addr_in_mux0001<8>
                                                       INST_MMU/br_addr_in_mux0000<8>23_SW0
    SLICE_X25Y53.F4      net (fanout=1)        0.339   N1380
    SLICE_X25Y53.CLK     Tfck                  0.722   INST_MMU/br_addr_in<8>
                                                       INST_MMU/br_addr_in_mux0000<8>23
                                                       INST_MMU/br_addr_in_8
    -------------------------------------------------  ---------------------------
    Total                                      9.640ns (5.746ns logic, 3.894ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_10 (FF)
  Destination:          INST_MMU/br_addr_in_8 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.630ns (Levels of Logic = 7)
  Clock Path Skew:      -0.050ns (0.636 - 0.686)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_10 to INST_MMU/br_addr_in_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y60.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<10>
                                                       INST_MMU/ram_access_cnt_10
    SLICE_X36Y63.G2      net (fanout=5)        0.506   INST_MMU/ram_access_cnt<10>
    SLICE_X36Y63.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X36Y63.F3      net (fanout=1)        0.043   N548
    SLICE_X36Y63.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X36Y62.G3      net (fanout=9)        0.420   INST_MMU/br_data_in_and0000
    SLICE_X36Y62.Y       Tilo                  0.707   INST_MMU/N11
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X32Y58.F4      net (fanout=12)       0.756   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X32Y58.X       Tilo                  0.692   INST_MMU/N22
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X26Y53.F2      net (fanout=19)       1.339   INST_MMU/N22
    SLICE_X26Y53.X       Tif5x                 0.987   INST_MMU/N3
                                                       INST_MMU/br_addr_in_mux0000<0>11
                                                       INST_MMU/br_addr_in_mux0000<0>1_f5
    SLICE_X23Y53.G3      net (fanout=11)       0.492   INST_MMU/N3
    SLICE_X23Y53.Y       Tilo                  0.648   INST_MMU/br_addr_in_mux0001<8>
                                                       INST_MMU/br_addr_in_mux0000<8>23_SW0
    SLICE_X25Y53.F4      net (fanout=1)        0.339   N1380
    SLICE_X25Y53.CLK     Tfck                  0.722   INST_MMU/br_addr_in<8>
                                                       INST_MMU/br_addr_in_mux0000<8>23
                                                       INST_MMU/br_addr_in_8
    -------------------------------------------------  ---------------------------
    Total                                      9.630ns (5.735ns logic, 3.895ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_6 (FF)
  Destination:          INST_MMU/br_addr_in_8 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.628ns (Levels of Logic = 7)
  Clock Path Skew:      -0.044ns (0.636 - 0.680)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_6 to INST_MMU/br_addr_in_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<7>
                                                       INST_MMU/ram_access_cnt_6
    SLICE_X36Y63.G3      net (fanout=4)        0.504   INST_MMU/ram_access_cnt<6>
    SLICE_X36Y63.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X36Y63.F3      net (fanout=1)        0.043   N548
    SLICE_X36Y63.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X36Y62.G3      net (fanout=9)        0.420   INST_MMU/br_data_in_and0000
    SLICE_X36Y62.Y       Tilo                  0.707   INST_MMU/N11
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X32Y58.F4      net (fanout=12)       0.756   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X32Y58.X       Tilo                  0.692   INST_MMU/N22
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X26Y53.F2      net (fanout=19)       1.339   INST_MMU/N22
    SLICE_X26Y53.X       Tif5x                 0.987   INST_MMU/N3
                                                       INST_MMU/br_addr_in_mux0000<0>11
                                                       INST_MMU/br_addr_in_mux0000<0>1_f5
    SLICE_X23Y53.G3      net (fanout=11)       0.492   INST_MMU/N3
    SLICE_X23Y53.Y       Tilo                  0.648   INST_MMU/br_addr_in_mux0001<8>
                                                       INST_MMU/br_addr_in_mux0000<8>23_SW0
    SLICE_X25Y53.F4      net (fanout=1)        0.339   N1380
    SLICE_X25Y53.CLK     Tfck                  0.722   INST_MMU/br_addr_in<8>
                                                       INST_MMU/br_addr_in_mux0000<8>23
                                                       INST_MMU/br_addr_in_8
    -------------------------------------------------  ---------------------------
    Total                                      9.628ns (5.735ns logic, 3.893ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[1].s3_dqs_iob_inst/U1/N (J5.T1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_DDR2_RAM_CORE/top_00/controller0/dqs_enable2 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[1].s3_dqs_iob_inst/U1/N (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.328 - 0.251)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_DDR2_RAM_CORE/top_00/controller0/dqs_enable2 to INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[1].s3_dqs_iob_inst/U1/N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y76.XQ       Tcko                  0.473   INST_DDR2_RAM_CORE/top_00/controller0/dqs_enable2
                                                       INST_DDR2_RAM_CORE/top_00/controller0/dqs_enable2
    J5.T1                net (fanout=4)        0.314   INST_DDR2_RAM_CORE/top_00/controller0/dqs_enable2
    J5.OTCLK1            Tiockt      (-Th)     0.165   cntrl0_ddr2_dqs_n<1>
                                                       INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[1].s3_dqs_iob_inst/U1/N
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.308ns logic, 0.314ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_1/SRL16E (SLICE_X24Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_3 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_1/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.670ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_3 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_1/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.XQ      Tcko                  0.473   INST_MMU/INST_DDR2_Control_VHDL/input_adress<3>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_3
    SLICE_X24Y63.BX      net (fanout=1)        0.343   INST_MMU/INST_DDR2_Control_VHDL/input_adress<3>
    SLICE_X24Y63.CLK     Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg<1>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_1/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.327ns logic, 0.343ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_5/SRL16E (SLICE_X22Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_7 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_5/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.670ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_7 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_5/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y63.XQ      Tcko                  0.473   INST_MMU/INST_DDR2_Control_VHDL/input_adress<7>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_7
    SLICE_X22Y63.BX      net (fanout=1)        0.343   INST_MMU/INST_DDR2_Control_VHDL/input_adress<7>
    SLICE_X22Y63.CLK     Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg<5>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_5/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.327ns logic, 0.343ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.947ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: INST_MMU/INST_BLOCKRAM/Mram_cells/CLKA
  Logical resource: INST_MMU/INST_BLOCKRAM/Mram_cells/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: clk_tb
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/r_burst_done/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/r_burst_done/SR
  Location pin: SLICE_X48Y95.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/r_burst_done/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/r_burst_done/SR
  Location pin: SLICE_X48Y95.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm 
= PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK         
PHASE 1.879675 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1065 paths analyzed, 553 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.153ns.
--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_0 (SLICE_X22Y69.F3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_0 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.069ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (0.450 - 0.534)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y95.XQ      Tcko                  0.591   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X22Y95.G3      net (fanout=4)        1.680   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X22Y95.X       Tif5x                 0.987   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X22Y69.G1      net (fanout=32)       2.259   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X22Y69.Y       Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<0>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<31>_SW0
    SLICE_X22Y69.F3      net (fanout=1)        0.043   N61
    SLICE_X22Y69.CLK     Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<0>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<31>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_0
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (3.087ns logic, 3.982ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_0 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (0.450 - 0.534)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y94.YQ      Tcko                  0.580   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X22Y95.BX      net (fanout=3)        0.946   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X22Y95.X       Tbxx                  0.860   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X22Y69.G1      net (fanout=32)       2.259   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X22Y69.Y       Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<0>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<31>_SW0
    SLICE_X22Y69.F3      net (fanout=1)        0.043   N61
    SLICE_X22Y69.CLK     Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<0>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<31>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_0
    -------------------------------------------------  ---------------------------
    Total                                      6.197ns (2.949ns logic, 3.248ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_0 (FF)
  Requirement:          7.518ns
  Data Path Delay:      5.961ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.450 - 0.530)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y92.YQ      Tcko                  0.580   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X22Y95.G1      net (fanout=35)       0.583   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X22Y95.X       Tif5x                 0.987   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X22Y69.G1      net (fanout=32)       2.259   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X22Y69.Y       Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<0>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<31>_SW0
    SLICE_X22Y69.F3      net (fanout=1)        0.043   N61
    SLICE_X22Y69.CLK     Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<0>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<31>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_0
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (3.076ns logic, 2.885ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_21 (SLICE_X22Y65.F3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_21 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.034ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.435 - 0.534)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y95.XQ      Tcko                  0.591   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X22Y95.G3      net (fanout=4)        1.680   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X22Y95.X       Tif5x                 0.987   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X22Y65.G2      net (fanout=32)       2.224   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X22Y65.Y       Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<21>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<10>_SW0
    SLICE_X22Y65.F3      net (fanout=1)        0.043   N107
    SLICE_X22Y65.CLK     Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<21>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<10>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_21
    -------------------------------------------------  ---------------------------
    Total                                      7.034ns (3.087ns logic, 3.947ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_21 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.162ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.435 - 0.534)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y94.YQ      Tcko                  0.580   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X22Y95.BX      net (fanout=3)        0.946   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X22Y95.X       Tbxx                  0.860   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X22Y65.G2      net (fanout=32)       2.224   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X22Y65.Y       Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<21>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<10>_SW0
    SLICE_X22Y65.F3      net (fanout=1)        0.043   N107
    SLICE_X22Y65.CLK     Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<21>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<10>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_21
    -------------------------------------------------  ---------------------------
    Total                                      6.162ns (2.949ns logic, 3.213ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_21 (FF)
  Requirement:          7.518ns
  Data Path Delay:      5.926ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (0.435 - 0.530)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y92.YQ      Tcko                  0.580   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X22Y95.G1      net (fanout=35)       0.583   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X22Y95.X       Tif5x                 0.987   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X22Y65.G2      net (fanout=32)       2.224   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X22Y65.Y       Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<21>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<10>_SW0
    SLICE_X22Y65.F3      net (fanout=1)        0.043   N107
    SLICE_X22Y65.CLK     Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<21>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<10>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_21
    -------------------------------------------------  ---------------------------
    Total                                      5.926ns (3.076ns logic, 2.850ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_19 (SLICE_X22Y67.F3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_19 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.034ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.443 - 0.534)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y95.XQ      Tcko                  0.591   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X22Y95.G3      net (fanout=4)        1.680   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X22Y95.X       Tif5x                 0.987   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X22Y67.G2      net (fanout=32)       2.224   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X22Y67.Y       Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<19>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<12>_SW0
    SLICE_X22Y67.F3      net (fanout=1)        0.043   N103
    SLICE_X22Y67.CLK     Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<19>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<12>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_19
    -------------------------------------------------  ---------------------------
    Total                                      7.034ns (3.087ns logic, 3.947ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_19 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.162ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.443 - 0.534)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y94.YQ      Tcko                  0.580   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X22Y95.BX      net (fanout=3)        0.946   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X22Y95.X       Tbxx                  0.860   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X22Y67.G2      net (fanout=32)       2.224   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X22Y67.Y       Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<19>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<12>_SW0
    SLICE_X22Y67.F3      net (fanout=1)        0.043   N103
    SLICE_X22Y67.CLK     Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<19>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<12>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_19
    -------------------------------------------------  ---------------------------
    Total                                      6.162ns (2.949ns logic, 3.213ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_19 (FF)
  Requirement:          7.518ns
  Data Path Delay:      5.926ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.443 - 0.530)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y92.YQ      Tcko                  0.580   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X22Y95.G1      net (fanout=35)       0.583   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X22Y95.X       Tif5x                 0.987   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X22Y67.G2      net (fanout=32)       2.224   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X22Y67.Y       Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<19>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<12>_SW0
    SLICE_X22Y67.F3      net (fanout=1)        0.043   N103
    SLICE_X22Y67.CLK     Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<19>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<12>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_19
    -------------------------------------------------  ---------------------------
    Total                                      5.926ns (3.076ns logic, 2.850ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E (SLICE_X20Y76.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.696ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_13 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.030 - 0.027)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_13 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y75.XQ      Tcko                  0.473   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<13>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_13
    SLICE_X20Y76.BX      net (fanout=2)        0.372   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<13>
    SLICE_X20Y76.CLK     Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2<13>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.327ns logic, 0.372ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_28/SRL16E (SLICE_X20Y87.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_28 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_28/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.266 - 0.233)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_28 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_28/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y86.XQ      Tcko                  0.505   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<28>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_28
    SLICE_X20Y87.BY      net (fanout=2)        0.392   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<28>
    SLICE_X20Y87.CLK     Tdh         (-Th)     0.126   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4<29>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_28/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.379ns logic, 0.392ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/read_fifo_rden_90r2 (SLICE_X9Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/read_fifo_rden_90r1 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/read_fifo_rden_90r2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.896ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/read_fifo_rden_90r1 to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/read_fifo_rden_90r2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y67.YQ       Tcko                  0.464   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/read_fifo_rden_90r2
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/read_fifo_rden_90r1
    SLICE_X9Y67.BX       net (fanout=1)        0.343   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/read_fifo_rden_90r1
    SLICE_X9Y67.CLK      Tckdi       (-Th)    -0.089   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/read_fifo_rden_90r2
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/read_fifo_rden_90r2
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.553ns logic, 0.343ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<9>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_9/SR
  Location pin: SLICE_X22Y93.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<9>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_9/SR
  Location pin: SLICE_X22Y93.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<9>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_8/SR
  Location pin: SLICE_X22Y93.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      7.519ns|      4.800ns|     10.462ns|            0|          201|            0|        13446|
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|     10.462ns|          N/A|          201|            0|        12381|            0|
| ucture_top0_clk_dcm0_clk0dcm  |             |             |             |             |             |             |             |
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|      7.153ns|          N/A|            0|            0|         1065|            0|
| ucture_top0_clk_dcm0_clk90dcm |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLKB_130M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB_130M      |   10.105|    5.231|    3.772|    7.439|
clk_50mhz      |   10.105|    5.231|    3.772|    7.439|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB_130M      |   10.105|    5.231|    3.772|    7.439|
clk_50mhz      |   10.105|    5.231|    3.772|    7.439|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 203  Score: 101003  (Setup/Max: 101003, Hold: 0)

Constraints cover 13446 paths, 52 nets, and 5663 connections

Design statistics:
   Minimum period:  10.462ns{1}   (Maximum frequency:  95.584MHz)
   Maximum net delay:   2.067ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 17 16:32:20 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 189 MB



