
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.251974                       # Number of seconds simulated
sim_ticks                                251974368000                       # Number of ticks simulated
final_tick                               924018010500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  42536                       # Simulator instruction rate (inst/s)
host_op_rate                                    81639                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              107179690                       # Simulator tick rate (ticks/s)
host_mem_usage                                2280944                       # Number of bytes of host memory used
host_seconds                                  2350.95                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     191930410                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            325504                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          18429952                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18755456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       325504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          325504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     13063872                       # Number of bytes written to this memory
system.physmem.bytes_written::total          13063872                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               5086                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             287968                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                293054                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          204123                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               204123                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1291814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             73142170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                74433984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1291814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1291814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51846035                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51846035                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51846035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1291814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            73142170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              126280019                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         276626                       # number of replacements
system.l2.tagsinuse                      15862.814969                       # Cycle average of tags in use
system.l2.total_refs                          2792076                       # Total number of references to valid blocks.
system.l2.sampled_refs                         292856                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.533955                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   708523847000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          8595.570970                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst            1675.651521                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            5591.592478                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.524632                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.102274                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.341284                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.968189                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst              2168730                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               404464                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2573194                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           392846                       # number of Writeback hits
system.l2.Writeback_hits::total                392846                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              40040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40040                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst               2168730                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                444504                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2613234                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              2168730                       # number of overall hits
system.l2.overall_hits::cpu.data               444504                       # number of overall hits
system.l2.overall_hits::total                 2613234                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               5086                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             114368                       # number of ReadReq misses
system.l2.ReadReq_misses::total                119454                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           173600                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              173600                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                5086                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              287968                       # number of demand (read+write) misses
system.l2.demand_misses::total                 293054                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5086                       # number of overall misses
system.l2.overall_misses::cpu.data             287968                       # number of overall misses
system.l2.overall_misses::total                293054                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    267110000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   5997933500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6265043500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   9069895500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9069895500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     267110000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   15067829000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15334939000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    267110000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  15067829000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15334939000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst          2173816                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           518832                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2692648                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       392846                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            392846                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         213640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            213640                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           2173816                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            732472                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2906288                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          2173816                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           732472                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2906288                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.002340                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.220434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.044363                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.812582                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.812582                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002340                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.393145                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.100834                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002340                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.393145                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.100834                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52518.678726                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52444.158331                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52447.331190                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52245.941820                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52245.941820                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52518.678726                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52324.664546                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52328.031694                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52518.678726                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52324.664546                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52328.031694                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               204123                       # number of writebacks
system.l2.writebacks::total                    204123                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          5086                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        114368                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           119454                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       173600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         173600                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         287968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            293054                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        287968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           293054                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    204910500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   4599536500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4804447000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   6944332500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6944332500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    204910500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  11543869000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11748779500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    204910500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  11543869000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11748779500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.002340                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.220434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.044363                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.812582                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.812582                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.393145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100834                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.393145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100834                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40289.127015                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40216.988144                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40220.059605                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40001.915323                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40001.915323                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40289.127015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40087.332620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40090.834795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40289.127015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40087.332620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40090.834795                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                23292000                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23292000                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3194332                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16804342                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13372360                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.576814                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        503948736                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           56896158                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      105859289                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    23292000                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13372360                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     105908413                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6388664                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              315124689                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  16850738                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                420781                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          481123592                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.417108                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.803116                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                377116818     78.38%     78.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7333010      1.52%     79.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 96673764     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            481123592                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.046219                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.210060                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                117545149                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             257226409                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  75832358                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              27325342                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3194332                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              199056501                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                3194332                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                141127297                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               203382138                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  39812177                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              93607647                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              196715336                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               51541497                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 14292                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           218309524                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             487863120                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        487625597                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            237523                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             212114257                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  6195265                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 133742776                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             25255316                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15834953                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               156                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               62                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  194044240                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1655                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 193831422                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             81384                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          965561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1901444                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1475                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     481123592                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.402872                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.552936                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           302970177     62.97%     62.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           162475408     33.77%     96.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15678007      3.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       481123592                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                20255849     99.93%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 14614      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            739337      0.38%      0.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             151962399     78.40%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               62614      0.03%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25233373     13.02%     91.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15833699      8.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              193831422                       # Type of FU issued
system.cpu.iq.rate                           0.384625                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    20270463                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.104578                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          888948689                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         194923728                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    192312615                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              189594                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              87728                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        87080                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              213260445                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  102103                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            61956                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       411959                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1880                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        52383                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3194332                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                25100463                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               8559680                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           194045895                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            795692                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              25255316                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             15834953                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                5432185                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1559                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1980670                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1213662                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3194332                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             192524617                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24963527                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1306805                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     40758198                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 22839767                       # Number of branches executed
system.cpu.iew.exec_stores                   15794671                       # Number of stores executed
system.cpu.iew.exec_rate                     0.382032                       # Inst execution rate
system.cpu.iew.wb_sent                      192414516                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     192399695                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  37660644                       # num instructions producing a value
system.cpu.iew.wb_consumers                  40973983                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.381784                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.919136                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2115484                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             180                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3194332                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    477929260                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.401587                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.556941                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    302694942     63.33%     63.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    158538226     33.17%     96.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16696092      3.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    477929260                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              191930410                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       40625926                       # Number of memory references committed
system.cpu.commit.loads                      24843357                       # Number of loads committed
system.cpu.commit.membars                         180                       # Number of memory barriers committed
system.cpu.commit.branches                   22839767                       # Number of branches committed
system.cpu.commit.fp_insts                      86906                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 191490124                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              16696092                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    655279062                       # The number of ROB reads
system.cpu.rob.rob_writes                   391286122                       # The number of ROB writes
system.cpu.timesIdled                         2012296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        22825144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     191930410                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               5.039487                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.039487                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.198433                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.198433                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                394062474                       # number of integer regfile reads
system.cpu.int_regfile_writes               212563955                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    149048                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    74688                       # number of floating regfile writes
system.cpu.misc_regfile_reads                84913320                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                2173304                       # number of replacements
system.cpu.icache.tagsinuse                454.842729                       # Cycle average of tags in use
system.cpu.icache.total_refs                 14650636                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                2173816                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                   6.739593                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle           726273578000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     454.842729                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.888365                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.888365                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     14650636                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14650636                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14650636                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14650636                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14650636                       # number of overall hits
system.cpu.icache.overall_hits::total        14650636                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      2200102                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2200102                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      2200102                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2200102                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      2200102                       # number of overall misses
system.cpu.icache.overall_misses::total       2200102                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  28676249500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  28676249500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  28676249500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  28676249500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  28676249500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  28676249500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     16850738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16850738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     16850738                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16850738                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     16850738                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16850738                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.130564                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.130564                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.130564                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.130564                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.130564                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.130564                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13034.054557                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13034.054557                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13034.054557                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13034.054557                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13034.054557                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13034.054557                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           56                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        26286                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        26286                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        26286                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        26286                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        26286                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        26286                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      2173816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2173816                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      2173816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2173816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      2173816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2173816                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  24134055500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24134055500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  24134055500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24134055500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  24134055500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24134055500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.129004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.129004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.129004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.129004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.129004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.129004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11102.161130                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11102.161130                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11102.161130                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11102.161130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11102.161130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11102.161130                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 731960                       # number of replacements
system.cpu.dcache.tagsinuse                511.734561                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 39914904                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 732472                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  54.493420                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           672520366000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.734561                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999482                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999482                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     24346007                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24346007                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     15568897                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15568897                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      39914904                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39914904                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     39914904                       # number of overall hits
system.cpu.dcache.overall_hits::total        39914904                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       545603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        545603                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       213672                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       213672                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       759275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         759275                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       759275                       # number of overall misses
system.cpu.dcache.overall_misses::total        759275                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  12099703500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12099703500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  10114183500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10114183500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  22213887000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22213887000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  22213887000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22213887000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     24891610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24891610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     15782569                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15782569                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     40674179                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40674179                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     40674179                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     40674179                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.021919                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021919                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013538                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013538                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.018667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.018667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018667                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22176.753977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22176.753977                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47335.090700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47335.090700                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 29256.708044                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29256.708044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 29256.708044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29256.708044                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       392846                       # number of writebacks
system.cpu.dcache.writebacks::total            392846                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        26756                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26756                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        26803                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26803                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        26803                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26803                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       518847                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       518847                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       213625                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       213625                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       732472                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       732472                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       732472                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       732472                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  10564037000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10564037000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   9686324000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9686324000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  20250361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20250361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  20250361000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20250361000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.020844                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020844                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013536                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013536                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.018008                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018008                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.018008                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018008                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20360.601488                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20360.601488                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45342.651843                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45342.651843                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27646.600826                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27646.600826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27646.600826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27646.600826                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
