
STM32G431_Actuator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000963c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000738  0800981c  0800981c  0001981c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f54  08009f54  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08009f54  08009f54  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009f54  08009f54  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f54  08009f54  00019f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f58  08009f58  00019f58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08009f5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000458  20000078  08009fd0  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004d0  08009fd0  000204d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cd81  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000355e  00000000  00000000  0003ce25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001740  00000000  00000000  00040388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015a8  00000000  00000000  00041ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022950  00000000  00000000  00043070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001927a  00000000  00000000  000659c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df597  00000000  00000000  0007ec3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015e1d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d64  00000000  00000000  0015e224  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000078 	.word	0x20000078
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009804 	.word	0x08009804

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000007c 	.word	0x2000007c
 800021c:	08009804 	.word	0x08009804

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_dmul>:
 80002c0:	b570      	push	{r4, r5, r6, lr}
 80002c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80002c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80002ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ce:	bf1d      	ittte	ne
 80002d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002d4:	ea94 0f0c 	teqne	r4, ip
 80002d8:	ea95 0f0c 	teqne	r5, ip
 80002dc:	f000 f8de 	bleq	800049c <__aeabi_dmul+0x1dc>
 80002e0:	442c      	add	r4, r5
 80002e2:	ea81 0603 	eor.w	r6, r1, r3
 80002e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002f2:	bf18      	it	ne
 80002f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000300:	d038      	beq.n	8000374 <__aeabi_dmul+0xb4>
 8000302:	fba0 ce02 	umull	ip, lr, r0, r2
 8000306:	f04f 0500 	mov.w	r5, #0
 800030a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800030e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000312:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000316:	f04f 0600 	mov.w	r6, #0
 800031a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800031e:	f09c 0f00 	teq	ip, #0
 8000322:	bf18      	it	ne
 8000324:	f04e 0e01 	orrne.w	lr, lr, #1
 8000328:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800032c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000330:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000334:	d204      	bcs.n	8000340 <__aeabi_dmul+0x80>
 8000336:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800033a:	416d      	adcs	r5, r5
 800033c:	eb46 0606 	adc.w	r6, r6, r6
 8000340:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000344:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000348:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800034c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000350:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000354:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000358:	bf88      	it	hi
 800035a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800035e:	d81e      	bhi.n	800039e <__aeabi_dmul+0xde>
 8000360:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000378:	ea46 0101 	orr.w	r1, r6, r1
 800037c:	ea40 0002 	orr.w	r0, r0, r2
 8000380:	ea81 0103 	eor.w	r1, r1, r3
 8000384:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000388:	bfc2      	ittt	gt
 800038a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800038e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000392:	bd70      	popgt	{r4, r5, r6, pc}
 8000394:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000398:	f04f 0e00 	mov.w	lr, #0
 800039c:	3c01      	subs	r4, #1
 800039e:	f300 80ab 	bgt.w	80004f8 <__aeabi_dmul+0x238>
 80003a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80003a6:	bfde      	ittt	le
 80003a8:	2000      	movle	r0, #0
 80003aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd70      	pople	{r4, r5, r6, pc}
 80003b0:	f1c4 0400 	rsb	r4, r4, #0
 80003b4:	3c20      	subs	r4, #32
 80003b6:	da35      	bge.n	8000424 <__aeabi_dmul+0x164>
 80003b8:	340c      	adds	r4, #12
 80003ba:	dc1b      	bgt.n	80003f4 <__aeabi_dmul+0x134>
 80003bc:	f104 0414 	add.w	r4, r4, #20
 80003c0:	f1c4 0520 	rsb	r5, r4, #32
 80003c4:	fa00 f305 	lsl.w	r3, r0, r5
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f205 	lsl.w	r2, r1, r5
 80003d0:	ea40 0002 	orr.w	r0, r0, r2
 80003d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e0:	fa21 f604 	lsr.w	r6, r1, r4
 80003e4:	eb42 0106 	adc.w	r1, r2, r6
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 040c 	rsb	r4, r4, #12
 80003f8:	f1c4 0520 	rsb	r5, r4, #32
 80003fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000400:	fa20 f005 	lsr.w	r0, r0, r5
 8000404:	fa01 f204 	lsl.w	r2, r1, r4
 8000408:	ea40 0002 	orr.w	r0, r0, r2
 800040c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000410:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000414:	f141 0100 	adc.w	r1, r1, #0
 8000418:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800041c:	bf08      	it	eq
 800041e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000422:	bd70      	pop	{r4, r5, r6, pc}
 8000424:	f1c4 0520 	rsb	r5, r4, #32
 8000428:	fa00 f205 	lsl.w	r2, r0, r5
 800042c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000430:	fa20 f304 	lsr.w	r3, r0, r4
 8000434:	fa01 f205 	lsl.w	r2, r1, r5
 8000438:	ea43 0302 	orr.w	r3, r3, r2
 800043c:	fa21 f004 	lsr.w	r0, r1, r4
 8000440:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000444:	fa21 f204 	lsr.w	r2, r1, r4
 8000448:	ea20 0002 	bic.w	r0, r0, r2
 800044c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000450:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000454:	bf08      	it	eq
 8000456:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800045a:	bd70      	pop	{r4, r5, r6, pc}
 800045c:	f094 0f00 	teq	r4, #0
 8000460:	d10f      	bne.n	8000482 <__aeabi_dmul+0x1c2>
 8000462:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000466:	0040      	lsls	r0, r0, #1
 8000468:	eb41 0101 	adc.w	r1, r1, r1
 800046c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000470:	bf08      	it	eq
 8000472:	3c01      	subeq	r4, #1
 8000474:	d0f7      	beq.n	8000466 <__aeabi_dmul+0x1a6>
 8000476:	ea41 0106 	orr.w	r1, r1, r6
 800047a:	f095 0f00 	teq	r5, #0
 800047e:	bf18      	it	ne
 8000480:	4770      	bxne	lr
 8000482:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000486:	0052      	lsls	r2, r2, #1
 8000488:	eb43 0303 	adc.w	r3, r3, r3
 800048c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000490:	bf08      	it	eq
 8000492:	3d01      	subeq	r5, #1
 8000494:	d0f7      	beq.n	8000486 <__aeabi_dmul+0x1c6>
 8000496:	ea43 0306 	orr.w	r3, r3, r6
 800049a:	4770      	bx	lr
 800049c:	ea94 0f0c 	teq	r4, ip
 80004a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004a4:	bf18      	it	ne
 80004a6:	ea95 0f0c 	teqne	r5, ip
 80004aa:	d00c      	beq.n	80004c6 <__aeabi_dmul+0x206>
 80004ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004b0:	bf18      	it	ne
 80004b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004b6:	d1d1      	bne.n	800045c <__aeabi_dmul+0x19c>
 80004b8:	ea81 0103 	eor.w	r1, r1, r3
 80004bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004c0:	f04f 0000 	mov.w	r0, #0
 80004c4:	bd70      	pop	{r4, r5, r6, pc}
 80004c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ca:	bf06      	itte	eq
 80004cc:	4610      	moveq	r0, r2
 80004ce:	4619      	moveq	r1, r3
 80004d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d4:	d019      	beq.n	800050a <__aeabi_dmul+0x24a>
 80004d6:	ea94 0f0c 	teq	r4, ip
 80004da:	d102      	bne.n	80004e2 <__aeabi_dmul+0x222>
 80004dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004e0:	d113      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004e2:	ea95 0f0c 	teq	r5, ip
 80004e6:	d105      	bne.n	80004f4 <__aeabi_dmul+0x234>
 80004e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ec:	bf1c      	itt	ne
 80004ee:	4610      	movne	r0, r2
 80004f0:	4619      	movne	r1, r3
 80004f2:	d10a      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004f4:	ea81 0103 	eor.w	r1, r1, r3
 80004f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd70      	pop	{r4, r5, r6, pc}
 800050a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800050e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000512:	bd70      	pop	{r4, r5, r6, pc}

08000514 <__aeabi_drsub>:
 8000514:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000518:	e002      	b.n	8000520 <__adddf3>
 800051a:	bf00      	nop

0800051c <__aeabi_dsub>:
 800051c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000520 <__adddf3>:
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000526:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800052a:	ea94 0f05 	teq	r4, r5
 800052e:	bf08      	it	eq
 8000530:	ea90 0f02 	teqeq	r0, r2
 8000534:	bf1f      	itttt	ne
 8000536:	ea54 0c00 	orrsne.w	ip, r4, r0
 800053a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800053e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000542:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000546:	f000 80e2 	beq.w	800070e <__adddf3+0x1ee>
 800054a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800054e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000552:	bfb8      	it	lt
 8000554:	426d      	neglt	r5, r5
 8000556:	dd0c      	ble.n	8000572 <__adddf3+0x52>
 8000558:	442c      	add	r4, r5
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	ea82 0000 	eor.w	r0, r2, r0
 8000566:	ea83 0101 	eor.w	r1, r3, r1
 800056a:	ea80 0202 	eor.w	r2, r0, r2
 800056e:	ea81 0303 	eor.w	r3, r1, r3
 8000572:	2d36      	cmp	r5, #54	; 0x36
 8000574:	bf88      	it	hi
 8000576:	bd30      	pophi	{r4, r5, pc}
 8000578:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800057c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000580:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000584:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000588:	d002      	beq.n	8000590 <__adddf3+0x70>
 800058a:	4240      	negs	r0, r0
 800058c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000590:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000594:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000598:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800059c:	d002      	beq.n	80005a4 <__adddf3+0x84>
 800059e:	4252      	negs	r2, r2
 80005a0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005a4:	ea94 0f05 	teq	r4, r5
 80005a8:	f000 80a7 	beq.w	80006fa <__adddf3+0x1da>
 80005ac:	f1a4 0401 	sub.w	r4, r4, #1
 80005b0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005b4:	db0d      	blt.n	80005d2 <__adddf3+0xb2>
 80005b6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005ba:	fa22 f205 	lsr.w	r2, r2, r5
 80005be:	1880      	adds	r0, r0, r2
 80005c0:	f141 0100 	adc.w	r1, r1, #0
 80005c4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005c8:	1880      	adds	r0, r0, r2
 80005ca:	fa43 f305 	asr.w	r3, r3, r5
 80005ce:	4159      	adcs	r1, r3
 80005d0:	e00e      	b.n	80005f0 <__adddf3+0xd0>
 80005d2:	f1a5 0520 	sub.w	r5, r5, #32
 80005d6:	f10e 0e20 	add.w	lr, lr, #32
 80005da:	2a01      	cmp	r2, #1
 80005dc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005e0:	bf28      	it	cs
 80005e2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005e6:	fa43 f305 	asr.w	r3, r3, r5
 80005ea:	18c0      	adds	r0, r0, r3
 80005ec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	d507      	bpl.n	8000606 <__adddf3+0xe6>
 80005f6:	f04f 0e00 	mov.w	lr, #0
 80005fa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005fe:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000602:	eb6e 0101 	sbc.w	r1, lr, r1
 8000606:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800060a:	d31b      	bcc.n	8000644 <__adddf3+0x124>
 800060c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000610:	d30c      	bcc.n	800062c <__adddf3+0x10c>
 8000612:	0849      	lsrs	r1, r1, #1
 8000614:	ea5f 0030 	movs.w	r0, r0, rrx
 8000618:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800061c:	f104 0401 	add.w	r4, r4, #1
 8000620:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000624:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000628:	f080 809a 	bcs.w	8000760 <__adddf3+0x240>
 800062c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000630:	bf08      	it	eq
 8000632:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000636:	f150 0000 	adcs.w	r0, r0, #0
 800063a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063e:	ea41 0105 	orr.w	r1, r1, r5
 8000642:	bd30      	pop	{r4, r5, pc}
 8000644:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000648:	4140      	adcs	r0, r0
 800064a:	eb41 0101 	adc.w	r1, r1, r1
 800064e:	3c01      	subs	r4, #1
 8000650:	bf28      	it	cs
 8000652:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000656:	d2e9      	bcs.n	800062c <__adddf3+0x10c>
 8000658:	f091 0f00 	teq	r1, #0
 800065c:	bf04      	itt	eq
 800065e:	4601      	moveq	r1, r0
 8000660:	2000      	moveq	r0, #0
 8000662:	fab1 f381 	clz	r3, r1
 8000666:	bf08      	it	eq
 8000668:	3320      	addeq	r3, #32
 800066a:	f1a3 030b 	sub.w	r3, r3, #11
 800066e:	f1b3 0220 	subs.w	r2, r3, #32
 8000672:	da0c      	bge.n	800068e <__adddf3+0x16e>
 8000674:	320c      	adds	r2, #12
 8000676:	dd08      	ble.n	800068a <__adddf3+0x16a>
 8000678:	f102 0c14 	add.w	ip, r2, #20
 800067c:	f1c2 020c 	rsb	r2, r2, #12
 8000680:	fa01 f00c 	lsl.w	r0, r1, ip
 8000684:	fa21 f102 	lsr.w	r1, r1, r2
 8000688:	e00c      	b.n	80006a4 <__adddf3+0x184>
 800068a:	f102 0214 	add.w	r2, r2, #20
 800068e:	bfd8      	it	le
 8000690:	f1c2 0c20 	rsble	ip, r2, #32
 8000694:	fa01 f102 	lsl.w	r1, r1, r2
 8000698:	fa20 fc0c 	lsr.w	ip, r0, ip
 800069c:	bfdc      	itt	le
 800069e:	ea41 010c 	orrle.w	r1, r1, ip
 80006a2:	4090      	lslle	r0, r2
 80006a4:	1ae4      	subs	r4, r4, r3
 80006a6:	bfa2      	ittt	ge
 80006a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006ac:	4329      	orrge	r1, r5
 80006ae:	bd30      	popge	{r4, r5, pc}
 80006b0:	ea6f 0404 	mvn.w	r4, r4
 80006b4:	3c1f      	subs	r4, #31
 80006b6:	da1c      	bge.n	80006f2 <__adddf3+0x1d2>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc0e      	bgt.n	80006da <__adddf3+0x1ba>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0220 	rsb	r2, r4, #32
 80006c4:	fa20 f004 	lsr.w	r0, r0, r4
 80006c8:	fa01 f302 	lsl.w	r3, r1, r2
 80006cc:	ea40 0003 	orr.w	r0, r0, r3
 80006d0:	fa21 f304 	lsr.w	r3, r1, r4
 80006d4:	ea45 0103 	orr.w	r1, r5, r3
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	f1c4 040c 	rsb	r4, r4, #12
 80006de:	f1c4 0220 	rsb	r2, r4, #32
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ea:	ea40 0003 	orr.w	r0, r0, r3
 80006ee:	4629      	mov	r1, r5
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	fa21 f004 	lsr.w	r0, r1, r4
 80006f6:	4629      	mov	r1, r5
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f094 0f00 	teq	r4, #0
 80006fe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000702:	bf06      	itte	eq
 8000704:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000708:	3401      	addeq	r4, #1
 800070a:	3d01      	subne	r5, #1
 800070c:	e74e      	b.n	80005ac <__adddf3+0x8c>
 800070e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000712:	bf18      	it	ne
 8000714:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000718:	d029      	beq.n	800076e <__adddf3+0x24e>
 800071a:	ea94 0f05 	teq	r4, r5
 800071e:	bf08      	it	eq
 8000720:	ea90 0f02 	teqeq	r0, r2
 8000724:	d005      	beq.n	8000732 <__adddf3+0x212>
 8000726:	ea54 0c00 	orrs.w	ip, r4, r0
 800072a:	bf04      	itt	eq
 800072c:	4619      	moveq	r1, r3
 800072e:	4610      	moveq	r0, r2
 8000730:	bd30      	pop	{r4, r5, pc}
 8000732:	ea91 0f03 	teq	r1, r3
 8000736:	bf1e      	ittt	ne
 8000738:	2100      	movne	r1, #0
 800073a:	2000      	movne	r0, #0
 800073c:	bd30      	popne	{r4, r5, pc}
 800073e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000742:	d105      	bne.n	8000750 <__adddf3+0x230>
 8000744:	0040      	lsls	r0, r0, #1
 8000746:	4149      	adcs	r1, r1
 8000748:	bf28      	it	cs
 800074a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800074e:	bd30      	pop	{r4, r5, pc}
 8000750:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000754:	bf3c      	itt	cc
 8000756:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800075a:	bd30      	popcc	{r4, r5, pc}
 800075c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000760:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000764:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd30      	pop	{r4, r5, pc}
 800076e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000772:	bf1a      	itte	ne
 8000774:	4619      	movne	r1, r3
 8000776:	4610      	movne	r0, r2
 8000778:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800077c:	bf1c      	itt	ne
 800077e:	460b      	movne	r3, r1
 8000780:	4602      	movne	r2, r0
 8000782:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000786:	bf06      	itte	eq
 8000788:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800078c:	ea91 0f03 	teqeq	r1, r3
 8000790:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000794:	bd30      	pop	{r4, r5, pc}
 8000796:	bf00      	nop

08000798 <__aeabi_ui2d>:
 8000798:	f090 0f00 	teq	r0, #0
 800079c:	bf04      	itt	eq
 800079e:	2100      	moveq	r1, #0
 80007a0:	4770      	bxeq	lr
 80007a2:	b530      	push	{r4, r5, lr}
 80007a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007ac:	f04f 0500 	mov.w	r5, #0
 80007b0:	f04f 0100 	mov.w	r1, #0
 80007b4:	e750      	b.n	8000658 <__adddf3+0x138>
 80007b6:	bf00      	nop

080007b8 <__aeabi_i2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007cc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007d0:	bf48      	it	mi
 80007d2:	4240      	negmi	r0, r0
 80007d4:	f04f 0100 	mov.w	r1, #0
 80007d8:	e73e      	b.n	8000658 <__adddf3+0x138>
 80007da:	bf00      	nop

080007dc <__aeabi_f2d>:
 80007dc:	0042      	lsls	r2, r0, #1
 80007de:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ea:	bf1f      	itttt	ne
 80007ec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007f4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007f8:	4770      	bxne	lr
 80007fa:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007fe:	bf08      	it	eq
 8000800:	4770      	bxeq	lr
 8000802:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000806:	bf04      	itt	eq
 8000808:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800080c:	4770      	bxeq	lr
 800080e:	b530      	push	{r4, r5, lr}
 8000810:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000814:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000818:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800081c:	e71c      	b.n	8000658 <__adddf3+0x138>
 800081e:	bf00      	nop

08000820 <__aeabi_ul2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f04f 0500 	mov.w	r5, #0
 800082e:	e00a      	b.n	8000846 <__aeabi_l2d+0x16>

08000830 <__aeabi_l2d>:
 8000830:	ea50 0201 	orrs.w	r2, r0, r1
 8000834:	bf08      	it	eq
 8000836:	4770      	bxeq	lr
 8000838:	b530      	push	{r4, r5, lr}
 800083a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800083e:	d502      	bpl.n	8000846 <__aeabi_l2d+0x16>
 8000840:	4240      	negs	r0, r0
 8000842:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000846:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800084a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800084e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000852:	f43f aed8 	beq.w	8000606 <__adddf3+0xe6>
 8000856:	f04f 0203 	mov.w	r2, #3
 800085a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800085e:	bf18      	it	ne
 8000860:	3203      	addne	r2, #3
 8000862:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000866:	bf18      	it	ne
 8000868:	3203      	addne	r2, #3
 800086a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800086e:	f1c2 0320 	rsb	r3, r2, #32
 8000872:	fa00 fc03 	lsl.w	ip, r0, r3
 8000876:	fa20 f002 	lsr.w	r0, r0, r2
 800087a:	fa01 fe03 	lsl.w	lr, r1, r3
 800087e:	ea40 000e 	orr.w	r0, r0, lr
 8000882:	fa21 f102 	lsr.w	r1, r1, r2
 8000886:	4414      	add	r4, r2
 8000888:	e6bd      	b.n	8000606 <__adddf3+0xe6>
 800088a:	bf00      	nop

0800088c <__gedf2>:
 800088c:	f04f 3cff 	mov.w	ip, #4294967295
 8000890:	e006      	b.n	80008a0 <__cmpdf2+0x4>
 8000892:	bf00      	nop

08000894 <__ledf2>:
 8000894:	f04f 0c01 	mov.w	ip, #1
 8000898:	e002      	b.n	80008a0 <__cmpdf2+0x4>
 800089a:	bf00      	nop

0800089c <__cmpdf2>:
 800089c:	f04f 0c01 	mov.w	ip, #1
 80008a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008b0:	bf18      	it	ne
 80008b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80008b6:	d01b      	beq.n	80008f0 <__cmpdf2+0x54>
 80008b8:	b001      	add	sp, #4
 80008ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80008be:	bf0c      	ite	eq
 80008c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80008c4:	ea91 0f03 	teqne	r1, r3
 80008c8:	bf02      	ittt	eq
 80008ca:	ea90 0f02 	teqeq	r0, r2
 80008ce:	2000      	moveq	r0, #0
 80008d0:	4770      	bxeq	lr
 80008d2:	f110 0f00 	cmn.w	r0, #0
 80008d6:	ea91 0f03 	teq	r1, r3
 80008da:	bf58      	it	pl
 80008dc:	4299      	cmppl	r1, r3
 80008de:	bf08      	it	eq
 80008e0:	4290      	cmpeq	r0, r2
 80008e2:	bf2c      	ite	cs
 80008e4:	17d8      	asrcs	r0, r3, #31
 80008e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80008ea:	f040 0001 	orr.w	r0, r0, #1
 80008ee:	4770      	bx	lr
 80008f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008f8:	d102      	bne.n	8000900 <__cmpdf2+0x64>
 80008fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008fe:	d107      	bne.n	8000910 <__cmpdf2+0x74>
 8000900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000908:	d1d6      	bne.n	80008b8 <__cmpdf2+0x1c>
 800090a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800090e:	d0d3      	beq.n	80008b8 <__cmpdf2+0x1c>
 8000910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop

08000918 <__aeabi_cdrcmple>:
 8000918:	4684      	mov	ip, r0
 800091a:	4610      	mov	r0, r2
 800091c:	4662      	mov	r2, ip
 800091e:	468c      	mov	ip, r1
 8000920:	4619      	mov	r1, r3
 8000922:	4663      	mov	r3, ip
 8000924:	e000      	b.n	8000928 <__aeabi_cdcmpeq>
 8000926:	bf00      	nop

08000928 <__aeabi_cdcmpeq>:
 8000928:	b501      	push	{r0, lr}
 800092a:	f7ff ffb7 	bl	800089c <__cmpdf2>
 800092e:	2800      	cmp	r0, #0
 8000930:	bf48      	it	mi
 8000932:	f110 0f00 	cmnmi.w	r0, #0
 8000936:	bd01      	pop	{r0, pc}

08000938 <__aeabi_dcmpeq>:
 8000938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800093c:	f7ff fff4 	bl	8000928 <__aeabi_cdcmpeq>
 8000940:	bf0c      	ite	eq
 8000942:	2001      	moveq	r0, #1
 8000944:	2000      	movne	r0, #0
 8000946:	f85d fb08 	ldr.w	pc, [sp], #8
 800094a:	bf00      	nop

0800094c <__aeabi_dcmplt>:
 800094c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000950:	f7ff ffea 	bl	8000928 <__aeabi_cdcmpeq>
 8000954:	bf34      	ite	cc
 8000956:	2001      	movcc	r0, #1
 8000958:	2000      	movcs	r0, #0
 800095a:	f85d fb08 	ldr.w	pc, [sp], #8
 800095e:	bf00      	nop

08000960 <__aeabi_dcmple>:
 8000960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000964:	f7ff ffe0 	bl	8000928 <__aeabi_cdcmpeq>
 8000968:	bf94      	ite	ls
 800096a:	2001      	movls	r0, #1
 800096c:	2000      	movhi	r0, #0
 800096e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000972:	bf00      	nop

08000974 <__aeabi_dcmpge>:
 8000974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000978:	f7ff ffce 	bl	8000918 <__aeabi_cdrcmple>
 800097c:	bf94      	ite	ls
 800097e:	2001      	movls	r0, #1
 8000980:	2000      	movhi	r0, #0
 8000982:	f85d fb08 	ldr.w	pc, [sp], #8
 8000986:	bf00      	nop

08000988 <__aeabi_dcmpgt>:
 8000988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800098c:	f7ff ffc4 	bl	8000918 <__aeabi_cdrcmple>
 8000990:	bf34      	ite	cc
 8000992:	2001      	movcc	r0, #1
 8000994:	2000      	movcs	r0, #0
 8000996:	f85d fb08 	ldr.w	pc, [sp], #8
 800099a:	bf00      	nop

0800099c <__aeabi_d2iz>:
 800099c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009a4:	d215      	bcs.n	80009d2 <__aeabi_d2iz+0x36>
 80009a6:	d511      	bpl.n	80009cc <__aeabi_d2iz+0x30>
 80009a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009b0:	d912      	bls.n	80009d8 <__aeabi_d2iz+0x3c>
 80009b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009c2:	fa23 f002 	lsr.w	r0, r3, r2
 80009c6:	bf18      	it	ne
 80009c8:	4240      	negne	r0, r0
 80009ca:	4770      	bx	lr
 80009cc:	f04f 0000 	mov.w	r0, #0
 80009d0:	4770      	bx	lr
 80009d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009d6:	d105      	bne.n	80009e4 <__aeabi_d2iz+0x48>
 80009d8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009dc:	bf08      	it	eq
 80009de:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009e2:	4770      	bx	lr
 80009e4:	f04f 0000 	mov.w	r0, #0
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop

080009ec <__aeabi_d2f>:
 80009ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009f4:	bf24      	itt	cs
 80009f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009fe:	d90d      	bls.n	8000a1c <__aeabi_d2f+0x30>
 8000a00:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a04:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a08:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a0c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a10:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a14:	bf08      	it	eq
 8000a16:	f020 0001 	biceq.w	r0, r0, #1
 8000a1a:	4770      	bx	lr
 8000a1c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a20:	d121      	bne.n	8000a66 <__aeabi_d2f+0x7a>
 8000a22:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a26:	bfbc      	itt	lt
 8000a28:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a2c:	4770      	bxlt	lr
 8000a2e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a32:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a36:	f1c2 0218 	rsb	r2, r2, #24
 8000a3a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a3e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a42:	fa20 f002 	lsr.w	r0, r0, r2
 8000a46:	bf18      	it	ne
 8000a48:	f040 0001 	orrne.w	r0, r0, #1
 8000a4c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a50:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a54:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a58:	ea40 000c 	orr.w	r0, r0, ip
 8000a5c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a64:	e7cc      	b.n	8000a00 <__aeabi_d2f+0x14>
 8000a66:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a6a:	d107      	bne.n	8000a7c <__aeabi_d2f+0x90>
 8000a6c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a70:	bf1e      	ittt	ne
 8000a72:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a76:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a7a:	4770      	bxne	lr
 8000a7c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a80:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop

08000a8c <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08c      	sub	sp, #48	; 0x30
 8000a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a96:	2200      	movs	r2, #0
 8000a98:	601a      	str	r2, [r3, #0]
 8000a9a:	605a      	str	r2, [r3, #4]
 8000a9c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a9e:	1d3b      	adds	r3, r7, #4
 8000aa0:	2220      	movs	r2, #32
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f007 fdab 	bl	8008600 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000aaa:	4b3b      	ldr	r3, [pc, #236]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000aac:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000ab0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ab2:	4b39      	ldr	r3, [pc, #228]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000ab4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000ab8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000aba:	4b37      	ldr	r3, [pc, #220]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ac0:	4b35      	ldr	r3, [pc, #212]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000ac6:	4b34      	ldr	r3, [pc, #208]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000acc:	4b32      	ldr	r3, [pc, #200]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000ace:	2201      	movs	r2, #1
 8000ad0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ad2:	4b31      	ldr	r3, [pc, #196]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000ad4:	2204      	movs	r2, #4
 8000ad6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ad8:	4b2f      	ldr	r3, [pc, #188]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ade:	4b2e      	ldr	r3, [pc, #184]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8000ae4:	4b2c      	ldr	r3, [pc, #176]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000ae6:	2202      	movs	r2, #2
 8000ae8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000aea:	4b2b      	ldr	r3, [pc, #172]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000af2:	4b29      	ldr	r3, [pc, #164]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000af8:	4b27      	ldr	r3, [pc, #156]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000afe:	4b26      	ldr	r3, [pc, #152]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b06:	4b24      	ldr	r3, [pc, #144]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000b0c:	4b22      	ldr	r3, [pc, #136]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b14:	4820      	ldr	r0, [pc, #128]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000b16:	f002 f939 	bl	8002d8c <HAL_ADC_Init>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000b20:	f001 fba1 	bl	8002266 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 8000b24:	2306      	movs	r3, #6
 8000b26:	627b      	str	r3, [r7, #36]	; 0x24
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_DISABLED;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	62bb      	str	r3, [r7, #40]	; 0x28
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b34:	4619      	mov	r1, r3
 8000b36:	4818      	ldr	r0, [pc, #96]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000b38:	f003 fa32 	bl	8003fa0 <HAL_ADCEx_MultiModeConfigChannel>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 8000b42:	f001 fb90 	bl	8002266 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000b46:	4b15      	ldr	r3, [pc, #84]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000b48:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b4a:	2306      	movs	r3, #6
 8000b4c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b52:	237f      	movs	r3, #127	; 0x7f
 8000b54:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b56:	2304      	movs	r3, #4
 8000b58:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	4619      	mov	r1, r3
 8000b62:	480d      	ldr	r0, [pc, #52]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000b64:	f002 fd10 	bl	8003588 <HAL_ADC_ConfigChannel>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8000b6e:	f001 fb7a 	bl	8002266 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000b72:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <MX_ADC1_Init+0x114>)
 8000b74:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000b76:	230c      	movs	r3, #12
 8000b78:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b7a:	1d3b      	adds	r3, r7, #4
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	4806      	ldr	r0, [pc, #24]	; (8000b98 <MX_ADC1_Init+0x10c>)
 8000b80:	f002 fd02 	bl	8003588 <HAL_ADC_ConfigChannel>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 8000b8a:	f001 fb6c 	bl	8002266 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b8e:	bf00      	nop
 8000b90:	3730      	adds	r7, #48	; 0x30
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	20000110 	.word	0x20000110
 8000b9c:	32601000 	.word	0x32601000
 8000ba0:	3ef08000 	.word	0x3ef08000

08000ba4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b088      	sub	sp, #32
 8000ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000baa:	463b      	mov	r3, r7
 8000bac:	2220      	movs	r2, #32
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f007 fd25 	bl	8008600 <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8000bb6:	4b2f      	ldr	r3, [pc, #188]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000bb8:	4a2f      	ldr	r2, [pc, #188]	; (8000c78 <MX_ADC2_Init+0xd4>)
 8000bba:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000bbc:	4b2d      	ldr	r3, [pc, #180]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000bbe:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000bc2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000bc4:	4b2b      	ldr	r3, [pc, #172]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bca:	4b2a      	ldr	r3, [pc, #168]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000bd0:	4b28      	ldr	r3, [pc, #160]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000bd6:	4b27      	ldr	r3, [pc, #156]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000bd8:	2201      	movs	r2, #1
 8000bda:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bdc:	4b25      	ldr	r3, [pc, #148]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000bde:	2204      	movs	r2, #4
 8000be0:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000be2:	4b24      	ldr	r3, [pc, #144]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000be8:	4b22      	ldr	r3, [pc, #136]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 8000bee:	4b21      	ldr	r3, [pc, #132]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000bf0:	2202      	movs	r2, #2
 8000bf2:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000bf4:	4b1f      	ldr	r3, [pc, #124]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000bfc:	4b1d      	ldr	r3, [pc, #116]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c04:	4b1b      	ldr	r3, [pc, #108]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000c0a:	4b1a      	ldr	r3, [pc, #104]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c12:	4818      	ldr	r0, [pc, #96]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000c14:	f002 f8ba 	bl	8002d8c <HAL_ADC_Init>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8000c1e:	f001 fb22 	bl	8002266 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000c22:	4b16      	ldr	r3, [pc, #88]	; (8000c7c <MX_ADC2_Init+0xd8>)
 8000c24:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c26:	2306      	movs	r3, #6
 8000c28:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c2e:	237f      	movs	r3, #127	; 0x7f
 8000c30:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c32:	2304      	movs	r3, #4
 8000c34:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c36:	2300      	movs	r3, #0
 8000c38:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c3a:	463b      	mov	r3, r7
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	480d      	ldr	r0, [pc, #52]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000c40:	f002 fca2 	bl	8003588 <HAL_ADC_ConfigChannel>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8000c4a:	f001 fb0c 	bl	8002266 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c4e:	4b0c      	ldr	r3, [pc, #48]	; (8000c80 <MX_ADC2_Init+0xdc>)
 8000c50:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c52:	230c      	movs	r3, #12
 8000c54:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c56:	463b      	mov	r3, r7
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4806      	ldr	r0, [pc, #24]	; (8000c74 <MX_ADC2_Init+0xd0>)
 8000c5c:	f002 fc94 	bl	8003588 <HAL_ADC_ConfigChannel>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_ADC2_Init+0xc6>
  {
    Error_Handler();
 8000c66:	f001 fafe 	bl	8002266 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c6a:	bf00      	nop
 8000c6c:	3720      	adds	r7, #32
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	200000a4 	.word	0x200000a4
 8000c78:	50000100 	.word	0x50000100
 8000c7c:	32601000 	.word	0x32601000
 8000c80:	10c00010 	.word	0x10c00010

08000c84 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b09e      	sub	sp, #120	; 0x78
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
 8000c9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c9c:	f107 0320 	add.w	r3, r7, #32
 8000ca0:	2244      	movs	r2, #68	; 0x44
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f007 fcab 	bl	8008600 <memset>
  if(adcHandle->Instance==ADC1)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000cb2:	d168      	bne.n	8000d86 <HAL_ADC_MspInit+0x102>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000cb4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cb8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000cba:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000cbe:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cc0:	f107 0320 	add.w	r3, r7, #32
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f005 f875 	bl	8005db4 <HAL_RCCEx_PeriphCLKConfig>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000cd0:	f001 fac9 	bl	8002266 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000cd4:	4b71      	ldr	r3, [pc, #452]	; (8000e9c <HAL_ADC_MspInit+0x218>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	4a70      	ldr	r2, [pc, #448]	; (8000e9c <HAL_ADC_MspInit+0x218>)
 8000cdc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000cde:	4b6f      	ldr	r3, [pc, #444]	; (8000e9c <HAL_ADC_MspInit+0x218>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d10b      	bne.n	8000cfe <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000ce6:	4b6e      	ldr	r3, [pc, #440]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cea:	4a6d      	ldr	r2, [pc, #436]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000cec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000cf0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cf2:	4b6b      	ldr	r3, [pc, #428]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000cf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cf6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000cfa:	61fb      	str	r3, [r7, #28]
 8000cfc:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cfe:	4b68      	ldr	r3, [pc, #416]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d02:	4a67      	ldr	r2, [pc, #412]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000d04:	f043 0302 	orr.w	r3, r3, #2
 8000d08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d0a:	4b65      	ldr	r3, [pc, #404]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000d0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d0e:	f003 0302 	and.w	r3, r3, #2
 8000d12:	61bb      	str	r3, [r7, #24]
 8000d14:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = V_Sen_Pin|SO_A_Pin;
 8000d16:	2303      	movs	r3, #3
 8000d18:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d22:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000d26:	4619      	mov	r1, r3
 8000d28:	485e      	ldr	r0, [pc, #376]	; (8000ea4 <HAL_ADC_MspInit+0x220>)
 8000d2a:	f004 f8bd 	bl	8004ea8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000d2e:	4b5e      	ldr	r3, [pc, #376]	; (8000ea8 <HAL_ADC_MspInit+0x224>)
 8000d30:	4a5e      	ldr	r2, [pc, #376]	; (8000eac <HAL_ADC_MspInit+0x228>)
 8000d32:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000d34:	4b5c      	ldr	r3, [pc, #368]	; (8000ea8 <HAL_ADC_MspInit+0x224>)
 8000d36:	2205      	movs	r2, #5
 8000d38:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d3a:	4b5b      	ldr	r3, [pc, #364]	; (8000ea8 <HAL_ADC_MspInit+0x224>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d40:	4b59      	ldr	r3, [pc, #356]	; (8000ea8 <HAL_ADC_MspInit+0x224>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000d46:	4b58      	ldr	r3, [pc, #352]	; (8000ea8 <HAL_ADC_MspInit+0x224>)
 8000d48:	2280      	movs	r2, #128	; 0x80
 8000d4a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d4c:	4b56      	ldr	r3, [pc, #344]	; (8000ea8 <HAL_ADC_MspInit+0x224>)
 8000d4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d52:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000d54:	4b54      	ldr	r3, [pc, #336]	; (8000ea8 <HAL_ADC_MspInit+0x224>)
 8000d56:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000d5a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000d5c:	4b52      	ldr	r3, [pc, #328]	; (8000ea8 <HAL_ADC_MspInit+0x224>)
 8000d5e:	2220      	movs	r2, #32
 8000d60:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000d62:	4b51      	ldr	r3, [pc, #324]	; (8000ea8 <HAL_ADC_MspInit+0x224>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000d68:	484f      	ldr	r0, [pc, #316]	; (8000ea8 <HAL_ADC_MspInit+0x224>)
 8000d6a:	f003 facd 	bl	8004308 <HAL_DMA_Init>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <HAL_ADC_MspInit+0xf4>
    {
      Error_Handler();
 8000d74:	f001 fa77 	bl	8002266 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	4a4b      	ldr	r2, [pc, #300]	; (8000ea8 <HAL_ADC_MspInit+0x224>)
 8000d7c:	655a      	str	r2, [r3, #84]	; 0x54
 8000d7e:	4a4a      	ldr	r2, [pc, #296]	; (8000ea8 <HAL_ADC_MspInit+0x224>)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000d84:	e086      	b.n	8000e94 <HAL_ADC_MspInit+0x210>
  else if(adcHandle->Instance==ADC2)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a49      	ldr	r2, [pc, #292]	; (8000eb0 <HAL_ADC_MspInit+0x22c>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	f040 8081 	bne.w	8000e94 <HAL_ADC_MspInit+0x210>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000d92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d96:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000d98:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000d9c:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d9e:	f107 0320 	add.w	r3, r7, #32
 8000da2:	4618      	mov	r0, r3
 8000da4:	f005 f806 	bl	8005db4 <HAL_RCCEx_PeriphCLKConfig>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <HAL_ADC_MspInit+0x12e>
      Error_Handler();
 8000dae:	f001 fa5a 	bl	8002266 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000db2:	4b3a      	ldr	r3, [pc, #232]	; (8000e9c <HAL_ADC_MspInit+0x218>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	3301      	adds	r3, #1
 8000db8:	4a38      	ldr	r2, [pc, #224]	; (8000e9c <HAL_ADC_MspInit+0x218>)
 8000dba:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000dbc:	4b37      	ldr	r3, [pc, #220]	; (8000e9c <HAL_ADC_MspInit+0x218>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d10b      	bne.n	8000ddc <HAL_ADC_MspInit+0x158>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000dc4:	4b36      	ldr	r3, [pc, #216]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000dc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dc8:	4a35      	ldr	r2, [pc, #212]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000dca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000dce:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dd0:	4b33      	ldr	r3, [pc, #204]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000dd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dd4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000dd8:	617b      	str	r3, [r7, #20]
 8000dda:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ddc:	4b30      	ldr	r3, [pc, #192]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000de0:	4a2f      	ldr	r2, [pc, #188]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000de2:	f043 0301 	orr.w	r3, r3, #1
 8000de6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000de8:	4b2d      	ldr	r3, [pc, #180]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000dea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dec:	f003 0301 	and.w	r3, r3, #1
 8000df0:	613b      	str	r3, [r7, #16]
 8000df2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df4:	4b2a      	ldr	r3, [pc, #168]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000df6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000df8:	4a29      	ldr	r2, [pc, #164]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000dfa:	f043 0302 	orr.w	r3, r3, #2
 8000dfe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e00:	4b27      	ldr	r3, [pc, #156]	; (8000ea0 <HAL_ADC_MspInit+0x21c>)
 8000e02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e04:	f003 0302 	and.w	r3, r3, #2
 8000e08:	60fb      	str	r3, [r7, #12]
 8000e0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = T_Sen_Pin;
 8000e0c:	2380      	movs	r3, #128	; 0x80
 8000e0e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e10:	2303      	movs	r3, #3
 8000e12:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(T_Sen_GPIO_Port, &GPIO_InitStruct);
 8000e18:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e22:	f004 f841 	bl	8004ea8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SO_B_Pin;
 8000e26:	2304      	movs	r3, #4
 8000e28:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(SO_B_GPIO_Port, &GPIO_InitStruct);
 8000e32:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000e36:	4619      	mov	r1, r3
 8000e38:	481a      	ldr	r0, [pc, #104]	; (8000ea4 <HAL_ADC_MspInit+0x220>)
 8000e3a:	f004 f835 	bl	8004ea8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8000e3e:	4b1d      	ldr	r3, [pc, #116]	; (8000eb4 <HAL_ADC_MspInit+0x230>)
 8000e40:	4a1d      	ldr	r2, [pc, #116]	; (8000eb8 <HAL_ADC_MspInit+0x234>)
 8000e42:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8000e44:	4b1b      	ldr	r3, [pc, #108]	; (8000eb4 <HAL_ADC_MspInit+0x230>)
 8000e46:	2224      	movs	r2, #36	; 0x24
 8000e48:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e4a:	4b1a      	ldr	r3, [pc, #104]	; (8000eb4 <HAL_ADC_MspInit+0x230>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e50:	4b18      	ldr	r3, [pc, #96]	; (8000eb4 <HAL_ADC_MspInit+0x230>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000e56:	4b17      	ldr	r3, [pc, #92]	; (8000eb4 <HAL_ADC_MspInit+0x230>)
 8000e58:	2280      	movs	r2, #128	; 0x80
 8000e5a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e5c:	4b15      	ldr	r3, [pc, #84]	; (8000eb4 <HAL_ADC_MspInit+0x230>)
 8000e5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e62:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e64:	4b13      	ldr	r3, [pc, #76]	; (8000eb4 <HAL_ADC_MspInit+0x230>)
 8000e66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e6a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000e6c:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <HAL_ADC_MspInit+0x230>)
 8000e6e:	2220      	movs	r2, #32
 8000e70:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000e72:	4b10      	ldr	r3, [pc, #64]	; (8000eb4 <HAL_ADC_MspInit+0x230>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000e78:	480e      	ldr	r0, [pc, #56]	; (8000eb4 <HAL_ADC_MspInit+0x230>)
 8000e7a:	f003 fa45 	bl	8004308 <HAL_DMA_Init>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <HAL_ADC_MspInit+0x204>
      Error_Handler();
 8000e84:	f001 f9ef 	bl	8002266 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	4a0a      	ldr	r2, [pc, #40]	; (8000eb4 <HAL_ADC_MspInit+0x230>)
 8000e8c:	655a      	str	r2, [r3, #84]	; 0x54
 8000e8e:	4a09      	ldr	r2, [pc, #36]	; (8000eb4 <HAL_ADC_MspInit+0x230>)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6293      	str	r3, [r2, #40]	; 0x28
}
 8000e94:	bf00      	nop
 8000e96:	3778      	adds	r7, #120	; 0x78
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20000094 	.word	0x20000094
 8000ea0:	40021000 	.word	0x40021000
 8000ea4:	48000400 	.word	0x48000400
 8000ea8:	2000017c 	.word	0x2000017c
 8000eac:	40020008 	.word	0x40020008
 8000eb0:	50000100 	.word	0x50000100
 8000eb4:	200001dc 	.word	0x200001dc
 8000eb8:	4002001c 	.word	0x4002001c

08000ebc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000ec2:	4b16      	ldr	r3, [pc, #88]	; (8000f1c <MX_DMA_Init+0x60>)
 8000ec4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ec6:	4a15      	ldr	r2, [pc, #84]	; (8000f1c <MX_DMA_Init+0x60>)
 8000ec8:	f043 0304 	orr.w	r3, r3, #4
 8000ecc:	6493      	str	r3, [r2, #72]	; 0x48
 8000ece:	4b13      	ldr	r3, [pc, #76]	; (8000f1c <MX_DMA_Init+0x60>)
 8000ed0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ed2:	f003 0304 	and.w	r3, r3, #4
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000eda:	4b10      	ldr	r3, [pc, #64]	; (8000f1c <MX_DMA_Init+0x60>)
 8000edc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ede:	4a0f      	ldr	r2, [pc, #60]	; (8000f1c <MX_DMA_Init+0x60>)
 8000ee0:	f043 0301 	orr.w	r3, r3, #1
 8000ee4:	6493      	str	r3, [r2, #72]	; 0x48
 8000ee6:	4b0d      	ldr	r3, [pc, #52]	; (8000f1c <MX_DMA_Init+0x60>)
 8000ee8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	603b      	str	r3, [r7, #0]
 8000ef0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	200b      	movs	r0, #11
 8000ef8:	f003 f9d1 	bl	800429e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000efc:	200b      	movs	r0, #11
 8000efe:	f003 f9e8 	bl	80042d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000f02:	2200      	movs	r2, #0
 8000f04:	2100      	movs	r1, #0
 8000f06:	200c      	movs	r0, #12
 8000f08:	f003 f9c9 	bl	800429e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000f0c:	200c      	movs	r0, #12
 8000f0e:	f003 f9e0 	bl	80042d2 <HAL_NVIC_EnableIRQ>

}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	40021000 	.word	0x40021000

08000f20 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000f24:	4b1f      	ldr	r3, [pc, #124]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f26:	4a20      	ldr	r2, [pc, #128]	; (8000fa8 <MX_FDCAN1_Init+0x88>)
 8000f28:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000f2a:	4b1e      	ldr	r3, [pc, #120]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000f30:	4b1c      	ldr	r3, [pc, #112]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000f36:	4b1b      	ldr	r3, [pc, #108]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000f3c:	4b19      	ldr	r3, [pc, #100]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000f42:	4b18      	ldr	r3, [pc, #96]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000f48:	4b16      	ldr	r3, [pc, #88]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000f4e:	4b15      	ldr	r3, [pc, #84]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000f54:	4b13      	ldr	r3, [pc, #76]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f56:	2201      	movs	r2, #1
 8000f58:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000f5a:	4b12      	ldr	r3, [pc, #72]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f5c:	2202      	movs	r2, #2
 8000f5e:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000f60:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f62:	2202      	movs	r2, #2
 8000f64:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000f66:	4b0f      	ldr	r3, [pc, #60]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000f6c:	4b0d      	ldr	r3, [pc, #52]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000f72:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000f78:	4b0a      	ldr	r3, [pc, #40]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000f7e:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000f84:	4b07      	ldr	r3, [pc, #28]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000f8a:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000f90:	4804      	ldr	r0, [pc, #16]	; (8000fa4 <MX_FDCAN1_Init+0x84>)
 8000f92:	f003 fc2b 	bl	80047ec <HAL_FDCAN_Init>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000f9c:	f001 f963 	bl	8002266 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000fa0:	bf00      	nop
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	2000023c 	.word	0x2000023c
 8000fa8:	40006400 	.word	0x40006400

08000fac <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b09a      	sub	sp, #104	; 0x68
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fc4:	f107 0310 	add.w	r3, r7, #16
 8000fc8:	2244      	movs	r2, #68	; 0x44
 8000fca:	2100      	movs	r1, #0
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f007 fb17 	bl	8008600 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a24      	ldr	r2, [pc, #144]	; (8001068 <HAL_FDCAN_MspInit+0xbc>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d140      	bne.n	800105e <HAL_FDCAN_MspInit+0xb2>
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000fdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fe0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000fe2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000fe6:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fe8:	f107 0310 	add.w	r3, r7, #16
 8000fec:	4618      	mov	r0, r3
 8000fee:	f004 fee1 	bl	8005db4 <HAL_RCCEx_PeriphCLKConfig>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000ff8:	f001 f935 	bl	8002266 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000ffc:	4b1b      	ldr	r3, [pc, #108]	; (800106c <HAL_FDCAN_MspInit+0xc0>)
 8000ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001000:	4a1a      	ldr	r2, [pc, #104]	; (800106c <HAL_FDCAN_MspInit+0xc0>)
 8001002:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001006:	6593      	str	r3, [r2, #88]	; 0x58
 8001008:	4b18      	ldr	r3, [pc, #96]	; (800106c <HAL_FDCAN_MspInit+0xc0>)
 800100a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800100c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001014:	4b15      	ldr	r3, [pc, #84]	; (800106c <HAL_FDCAN_MspInit+0xc0>)
 8001016:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001018:	4a14      	ldr	r2, [pc, #80]	; (800106c <HAL_FDCAN_MspInit+0xc0>)
 800101a:	f043 0302 	orr.w	r3, r3, #2
 800101e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001020:	4b12      	ldr	r3, [pc, #72]	; (800106c <HAL_FDCAN_MspInit+0xc0>)
 8001022:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001024:	f003 0302 	and.w	r3, r3, #2
 8001028:	60bb      	str	r3, [r7, #8]
 800102a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin|CAN_TX_Pin;
 800102c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001030:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001032:	2302      	movs	r3, #2
 8001034:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103a:	2300      	movs	r3, #0
 800103c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800103e:	2309      	movs	r3, #9
 8001040:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001042:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001046:	4619      	mov	r1, r3
 8001048:	4809      	ldr	r0, [pc, #36]	; (8001070 <HAL_FDCAN_MspInit+0xc4>)
 800104a:	f003 ff2d 	bl	8004ea8 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 3, 0);
 800104e:	2200      	movs	r2, #0
 8001050:	2103      	movs	r1, #3
 8001052:	2015      	movs	r0, #21
 8001054:	f003 f923 	bl	800429e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001058:	2015      	movs	r0, #21
 800105a:	f003 f93a 	bl	80042d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 800105e:	bf00      	nop
 8001060:	3768      	adds	r7, #104	; 0x68
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40006400 	.word	0x40006400
 800106c:	40021000 	.word	0x40021000
 8001070:	48000400 	.word	0x48000400

08001074 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b08a      	sub	sp, #40	; 0x28
 8001078:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107a:	f107 0314 	add.w	r3, r7, #20
 800107e:	2200      	movs	r2, #0
 8001080:	601a      	str	r2, [r3, #0]
 8001082:	605a      	str	r2, [r3, #4]
 8001084:	609a      	str	r2, [r3, #8]
 8001086:	60da      	str	r2, [r3, #12]
 8001088:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800108a:	4b41      	ldr	r3, [pc, #260]	; (8001190 <MX_GPIO_Init+0x11c>)
 800108c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800108e:	4a40      	ldr	r2, [pc, #256]	; (8001190 <MX_GPIO_Init+0x11c>)
 8001090:	f043 0320 	orr.w	r3, r3, #32
 8001094:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001096:	4b3e      	ldr	r3, [pc, #248]	; (8001190 <MX_GPIO_Init+0x11c>)
 8001098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109a:	f003 0320 	and.w	r3, r3, #32
 800109e:	613b      	str	r3, [r7, #16]
 80010a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a2:	4b3b      	ldr	r3, [pc, #236]	; (8001190 <MX_GPIO_Init+0x11c>)
 80010a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a6:	4a3a      	ldr	r2, [pc, #232]	; (8001190 <MX_GPIO_Init+0x11c>)
 80010a8:	f043 0301 	orr.w	r3, r3, #1
 80010ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010ae:	4b38      	ldr	r3, [pc, #224]	; (8001190 <MX_GPIO_Init+0x11c>)
 80010b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b2:	f003 0301 	and.w	r3, r3, #1
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ba:	4b35      	ldr	r3, [pc, #212]	; (8001190 <MX_GPIO_Init+0x11c>)
 80010bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010be:	4a34      	ldr	r2, [pc, #208]	; (8001190 <MX_GPIO_Init+0x11c>)
 80010c0:	f043 0302 	orr.w	r3, r3, #2
 80010c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010c6:	4b32      	ldr	r3, [pc, #200]	; (8001190 <MX_GPIO_Init+0x11c>)
 80010c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ca:	f003 0302 	and.w	r3, r3, #2
 80010ce:	60bb      	str	r3, [r7, #8]
 80010d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010d2:	4b2f      	ldr	r3, [pc, #188]	; (8001190 <MX_GPIO_Init+0x11c>)
 80010d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d6:	4a2e      	ldr	r2, [pc, #184]	; (8001190 <MX_GPIO_Init+0x11c>)
 80010d8:	f043 0304 	orr.w	r3, r3, #4
 80010dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010de:	4b2c      	ldr	r3, [pc, #176]	; (8001190 <MX_GPIO_Init+0x11c>)
 80010e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e2:	f003 0304 	and.w	r3, r3, #4
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Y_Pin|LED_G_Pin, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 80010f0:	4828      	ldr	r0, [pc, #160]	; (8001194 <MX_GPIO_Init+0x120>)
 80010f2:	f004 f873 	bl	80051dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 80010f6:	2200      	movs	r2, #0
 80010f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001100:	f004 f86c 	bl	80051dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IF_A_Pin;
 8001104:	2320      	movs	r3, #32
 8001106:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001108:	2300      	movs	r3, #0
 800110a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IF_A_GPIO_Port, &GPIO_InitStruct);
 8001110:	f107 0314 	add.w	r3, r7, #20
 8001114:	4619      	mov	r1, r3
 8001116:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111a:	f003 fec5 	bl	8004ea8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IF_B_Pin;
 800111e:	2340      	movs	r3, #64	; 0x40
 8001120:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001122:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001126:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IF_B_GPIO_Port, &GPIO_InitStruct);
 800112c:	f107 0314 	add.w	r3, r7, #20
 8001130:	4619      	mov	r1, r3
 8001132:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001136:	f003 feb7 	bl	8004ea8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_Y_Pin|LED_G_Pin;
 800113a:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800113e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001140:	2301      	movs	r3, #1
 8001142:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001148:	2300      	movs	r3, #0
 800114a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800114c:	f107 0314 	add.w	r3, r7, #20
 8001150:	4619      	mov	r1, r3
 8001152:	4810      	ldr	r0, [pc, #64]	; (8001194 <MX_GPIO_Init+0x120>)
 8001154:	f003 fea8 	bl	8004ea8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8001158:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800115c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800115e:	2301      	movs	r3, #1
 8001160:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001166:	2302      	movs	r3, #2
 8001168:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	4619      	mov	r1, r3
 8001170:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001174:	f003 fe98 	bl	8004ea8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8001178:	2200      	movs	r2, #0
 800117a:	2101      	movs	r1, #1
 800117c:	2017      	movs	r0, #23
 800117e:	f003 f88e 	bl	800429e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001182:	2017      	movs	r0, #23
 8001184:	f003 f8a5 	bl	80042d2 <HAL_NVIC_EnableIRQ>

}
 8001188:	bf00      	nop
 800118a:	3728      	adds	r7, #40	; 0x28
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40021000 	.word	0x40021000
 8001194:	48000400 	.word	0x48000400

08001198 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80011a0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80011a4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80011a8:	f003 0301 	and.w	r3, r3, #1
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d013      	beq.n	80011d8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80011b0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80011b4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80011b8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d00b      	beq.n	80011d8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80011c0:	e000      	b.n	80011c4 <ITM_SendChar+0x2c>
    {
      __NOP();
 80011c2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80011c4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d0f9      	beq.n	80011c2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80011ce:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80011d2:	687a      	ldr	r2, [r7, #4]
 80011d4:	b2d2      	uxtb	r2, r2
 80011d6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80011d8:	687b      	ldr	r3, [r7, #4]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr

080011e6 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// For SWD debug port 0 printf()
int _write(int file, char *ptr, int len)
{
 80011e6:	b580      	push	{r7, lr}
 80011e8:	b086      	sub	sp, #24
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	60f8      	str	r0, [r7, #12]
 80011ee:	60b9      	str	r1, [r7, #8]
 80011f0:	607a      	str	r2, [r7, #4]
	int i=0;
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
	for(i=0; i<len; i++)
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
 80011fa:	e009      	b.n	8001210 <_write+0x2a>
		ITM_SendChar((*ptr++));
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	1c5a      	adds	r2, r3, #1
 8001200:	60ba      	str	r2, [r7, #8]
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff ffc7 	bl	8001198 <ITM_SendChar>
	for(i=0; i<len; i++)
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	3301      	adds	r3, #1
 800120e:	617b      	str	r3, [r7, #20]
 8001210:	697a      	ldr	r2, [r7, #20]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	429a      	cmp	r2, r3
 8001216:	dbf1      	blt.n	80011fc <_write+0x16>
	return len;
 8001218:	687b      	ldr	r3, [r7, #4]
}
 800121a:	4618      	mov	r0, r3
 800121c:	3718      	adds	r7, #24
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
	...

08001224 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800122a:	f001 faec 	bl	8002806 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800122e:	f000 f91d 	bl	800146c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001232:	f7ff ff1f 	bl	8001074 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001236:	f7ff fc29 	bl	8000a8c <MX_ADC1_Init>
  MX_ADC2_Init();
 800123a:	f7ff fcb3 	bl	8000ba4 <MX_ADC2_Init>
  MX_FDCAN1_Init();
 800123e:	f7ff fe6f 	bl	8000f20 <MX_FDCAN1_Init>
  MX_DMA_Init();
 8001242:	f7ff fe3b 	bl	8000ebc <MX_DMA_Init>
  MX_TIM2_Init();
 8001246:	f001 f9d1 	bl	80025ec <MX_TIM2_Init>
  MX_SPI3_Init();
 800124a:	f001 f811 	bl	8002270 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  printf("Actuator Firmware Version: %i\n",REV);
 800124e:	2101      	movs	r1, #1
 8001250:	486a      	ldr	r0, [pc, #424]	; (80013fc <main+0x1d8>)
 8001252:	f007 f9dd 	bl	8008610 <iprintf>

  /* Start ADCs */
  printf("Start ADC... ");
 8001256:	486a      	ldr	r0, [pc, #424]	; (8001400 <main+0x1dc>)
 8001258:	f007 f9da 	bl	8008610 <iprintf>
  HAL_ADC_Start(&hadc1);
 800125c:	4869      	ldr	r0, [pc, #420]	; (8001404 <main+0x1e0>)
 800125e:	f001 ff1f 	bl	80030a0 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8001262:	4869      	ldr	r0, [pc, #420]	; (8001408 <main+0x1e4>)
 8001264:	f001 ff1c 	bl	80030a0 <HAL_ADC_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc.ADC1_DMA_Buff, 2);
 8001268:	2202      	movs	r2, #2
 800126a:	4968      	ldr	r1, [pc, #416]	; (800140c <main+0x1e8>)
 800126c:	4865      	ldr	r0, [pc, #404]	; (8001404 <main+0x1e0>)
 800126e:	f002 f8ab 	bl	80033c8 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc.ADC2_DMA_Buff, 2);
 8001272:	2202      	movs	r2, #2
 8001274:	4966      	ldr	r1, [pc, #408]	; (8001410 <main+0x1ec>)
 8001276:	4864      	ldr	r0, [pc, #400]	; (8001408 <main+0x1e4>)
 8001278:	f002 f8a6 	bl	80033c8 <HAL_ADC_Start_DMA>
  printf("Good\n");
 800127c:	4865      	ldr	r0, [pc, #404]	; (8001414 <main+0x1f0>)
 800127e:	f007 fa4d 	bl	800871c <puts>

  /* Start Timers */
  printf("Start TIM... ");
 8001282:	4865      	ldr	r0, [pc, #404]	; (8001418 <main+0x1f4>)
 8001284:	f007 f9c4 	bl	8008610 <iprintf>
  HAL_TIM_Base_Start_IT(&htim2);
 8001288:	4864      	ldr	r0, [pc, #400]	; (800141c <main+0x1f8>)
 800128a:	f005 fef3 	bl	8007074 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim2, Phase_A_Ch);
 800128e:	210c      	movs	r1, #12
 8001290:	4862      	ldr	r0, [pc, #392]	; (800141c <main+0x1f8>)
 8001292:	f005 ffbb 	bl	800720c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, Phase_B_Ch);
 8001296:	2108      	movs	r1, #8
 8001298:	4860      	ldr	r0, [pc, #384]	; (800141c <main+0x1f8>)
 800129a:	f005 ffb7 	bl	800720c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, Phase_C_Ch);
 800129e:	2100      	movs	r1, #0
 80012a0:	485e      	ldr	r0, [pc, #376]	; (800141c <main+0x1f8>)
 80012a2:	f005 ffb3 	bl	800720c <HAL_TIM_PWM_Start>
  Set_PWM3(0,0,0);							// Set PWM channels to off
 80012a6:	ed9f 1a5e 	vldr	s2, [pc, #376]	; 8001420 <main+0x1fc>
 80012aa:	eddf 0a5d 	vldr	s1, [pc, #372]	; 8001420 <main+0x1fc>
 80012ae:	ed9f 0a5c 	vldr	s0, [pc, #368]	; 8001420 <main+0x1fc>
 80012b2:	f000 fb91 	bl	80019d8 <Set_PWM3>
  printf("Good\n");
 80012b6:	4857      	ldr	r0, [pc, #348]	; (8001414 <main+0x1f0>)
 80012b8:	f007 fa30 	bl	800871c <puts>

  /* Start Encoder */
  printf("Start ENC... ");
 80012bc:	4859      	ldr	r0, [pc, #356]	; (8001424 <main+0x200>)
 80012be:	f007 f9a7 	bl	8008610 <iprintf>
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1);
 80012c2:	2201      	movs	r2, #1
 80012c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012cc:	f003 ff86 	bl	80051dc <HAL_GPIO_WritePin>
  // 		command1, 	command2,   data1,	    data2,      mask1,      mask2
  ENC_Write(0b11010000, 0b01100000, 0b01000000, 0b00000001, 0b11000000, 0b00011111);		// write MOD_1	06 register
 80012d0:	231f      	movs	r3, #31
 80012d2:	9301      	str	r3, [sp, #4]
 80012d4:	23c0      	movs	r3, #192	; 0xc0
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	2301      	movs	r3, #1
 80012da:	2240      	movs	r2, #64	; 0x40
 80012dc:	2160      	movs	r1, #96	; 0x60
 80012de:	20d0      	movs	r0, #208	; 0xd0
 80012e0:	f000 fa68 	bl	80017b4 <ENC_Write>
  ENC_Write(0b11010000, 0b10000000, 0b00000000, 0b00000001, 0b00000000, 0b00000111);		// write MOD_2	08 register
 80012e4:	2307      	movs	r3, #7
 80012e6:	9301      	str	r3, [sp, #4]
 80012e8:	2300      	movs	r3, #0
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	2301      	movs	r3, #1
 80012ee:	2200      	movs	r2, #0
 80012f0:	2180      	movs	r1, #128	; 0x80
 80012f2:	20d0      	movs	r0, #208	; 0xd0
 80012f4:	f000 fa5e 	bl	80017b4 <ENC_Write>
  ENC_Write(0b11010000, 0b10010000, 0b00000000, 0b00000000, 0b00000000, 0b00001111);		// write MOD_3  09 register
 80012f8:	230f      	movs	r3, #15
 80012fa:	9301      	str	r3, [sp, #4]
 80012fc:	2300      	movs	r3, #0
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	2300      	movs	r3, #0
 8001302:	2200      	movs	r2, #0
 8001304:	2190      	movs	r1, #144	; 0x90
 8001306:	20d0      	movs	r0, #208	; 0xd0
 8001308:	f000 fa54 	bl	80017b4 <ENC_Write>
  ENC_Write(0b11010000, 0b11100000, 0b00000000, 0b10000000, 0b00000000, 0b10011011);		// write MOD_4	0E register
 800130c:	239b      	movs	r3, #155	; 0x9b
 800130e:	9301      	str	r3, [sp, #4]
 8001310:	2300      	movs	r3, #0
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	2380      	movs	r3, #128	; 0x80
 8001316:	2200      	movs	r2, #0
 8001318:	21e0      	movs	r1, #224	; 0xe0
 800131a:	20d0      	movs	r0, #208	; 0xd0
 800131c:	f000 fa4a 	bl	80017b4 <ENC_Write>

  ENC_Read_Ang(&enc.SPI_theta);
 8001320:	4841      	ldr	r0, [pc, #260]	; (8001428 <main+0x204>)
 8001322:	f000 f9f3 	bl	800170c <ENC_Read_Ang>
  enc.IIF_Counter = (int)(enc.SPI_theta /360.0f * 4095.0f);	// Zero encoder
 8001326:	4b41      	ldr	r3, [pc, #260]	; (800142c <main+0x208>)
 8001328:	ed93 7a01 	vldr	s14, [r3, #4]
 800132c:	eddf 6a40 	vldr	s13, [pc, #256]	; 8001430 <main+0x20c>
 8001330:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001334:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8001434 <main+0x210>
 8001338:	ee67 7a87 	vmul.f32	s15, s15, s14
 800133c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001340:	ee17 3a90 	vmov	r3, s15
 8001344:	b21a      	sxth	r2, r3
 8001346:	4b39      	ldr	r3, [pc, #228]	; (800142c <main+0x208>)
 8001348:	811a      	strh	r2, [r3, #8]
  printf("Good\n");
 800134a:	4832      	ldr	r0, [pc, #200]	; (8001414 <main+0x1f0>)
 800134c:	f007 f9e6 	bl	800871c <puts>

  /* Start CAN */
  printf("Start CAN... ");
 8001350:	4839      	ldr	r0, [pc, #228]	; (8001438 <main+0x214>)
 8001352:	f007 f95d 	bl	8008610 <iprintf>
  // can code
  printf("Good\n");
 8001356:	482f      	ldr	r0, [pc, #188]	; (8001414 <main+0x1f0>)
 8001358:	f007 f9e0 	bl	800871c <puts>

  /* Setup ADC structure */
  adc.VDDA = 3.30f;
 800135c:	4b37      	ldr	r3, [pc, #220]	; (800143c <main+0x218>)
 800135e:	4a38      	ldr	r2, [pc, #224]	; (8001440 <main+0x21c>)
 8001360:	601a      	str	r2, [r3, #0]
  adc.V_bat_R_Top = 255.0f;
 8001362:	4b36      	ldr	r3, [pc, #216]	; (800143c <main+0x218>)
 8001364:	4a37      	ldr	r2, [pc, #220]	; (8001444 <main+0x220>)
 8001366:	61da      	str	r2, [r3, #28]
  adc.V_bat_R_Bot = 10.0f;
 8001368:	4b34      	ldr	r3, [pc, #208]	; (800143c <main+0x218>)
 800136a:	4a37      	ldr	r2, [pc, #220]	; (8001448 <main+0x224>)
 800136c:	619a      	str	r2, [r3, #24]
  adc.Temp_V_Offset = 0.424f;
 800136e:	4b33      	ldr	r3, [pc, #204]	; (800143c <main+0x218>)
 8001370:	4a36      	ldr	r2, [pc, #216]	; (800144c <main+0x228>)
 8001372:	625a      	str	r2, [r3, #36]	; 0x24
  adc.Temp_Slope = 0.00625f;
 8001374:	4b31      	ldr	r3, [pc, #196]	; (800143c <main+0x218>)
 8001376:	4a36      	ldr	r2, [pc, #216]	; (8001450 <main+0x22c>)
 8001378:	629a      	str	r2, [r3, #40]	; 0x28
  adc.R_Shunt_Res = 0.001f;
 800137a:	4b30      	ldr	r3, [pc, #192]	; (800143c <main+0x218>)
 800137c:	4a35      	ldr	r2, [pc, #212]	; (8001454 <main+0x230>)
 800137e:	63da      	str	r2, [r3, #60]	; 0x3c
  adc.SO_Gain = 40.0f;
 8001380:	4b2e      	ldr	r3, [pc, #184]	; (800143c <main+0x218>)
 8001382:	2228      	movs	r2, #40	; 0x28
 8001384:	641a      	str	r2, [r3, #64]	; 0x40

  /* Setup FOC structure*/
  foc.Pole_Pairs = 21.0f;
 8001386:	4b34      	ldr	r3, [pc, #208]	; (8001458 <main+0x234>)
 8001388:	2215      	movs	r2, #21
 800138a:	609a      	str	r2, [r3, #8]
  foc.dt = (float)(2.0f/(170.0f*1000000.0f/(htim2.Init.Period+1)/(htim2.Init.RepetitionCounter+1)));
 800138c:	4b23      	ldr	r3, [pc, #140]	; (800141c <main+0x1f8>)
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	3301      	adds	r3, #1
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800139a:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800145c <main+0x238>
 800139e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80013a2:	4b1e      	ldr	r3, [pc, #120]	; (800141c <main+0x1f8>)
 80013a4:	695b      	ldr	r3, [r3, #20]
 80013a6:	3301      	adds	r3, #1
 80013a8:	ee07 3a90 	vmov	s15, r3
 80013ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013b4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80013b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013bc:	4b26      	ldr	r3, [pc, #152]	; (8001458 <main+0x234>)
 80013be:	edc3 7a03 	vstr	s15, [r3, #12]
  foc.PWM_Reg_Max = htim2.Init.Period;
 80013c2:	4b16      	ldr	r3, [pc, #88]	; (800141c <main+0x1f8>)
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	b29a      	uxth	r2, r3
 80013c8:	4b23      	ldr	r3, [pc, #140]	; (8001458 <main+0x234>)
 80013ca:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  foc.RCR   = 0;
 80013ce:	4b22      	ldr	r3, [pc, #136]	; (8001458 <main+0x234>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
  foc.RCR_n = 13;	  // 5=10kHz, 7=8kHz, 13=5kHz	freq=32.5(RCR_n)^-0.724
 80013d4:	4b20      	ldr	r3, [pc, #128]	; (8001458 <main+0x234>)
 80013d6:	220d      	movs	r2, #13
 80013d8:	605a      	str	r2, [r3, #4]

  /* Setup Filter structure */
  fil.i_k[0]    = 0.421f;	fil.i_k[1]    = 0.158f;
 80013da:	4b21      	ldr	r3, [pc, #132]	; (8001460 <main+0x23c>)
 80013dc:	4a21      	ldr	r2, [pc, #132]	; (8001464 <main+0x240>)
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	4b1f      	ldr	r3, [pc, #124]	; (8001460 <main+0x23c>)
 80013e2:	4a21      	ldr	r2, [pc, #132]	; (8001468 <main+0x244>)
 80013e4:	605a      	str	r2, [r3, #4]
  fil.Misc_k[0] = 0.421f;	fil.Misc_k[1] = 0.158f;
 80013e6:	4b1e      	ldr	r3, [pc, #120]	; (8001460 <main+0x23c>)
 80013e8:	4a1e      	ldr	r2, [pc, #120]	; (8001464 <main+0x240>)
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	4b1c      	ldr	r3, [pc, #112]	; (8001460 <main+0x23c>)
 80013ee:	4a1e      	ldr	r2, [pc, #120]	; (8001468 <main+0x244>)
 80013f0:	60da      	str	r2, [r3, #12]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(100);
 80013f2:	2064      	movs	r0, #100	; 0x64
 80013f4:	f001 fa78 	bl	80028e8 <HAL_Delay>
 80013f8:	e7fb      	b.n	80013f2 <main+0x1ce>
 80013fa:	bf00      	nop
 80013fc:	0800981c 	.word	0x0800981c
 8001400:	0800983c 	.word	0x0800983c
 8001404:	20000110 	.word	0x20000110
 8001408:	200000a4 	.word	0x200000a4
 800140c:	20000328 	.word	0x20000328
 8001410:	20000330 	.word	0x20000330
 8001414:	0800984c 	.word	0x0800984c
 8001418:	08009854 	.word	0x08009854
 800141c:	20000470 	.word	0x20000470
 8001420:	00000000 	.word	0x00000000
 8001424:	08009864 	.word	0x08009864
 8001428:	200002a4 	.word	0x200002a4
 800142c:	200002a0 	.word	0x200002a0
 8001430:	43b40000 	.word	0x43b40000
 8001434:	457ff000 	.word	0x457ff000
 8001438:	08009874 	.word	0x08009874
 800143c:	20000324 	.word	0x20000324
 8001440:	40533333 	.word	0x40533333
 8001444:	437f0000 	.word	0x437f0000
 8001448:	41200000 	.word	0x41200000
 800144c:	3ed91687 	.word	0x3ed91687
 8001450:	3bcccccd 	.word	0x3bcccccd
 8001454:	3a83126f 	.word	0x3a83126f
 8001458:	200002c0 	.word	0x200002c0
 800145c:	4d221fe8 	.word	0x4d221fe8
 8001460:	200003ec 	.word	0x200003ec
 8001464:	3ed78d50 	.word	0x3ed78d50
 8001468:	3e21cac1 	.word	0x3e21cac1

0800146c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b094      	sub	sp, #80	; 0x50
 8001470:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001472:	f107 0318 	add.w	r3, r7, #24
 8001476:	2238      	movs	r2, #56	; 0x38
 8001478:	2100      	movs	r1, #0
 800147a:	4618      	mov	r0, r3
 800147c:	f007 f8c0 	bl	8008600 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001480:	1d3b      	adds	r3, r7, #4
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800148e:	2000      	movs	r0, #0
 8001490:	f003 fee0 	bl	8005254 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001494:	2301      	movs	r3, #1
 8001496:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001498:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800149c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800149e:	2302      	movs	r3, #2
 80014a0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014a2:	2303      	movs	r3, #3
 80014a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV3;
 80014a6:	2303      	movs	r3, #3
 80014a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80014aa:	2355      	movs	r3, #85	; 0x55
 80014ac:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014ae:	2302      	movs	r3, #2
 80014b0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014b2:	2302      	movs	r3, #2
 80014b4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014b6:	2302      	movs	r3, #2
 80014b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ba:	f107 0318 	add.w	r3, r7, #24
 80014be:	4618      	mov	r0, r3
 80014c0:	f003 ff7c 	bl	80053bc <HAL_RCC_OscConfig>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <SystemClock_Config+0x62>
  {
    Error_Handler();
 80014ca:	f000 fecc 	bl	8002266 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014ce:	230f      	movs	r3, #15
 80014d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014d2:	2303      	movs	r3, #3
 80014d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014d6:	2300      	movs	r3, #0
 80014d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014da:	2300      	movs	r3, #0
 80014dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014de:	2300      	movs	r3, #0
 80014e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014e2:	1d3b      	adds	r3, r7, #4
 80014e4:	2104      	movs	r1, #4
 80014e6:	4618      	mov	r0, r3
 80014e8:	f004 fa80 	bl	80059ec <HAL_RCC_ClockConfig>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80014f2:	f000 feb8 	bl	8002266 <Error_Handler>
  }
}
 80014f6:	bf00      	nop
 80014f8:	3750      	adds	r7, #80	; 0x50
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
	...

08001500 <ADC_Get_Raw>:

/* USER CODE BEGIN 4 */

// Read ADCs
void  ADC_Get_Raw    (int16_t*i_a_Raw, int16_t*i_b_Raw, int16_t*PVDD_Raw, int16_t*Temp_Raw)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
 800150c:	603b      	str	r3, [r7, #0]
	HAL_ADC_PollForConversion(&hadc1, 1);
 800150e:	2101      	movs	r1, #1
 8001510:	480f      	ldr	r0, [pc, #60]	; (8001550 <ADC_Get_Raw+0x50>)
 8001512:	f001 fe81 	bl	8003218 <HAL_ADC_PollForConversion>

	*i_a_Raw	= HAL_ADC_GetValue(&hadc1);
 8001516:	480e      	ldr	r0, [pc, #56]	; (8001550 <ADC_Get_Raw+0x50>)
 8001518:	f002 f80a 	bl	8003530 <HAL_ADC_GetValue>
 800151c:	4603      	mov	r3, r0
 800151e:	b21a      	sxth	r2, r3
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	801a      	strh	r2, [r3, #0]
	*i_b_Raw	= HAL_ADC_GetValue(&hadc2);
 8001524:	480b      	ldr	r0, [pc, #44]	; (8001554 <ADC_Get_Raw+0x54>)
 8001526:	f002 f803 	bl	8003530 <HAL_ADC_GetValue>
 800152a:	4603      	mov	r3, r0
 800152c:	b21a      	sxth	r2, r3
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	801a      	strh	r2, [r3, #0]
	*PVDD_Raw	= adc.ADC1_DMA_Buff[0];
 8001532:	4b09      	ldr	r3, [pc, #36]	; (8001558 <ADC_Get_Raw+0x58>)
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	b21a      	sxth	r2, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	801a      	strh	r2, [r3, #0]
	*Temp_Raw	= adc.ADC2_DMA_Buff[0];
 800153c:	4b06      	ldr	r3, [pc, #24]	; (8001558 <ADC_Get_Raw+0x58>)
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	b21a      	sxth	r2, r3
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	801a      	strh	r2, [r3, #0]
}
 8001546:	bf00      	nop
 8001548:	3710      	adds	r7, #16
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000110 	.word	0x20000110
 8001554:	200000a4 	.word	0x200000a4
 8001558:	20000324 	.word	0x20000324

0800155c <ADC_Filter_Curr>:
void  ADC_Filter_Curr(int16_t i_a_Raw, int16_t i_b_Raw, int16_t*i_a_Fil, int16_t*i_b_Fil)
{
 800155c:	b480      	push	{r7}
 800155e:	b085      	sub	sp, #20
 8001560:	af00      	add	r7, sp, #0
 8001562:	60ba      	str	r2, [r7, #8]
 8001564:	607b      	str	r3, [r7, #4]
 8001566:	4603      	mov	r3, r0
 8001568:	81fb      	strh	r3, [r7, #14]
 800156a:	460b      	mov	r3, r1
 800156c:	81bb      	strh	r3, [r7, #12]
	// Filter
	*i_a_Fil = fil.i_k[0]*i_a_Raw + fil.i_k[0]*fil.i_a_Pre + fil.i_k[1]*fil.i_a_Pre_Fil;
 800156e:	4b39      	ldr	r3, [pc, #228]	; (8001654 <ADC_Filter_Curr+0xf8>)
 8001570:	ed93 7a00 	vldr	s14, [r3]
 8001574:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001578:	ee07 3a90 	vmov	s15, r3
 800157c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001580:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001584:	4b33      	ldr	r3, [pc, #204]	; (8001654 <ADC_Filter_Curr+0xf8>)
 8001586:	edd3 6a00 	vldr	s13, [r3]
 800158a:	4b32      	ldr	r3, [pc, #200]	; (8001654 <ADC_Filter_Curr+0xf8>)
 800158c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001590:	ee07 3a90 	vmov	s15, r3
 8001594:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001598:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800159c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015a0:	4b2c      	ldr	r3, [pc, #176]	; (8001654 <ADC_Filter_Curr+0xf8>)
 80015a2:	edd3 6a01 	vldr	s13, [r3, #4]
 80015a6:	4b2b      	ldr	r3, [pc, #172]	; (8001654 <ADC_Filter_Curr+0xf8>)
 80015a8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80015ac:	ee07 3a90 	vmov	s15, r3
 80015b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015c0:	ee17 3a90 	vmov	r3, s15
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	801a      	strh	r2, [r3, #0]
	*i_b_Fil = fil.i_k[0]*i_b_Raw + fil.i_k[0]*fil.i_b_Pre + fil.i_k[1]*fil.i_b_Pre_Fil;
 80015ca:	4b22      	ldr	r3, [pc, #136]	; (8001654 <ADC_Filter_Curr+0xf8>)
 80015cc:	ed93 7a00 	vldr	s14, [r3]
 80015d0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80015d4:	ee07 3a90 	vmov	s15, r3
 80015d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015e0:	4b1c      	ldr	r3, [pc, #112]	; (8001654 <ADC_Filter_Curr+0xf8>)
 80015e2:	edd3 6a00 	vldr	s13, [r3]
 80015e6:	4b1b      	ldr	r3, [pc, #108]	; (8001654 <ADC_Filter_Curr+0xf8>)
 80015e8:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80015ec:	ee07 3a90 	vmov	s15, r3
 80015f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015fc:	4b15      	ldr	r3, [pc, #84]	; (8001654 <ADC_Filter_Curr+0xf8>)
 80015fe:	edd3 6a01 	vldr	s13, [r3, #4]
 8001602:	4b14      	ldr	r3, [pc, #80]	; (8001654 <ADC_Filter_Curr+0xf8>)
 8001604:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001608:	ee07 3a90 	vmov	s15, r3
 800160c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001610:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001614:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001618:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800161c:	ee17 3a90 	vmov	r3, s15
 8001620:	b21a      	sxth	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	801a      	strh	r2, [r3, #0]

	// Now store current values as previous values
	fil.i_a_Pre = i_a_Raw;
 8001626:	4a0b      	ldr	r2, [pc, #44]	; (8001654 <ADC_Filter_Curr+0xf8>)
 8001628:	89fb      	ldrh	r3, [r7, #14]
 800162a:	8213      	strh	r3, [r2, #16]
	fil.i_b_Pre = i_b_Raw;
 800162c:	4a09      	ldr	r2, [pc, #36]	; (8001654 <ADC_Filter_Curr+0xf8>)
 800162e:	89bb      	ldrh	r3, [r7, #12]
 8001630:	8293      	strh	r3, [r2, #20]

	fil.i_a_Pre_Fil = *i_a_Fil;
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001638:	4b06      	ldr	r3, [pc, #24]	; (8001654 <ADC_Filter_Curr+0xf8>)
 800163a:	825a      	strh	r2, [r3, #18]
	fil.i_b_Pre_Fil = *i_b_Fil;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001642:	4b04      	ldr	r3, [pc, #16]	; (8001654 <ADC_Filter_Curr+0xf8>)
 8001644:	82da      	strh	r2, [r3, #22]
}
 8001646:	bf00      	nop
 8001648:	3714      	adds	r7, #20
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	200003ec 	.word	0x200003ec

08001658 <ADC_Norm_Curr>:
void  ADC_Norm_Curr  (int16_t i_a_Fil, int16_t i_b_Fil, float*i_a, float*i_b)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	60ba      	str	r2, [r7, #8]
 8001660:	607b      	str	r3, [r7, #4]
 8001662:	4603      	mov	r3, r0
 8001664:	81fb      	strh	r3, [r7, #14]
 8001666:	460b      	mov	r3, r1
 8001668:	81bb      	strh	r3, [r7, #12]
	*i_a = (((float)(i_a_Fil-adc.SO_A_Offset))*adc.VDDA/4095.0f)/adc.SO_Gain/adc.R_Shunt_Res;
 800166a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800166e:	4a25      	ldr	r2, [pc, #148]	; (8001704 <ADC_Norm_Curr+0xac>)
 8001670:	f9b2 2044 	ldrsh.w	r2, [r2, #68]	; 0x44
 8001674:	1a9b      	subs	r3, r3, r2
 8001676:	ee07 3a90 	vmov	s15, r3
 800167a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800167e:	4b21      	ldr	r3, [pc, #132]	; (8001704 <ADC_Norm_Curr+0xac>)
 8001680:	edd3 7a00 	vldr	s15, [r3]
 8001684:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001688:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8001708 <ADC_Norm_Curr+0xb0>
 800168c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001690:	4b1c      	ldr	r3, [pc, #112]	; (8001704 <ADC_Norm_Curr+0xac>)
 8001692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001694:	ee07 3a90 	vmov	s15, r3
 8001698:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800169c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80016a0:	4b18      	ldr	r3, [pc, #96]	; (8001704 <ADC_Norm_Curr+0xac>)
 80016a2:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80016a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	edc3 7a00 	vstr	s15, [r3]
	*i_b = (((float)(i_b_Fil-adc.SO_B_Offset))*adc.VDDA/4095.0f)/adc.SO_Gain/adc.R_Shunt_Res;
 80016b0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016b4:	4a13      	ldr	r2, [pc, #76]	; (8001704 <ADC_Norm_Curr+0xac>)
 80016b6:	f9b2 2046 	ldrsh.w	r2, [r2, #70]	; 0x46
 80016ba:	1a9b      	subs	r3, r3, r2
 80016bc:	ee07 3a90 	vmov	s15, r3
 80016c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016c4:	4b0f      	ldr	r3, [pc, #60]	; (8001704 <ADC_Norm_Curr+0xac>)
 80016c6:	edd3 7a00 	vldr	s15, [r3]
 80016ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016ce:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001708 <ADC_Norm_Curr+0xb0>
 80016d2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80016d6:	4b0b      	ldr	r3, [pc, #44]	; (8001704 <ADC_Norm_Curr+0xac>)
 80016d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016da:	ee07 3a90 	vmov	s15, r3
 80016de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016e2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80016e6:	4b07      	ldr	r3, [pc, #28]	; (8001704 <ADC_Norm_Curr+0xac>)
 80016e8:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80016ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	edc3 7a00 	vstr	s15, [r3]
}
 80016f6:	bf00      	nop
 80016f8:	3714      	adds	r7, #20
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	20000324 	.word	0x20000324
 8001708:	457ff000 	.word	0x457ff000

0800170c <ENC_Read_Ang>:
	*PVDD = (float)PVDD_Fil*adc.VDDA/4095.0f / adc.V_bat_R_Bot * (adc.V_bat_R_Bot+adc.V_bat_R_Top);
	*Temp = (((float)Temp_Fil*adc.VDDA/4095.0f)-adc.Temp_V_Offset)/adc.Temp_Slope;
}
// Encoder
void  ENC_Read_Ang(float*Angle)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
	uint8_t ENC_ASK_POS   [2] = {0b10000000,0b00100001};	// Command for asking position
 8001714:	f44f 5306 	mov.w	r3, #8576	; 0x2180
 8001718:	823b      	strh	r3, [r7, #16]
	uint8_t SPI_BUFF[2] = {0,0};
 800171a:	2300      	movs	r3, #0
 800171c:	81bb      	strh	r3, [r7, #12]

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001724:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001728:	f003 fd58 	bl	80051dc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (uint8_t*)&ENC_ASK_POS, 2, 10);	// Ask for data
 800172c:	f107 0110 	add.w	r1, r7, #16
 8001730:	230a      	movs	r3, #10
 8001732:	2202      	movs	r2, #2
 8001734:	481d      	ldr	r0, [pc, #116]	; (80017ac <ENC_Read_Ang+0xa0>)
 8001736:	f004 fdd8 	bl	80062ea <HAL_SPI_Transmit>
	HAL_SPI_Receive (&hspi3, (uint8_t*)SPI_BUFF    , 2, 10);	// Receive 4 bytes of data
 800173a:	f107 010c 	add.w	r1, r7, #12
 800173e:	230a      	movs	r3, #10
 8001740:	2202      	movs	r2, #2
 8001742:	481a      	ldr	r0, [pc, #104]	; (80017ac <ENC_Read_Ang+0xa0>)
 8001744:	f004 ff3f 	bl	80065c6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1);
 8001748:	2201      	movs	r2, #1
 800174a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800174e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001752:	f003 fd43 	bl	80051dc <HAL_GPIO_WritePin>

	int16_t SPI_ANG = (SPI_BUFF[0] << 8 | SPI_BUFF[1]);			// make 16 bit
 8001756:	7b3b      	ldrb	r3, [r7, #12]
 8001758:	021b      	lsls	r3, r3, #8
 800175a:	b21a      	sxth	r2, r3
 800175c:	7b7b      	ldrb	r3, [r7, #13]
 800175e:	b21b      	sxth	r3, r3
 8001760:	4313      	orrs	r3, r2
 8001762:	82fb      	strh	r3, [r7, #22]
	int16_t ANG_VAL = (0b0011111111111111 & SPI_ANG);					// keep last 14 bits
 8001764:	8afb      	ldrh	r3, [r7, #22]
 8001766:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800176a:	82bb      	strh	r3, [r7, #20]
	ANG_VAL -= (((SPI_ANG)&(1UL<<(14)))>>(14))*(-16384);
 800176c:	8aba      	ldrh	r2, [r7, #20]
 800176e:	8afb      	ldrh	r3, [r7, #22]
 8001770:	0b9b      	lsrs	r3, r3, #14
 8001772:	b29b      	uxth	r3, r3
 8001774:	f003 0301 	and.w	r3, r3, #1
 8001778:	b29b      	uxth	r3, r3
 800177a:	4619      	mov	r1, r3
 800177c:	0049      	lsls	r1, r1, #1
 800177e:	440b      	add	r3, r1
 8001780:	039b      	lsls	r3, r3, #14
 8001782:	b29b      	uxth	r3, r3
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	b29b      	uxth	r3, r3
 8001788:	82bb      	strh	r3, [r7, #20]
	*Angle = 360.0f/32768.0f * ANG_VAL;
 800178a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800178e:	ee07 3a90 	vmov	s15, r3
 8001792:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001796:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80017b0 <ENC_Read_Ang+0xa4>
 800179a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	edc3 7a00 	vstr	s15, [r3]
}
 80017a4:	bf00      	nop
 80017a6:	3718      	adds	r7, #24
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	2000040c 	.word	0x2000040c
 80017b0:	3c340000 	.word	0x3c340000

080017b4 <ENC_Write>:
	int16_t SPI_VEL = (SPI_BUFF[0] << 8 | SPI_BUFF[1]);			// make 16 bit
	int16_t VEL_VAL = (0b0011111111111111 & SPI_VEL);			// keep last 14 bits
	*Velocity = 360.0f/32768.0f * VEL_VAL / 2.0f / 0.0000427f;
}
void  ENC_Write(uint8_t com1, uint8_t com2, uint8_t data1, uint8_t data2, uint8_t mask1, uint8_t mask2)
{
 80017b4:	b590      	push	{r4, r7, lr}
 80017b6:	b087      	sub	sp, #28
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4604      	mov	r4, r0
 80017bc:	4608      	mov	r0, r1
 80017be:	4611      	mov	r1, r2
 80017c0:	461a      	mov	r2, r3
 80017c2:	4623      	mov	r3, r4
 80017c4:	71fb      	strb	r3, [r7, #7]
 80017c6:	4603      	mov	r3, r0
 80017c8:	71bb      	strb	r3, [r7, #6]
 80017ca:	460b      	mov	r3, r1
 80017cc:	717b      	strb	r3, [r7, #5]
 80017ce:	4613      	mov	r3, r2
 80017d0:	713b      	strb	r3, [r7, #4]
	// read
	uint8_t ENC_R_COM [2] = {com1,com2};						// Command for reading
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	743b      	strb	r3, [r7, #16]
 80017d6:	79bb      	ldrb	r3, [r7, #6]
 80017d8:	747b      	strb	r3, [r7, #17]
	uint8_t SPI_BUFF[2] = {0,0};
 80017da:	2300      	movs	r3, #0
 80017dc:	81bb      	strh	r3, [r7, #12]

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 0);
 80017de:	2200      	movs	r2, #0
 80017e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017e8:	f003 fcf8 	bl	80051dc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (uint8_t*)&ENC_R_COM, 2, 10);		// Read current register
 80017ec:	f107 0110 	add.w	r1, r7, #16
 80017f0:	230a      	movs	r3, #10
 80017f2:	2202      	movs	r2, #2
 80017f4:	484e      	ldr	r0, [pc, #312]	; (8001930 <ENC_Write+0x17c>)
 80017f6:	f004 fd78 	bl	80062ea <HAL_SPI_Transmit>
	HAL_SPI_Receive (&hspi3, (uint8_t*)SPI_BUFF, 2, 10);
 80017fa:	f107 010c 	add.w	r1, r7, #12
 80017fe:	230a      	movs	r3, #10
 8001800:	2202      	movs	r2, #2
 8001802:	484b      	ldr	r0, [pc, #300]	; (8001930 <ENC_Write+0x17c>)
 8001804:	f004 fedf 	bl	80065c6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1);
 8001808:	2201      	movs	r2, #1
 800180a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800180e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001812:	f003 fce3 	bl	80051dc <HAL_GPIO_WritePin>

	// form command
	uint8_t ENC_W_EOM [4] = {com1|0b1000000,								// make into write command from read
 8001816:	79fb      	ldrb	r3, [r7, #7]
 8001818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800181c:	b2db      	uxtb	r3, r3
 800181e:	723b      	strb	r3, [r7, #8]
 8001820:	79bb      	ldrb	r3, [r7, #6]
 8001822:	727b      	strb	r3, [r7, #9]
						     com2,											// same
							 (SPI_BUFF[0] & (~mask1)) | (data1 & mask1),	// keep read when mask=0, keep data when mask=1
 8001824:	7b3b      	ldrb	r3, [r7, #12]
 8001826:	b25a      	sxtb	r2, r3
 8001828:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 800182c:	43db      	mvns	r3, r3
 800182e:	b25b      	sxtb	r3, r3
 8001830:	4013      	ands	r3, r2
 8001832:	b25a      	sxtb	r2, r3
 8001834:	7979      	ldrb	r1, [r7, #5]
 8001836:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800183a:	400b      	ands	r3, r1
 800183c:	b2db      	uxtb	r3, r3
 800183e:	b25b      	sxtb	r3, r3
 8001840:	4313      	orrs	r3, r2
 8001842:	b25b      	sxtb	r3, r3
 8001844:	b2db      	uxtb	r3, r3
	uint8_t ENC_W_EOM [4] = {com1|0b1000000,								// make into write command from read
 8001846:	72bb      	strb	r3, [r7, #10]
							 (SPI_BUFF[1] & (~mask2)) | (data2 & mask2)};	// keep read when mask=0, keep data when mask=1
 8001848:	7b7b      	ldrb	r3, [r7, #13]
 800184a:	b25a      	sxtb	r2, r3
 800184c:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8001850:	43db      	mvns	r3, r3
 8001852:	b25b      	sxtb	r3, r3
 8001854:	4013      	ands	r3, r2
 8001856:	b25a      	sxtb	r2, r3
 8001858:	7939      	ldrb	r1, [r7, #4]
 800185a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800185e:	400b      	ands	r3, r1
 8001860:	b2db      	uxtb	r3, r3
 8001862:	b25b      	sxtb	r3, r3
 8001864:	4313      	orrs	r3, r2
 8001866:	b25b      	sxtb	r3, r3
 8001868:	b2db      	uxtb	r3, r3
	uint8_t ENC_W_EOM [4] = {com1|0b1000000,								// make into write command from read
 800186a:	72fb      	strb	r3, [r7, #11]
	SPI_BUFF[0] = 0;
 800186c:	2300      	movs	r3, #0
 800186e:	733b      	strb	r3, [r7, #12]
	SPI_BUFF[1] = 0;
 8001870:	2300      	movs	r3, #0
 8001872:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 0);
 8001874:	2200      	movs	r2, #0
 8001876:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800187a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800187e:	f003 fcad 	bl	80051dc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (uint8_t*)&ENC_W_EOM, 4, 10);		// Write to register
 8001882:	f107 0108 	add.w	r1, r7, #8
 8001886:	230a      	movs	r3, #10
 8001888:	2204      	movs	r2, #4
 800188a:	4829      	ldr	r0, [pc, #164]	; (8001930 <ENC_Write+0x17c>)
 800188c:	f004 fd2d 	bl	80062ea <HAL_SPI_Transmit>
	HAL_SPI_Receive (&hspi3, (uint8_t*)SPI_BUFF, 2, 10);
 8001890:	f107 010c 	add.w	r1, r7, #12
 8001894:	230a      	movs	r3, #10
 8001896:	2202      	movs	r2, #2
 8001898:	4825      	ldr	r0, [pc, #148]	; (8001930 <ENC_Write+0x17c>)
 800189a:	f004 fe94 	bl	80065c6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1);
 800189e:	2201      	movs	r2, #1
 80018a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018a8:	f003 fc98 	bl	80051dc <HAL_GPIO_WritePin>

	// check safety word
	uint16_t SAFE_WORD = (SPI_BUFF[0] << 8 | SPI_BUFF[1]);		// form 16bit safety word
 80018ac:	7b3b      	ldrb	r3, [r7, #12]
 80018ae:	021b      	lsls	r3, r3, #8
 80018b0:	b21a      	sxth	r2, r3
 80018b2:	7b7b      	ldrb	r3, [r7, #13]
 80018b4:	b21b      	sxth	r3, r3
 80018b6:	4313      	orrs	r3, r2
 80018b8:	b21b      	sxth	r3, r3
 80018ba:	82fb      	strh	r3, [r7, #22]

	uint8_t ERR_1 =  SAFE_WORD       >> 15;		// only care about first bit
 80018bc:	8afb      	ldrh	r3, [r7, #22]
 80018be:	0bdb      	lsrs	r3, r3, #15
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	757b      	strb	r3, [r7, #21]
	uint8_t ERR_2 = (SAFE_WORD << 1) >> 15;		// shift left one then make it first
 80018c4:	8afb      	ldrh	r3, [r7, #22]
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	13db      	asrs	r3, r3, #15
 80018ca:	753b      	strb	r3, [r7, #20]
	uint8_t ERR_3 = (SAFE_WORD << 2) >> 15;		// shift left 2 ...
 80018cc:	8afb      	ldrh	r3, [r7, #22]
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	13db      	asrs	r3, r3, #15
 80018d2:	74fb      	strb	r3, [r7, #19]
	uint8_t ERR_4 = (SAFE_WORD << 3) >> 15;		// ...
 80018d4:	8afb      	ldrh	r3, [r7, #22]
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	13db      	asrs	r3, r3, #15
 80018da:	74bb      	strb	r3, [r7, #18]

	if(ERR_1==0 || ERR_2==0 || ERR_3==0 || ERR_4==0)
 80018dc:	7d7b      	ldrb	r3, [r7, #21]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d008      	beq.n	80018f4 <ENC_Write+0x140>
 80018e2:	7d3b      	ldrb	r3, [r7, #20]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d005      	beq.n	80018f4 <ENC_Write+0x140>
 80018e8:	7cfb      	ldrb	r3, [r7, #19]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d002      	beq.n	80018f4 <ENC_Write+0x140>
 80018ee:	7cbb      	ldrb	r3, [r7, #18]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d119      	bne.n	8001928 <ENC_Write+0x174>
	{
		if(ERR_1==0){ if(PRINT){printf("Encoder: reset/watchdog overflow!\n");}}
 80018f4:	7d7b      	ldrb	r3, [r7, #21]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d102      	bne.n	8001900 <ENC_Write+0x14c>
 80018fa:	480e      	ldr	r0, [pc, #56]	; (8001934 <ENC_Write+0x180>)
 80018fc:	f006 ff0e 	bl	800871c <puts>
		if(ERR_1==0){ if(PRINT){printf("Encoder: system error!\n");}}
 8001900:	7d7b      	ldrb	r3, [r7, #21]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d102      	bne.n	800190c <ENC_Write+0x158>
 8001906:	480c      	ldr	r0, [pc, #48]	; (8001938 <ENC_Write+0x184>)
 8001908:	f006 ff08 	bl	800871c <puts>
		if(ERR_1==0){ if(PRINT){printf("Encoder: interface access error!\n");}}
 800190c:	7d7b      	ldrb	r3, [r7, #21]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d102      	bne.n	8001918 <ENC_Write+0x164>
 8001912:	480a      	ldr	r0, [pc, #40]	; (800193c <ENC_Write+0x188>)
 8001914:	f006 ff02 	bl	800871c <puts>
		if(ERR_1==0){ if(PRINT){printf("Encoder: invalid angle value!\n");}}
 8001918:	7d7b      	ldrb	r3, [r7, #21]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d102      	bne.n	8001924 <ENC_Write+0x170>
 800191e:	4808      	ldr	r0, [pc, #32]	; (8001940 <ENC_Write+0x18c>)
 8001920:	f006 fefc 	bl	800871c <puts>
		Error_Handler();
 8001924:	f000 fc9f 	bl	8002266 <Error_Handler>
	}
}
 8001928:	bf00      	nop
 800192a:	371c      	adds	r7, #28
 800192c:	46bd      	mov	sp, r7
 800192e:	bd90      	pop	{r4, r7, pc}
 8001930:	2000040c 	.word	0x2000040c
 8001934:	08009884 	.word	0x08009884
 8001938:	080098a8 	.word	0x080098a8
 800193c:	080098c0 	.word	0x080098c0
 8001940:	080098e4 	.word	0x080098e4

08001944 <IF_B_Int>:
void  IF_B_Int(void)
{
 8001944:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001948:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(IF_A_GPIO_Port, IF_A_Pin))
 800194a:	2120      	movs	r1, #32
 800194c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001950:	f003 fc2c 	bl	80051ac <HAL_GPIO_ReadPin>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d009      	beq.n	800196e <IF_B_Int+0x2a>
		enc.IIF_Counter++;		// If high, increment
 800195a:	4b1e      	ldr	r3, [pc, #120]	; (80019d4 <IF_B_Int+0x90>)
 800195c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001960:	b29b      	uxth	r3, r3
 8001962:	3301      	adds	r3, #1
 8001964:	b29b      	uxth	r3, r3
 8001966:	b21a      	sxth	r2, r3
 8001968:	4b1a      	ldr	r3, [pc, #104]	; (80019d4 <IF_B_Int+0x90>)
 800196a:	811a      	strh	r2, [r3, #8]
 800196c:	e008      	b.n	8001980 <IF_B_Int+0x3c>
	else
		enc.IIF_Counter--;		// If low , decrement
 800196e:	4b19      	ldr	r3, [pc, #100]	; (80019d4 <IF_B_Int+0x90>)
 8001970:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001974:	b29b      	uxth	r3, r3
 8001976:	3b01      	subs	r3, #1
 8001978:	b29b      	uxth	r3, r3
 800197a:	b21a      	sxth	r2, r3
 800197c:	4b15      	ldr	r3, [pc, #84]	; (80019d4 <IF_B_Int+0x90>)
 800197e:	811a      	strh	r2, [r3, #8]

	if(enc.IIF_Counter>=4096)	// If overflow
 8001980:	4b14      	ldr	r3, [pc, #80]	; (80019d4 <IF_B_Int+0x90>)
 8001982:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001986:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800198a:	db0c      	blt.n	80019a6 <IF_B_Int+0x62>
	{
		enc.IIF_Counter = 0;		// Set to 0
 800198c:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <IF_B_Int+0x90>)
 800198e:	2200      	movs	r2, #0
 8001990:	811a      	strh	r2, [r3, #8]
		enc.IIF_Revolutions++;		// Increment revolutions counter
 8001992:	4b10      	ldr	r3, [pc, #64]	; (80019d4 <IF_B_Int+0x90>)
 8001994:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001998:	f112 0801 	adds.w	r8, r2, #1
 800199c:	f143 0900 	adc.w	r9, r3, #0
 80019a0:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <IF_B_Int+0x90>)
 80019a2:	e9c3 8904 	strd	r8, r9, [r3, #16]
	}

	if(enc.IIF_Counter<0)		// If underflow
 80019a6:	4b0b      	ldr	r3, [pc, #44]	; (80019d4 <IF_B_Int+0x90>)
 80019a8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	da0d      	bge.n	80019cc <IF_B_Int+0x88>
	{
		enc.IIF_Counter = 4095;		// Set to 4095
 80019b0:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <IF_B_Int+0x90>)
 80019b2:	f640 72ff 	movw	r2, #4095	; 0xfff
 80019b6:	811a      	strh	r2, [r3, #8]
		enc.IIF_Revolutions--;		// Decrement revolutions counter
 80019b8:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <IF_B_Int+0x90>)
 80019ba:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80019be:	f112 34ff 	adds.w	r4, r2, #4294967295
 80019c2:	f143 35ff 	adc.w	r5, r3, #4294967295
 80019c6:	4b03      	ldr	r3, [pc, #12]	; (80019d4 <IF_B_Int+0x90>)
 80019c8:	e9c3 4504 	strd	r4, r5, [r3, #16]
	}
}
 80019cc:	bf00      	nop
 80019ce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80019d2:	bf00      	nop
 80019d4:	200002a0 	.word	0x200002a0

080019d8 <Set_PWM3>:
// FOC stuff
void  Set_PWM3(float DC_1, float DC_2, float DC_3)
{
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	ed87 0a03 	vstr	s0, [r7, #12]
 80019e2:	edc7 0a02 	vstr	s1, [r7, #8]
 80019e6:	ed87 1a01 	vstr	s2, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim2,Phase_A_Ch,foc.PWM_Reg_Max*DC_1);	// Set PWM channels
 80019ea:	4b1e      	ldr	r3, [pc, #120]	; (8001a64 <Set_PWM3+0x8c>)
 80019ec:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80019f0:	ee07 3a90 	vmov	s15, r3
 80019f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80019fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a00:	4b19      	ldr	r3, [pc, #100]	; (8001a68 <Set_PWM3+0x90>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a08:	ee17 2a90 	vmov	r2, s15
 8001a0c:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim2,Phase_B_Ch,foc.PWM_Reg_Max*DC_2);
 8001a0e:	4b15      	ldr	r3, [pc, #84]	; (8001a64 <Set_PWM3+0x8c>)
 8001a10:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001a14:	ee07 3a90 	vmov	s15, r3
 8001a18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a24:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <Set_PWM3+0x90>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a2c:	ee17 2a90 	vmov	r2, s15
 8001a30:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2,Phase_C_Ch,foc.PWM_Reg_Max*DC_3);
 8001a32:	4b0c      	ldr	r3, [pc, #48]	; (8001a64 <Set_PWM3+0x8c>)
 8001a34:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001a38:	ee07 3a90 	vmov	s15, r3
 8001a3c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a40:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a48:	4b07      	ldr	r3, [pc, #28]	; (8001a68 <Set_PWM3+0x90>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a50:	ee17 2a90 	vmov	r2, s15
 8001a54:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001a56:	bf00      	nop
 8001a58:	3714      	adds	r7, #20
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	200002c0 	.word	0x200002c0
 8001a68:	20000470 	.word	0x20000470

08001a6c <_sin>:
float _sin(float theta)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lookup[(int)floor(theta)];
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f7fe feb0 	bl	80007dc <__aeabi_f2d>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
 8001a80:	ec43 2b10 	vmov	d0, r2, r3
 8001a84:	f007 fd90 	bl	80095a8 <floor>
 8001a88:	ec53 2b10 	vmov	r2, r3, d0
 8001a8c:	4610      	mov	r0, r2
 8001a8e:	4619      	mov	r1, r3
 8001a90:	f7fe ff84 	bl	800099c <__aeabi_d2iz>
 8001a94:	4603      	mov	r3, r0
 8001a96:	4a05      	ldr	r2, [pc, #20]	; (8001aac <_sin+0x40>)
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	4413      	add	r3, r2
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	ee07 3a90 	vmov	s15, r3
}
 8001aa2:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa6:	3708      	adds	r7, #8
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	08009904 	.word	0x08009904

08001ab0 <_cos>:
float _cos(float theta)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lookup[(int)floor(fmodf(theta+270.0f,360.0f))];
 8001aba:	edd7 7a01 	vldr	s15, [r7, #4]
 8001abe:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001b0c <_cos+0x5c>
 8001ac2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ac6:	eddf 0a12 	vldr	s1, [pc, #72]	; 8001b10 <_cos+0x60>
 8001aca:	eeb0 0a67 	vmov.f32	s0, s15
 8001ace:	f007 fdeb 	bl	80096a8 <fmodf>
 8001ad2:	ee10 3a10 	vmov	r3, s0
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7fe fe80 	bl	80007dc <__aeabi_f2d>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	ec43 2b10 	vmov	d0, r2, r3
 8001ae4:	f007 fd60 	bl	80095a8 <floor>
 8001ae8:	ec53 2b10 	vmov	r2, r3, d0
 8001aec:	4610      	mov	r0, r2
 8001aee:	4619      	mov	r1, r3
 8001af0:	f7fe ff54 	bl	800099c <__aeabi_d2iz>
 8001af4:	4603      	mov	r3, r0
 8001af6:	4a07      	ldr	r2, [pc, #28]	; (8001b14 <_cos+0x64>)
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	4413      	add	r3, r2
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	ee07 3a90 	vmov	s15, r3
}
 8001b02:	eeb0 0a67 	vmov.f32	s0, s15
 8001b06:	3708      	adds	r7, #8
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	43870000 	.word	0x43870000
 8001b10:	43b40000 	.word	0x43b40000
 8001b14:	08009904 	.word	0x08009904

08001b18 <FOC_Interrupt>:
// Timer Interrupts
void  FOC_Interrupt(void)
{
 8001b18:	b5b0      	push	{r4, r5, r7, lr}
 8001b1a:	ed2d 8b02 	vpush	{d8}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
	/* Check if skipping this PWM pulse */
	foc.RCR++;									// increment
 8001b22:	4bc1      	ldr	r3, [pc, #772]	; (8001e28 <FOC_Interrupt+0x310>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	3301      	adds	r3, #1
 8001b28:	4abf      	ldr	r2, [pc, #764]	; (8001e28 <FOC_Interrupt+0x310>)
 8001b2a:	6013      	str	r3, [r2, #0]
	if(foc.RCR==foc.RCR_n+2){foc.RCR=0;}		// overflow
 8001b2c:	4bbe      	ldr	r3, [pc, #760]	; (8001e28 <FOC_Interrupt+0x310>)
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	4bbd      	ldr	r3, [pc, #756]	; (8001e28 <FOC_Interrupt+0x310>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	3302      	adds	r3, #2
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d102      	bne.n	8001b40 <FOC_Interrupt+0x28>
 8001b3a:	4bbb      	ldr	r3, [pc, #748]	; (8001e28 <FOC_Interrupt+0x310>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]

	if(foc.RCR==foc.RCR_n)
 8001b40:	4bb9      	ldr	r3, [pc, #740]	; (8001e28 <FOC_Interrupt+0x310>)
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	4bb8      	ldr	r3, [pc, #736]	; (8001e28 <FOC_Interrupt+0x310>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	f040 8379 	bne.w	8002240 <FOC_Interrupt+0x728>
	{
		/* LED on */
		HAL_GPIO_WritePin(LED_Y_GPIO_Port, LED_Y_Pin, 1);
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b54:	48b5      	ldr	r0, [pc, #724]	; (8001e2c <FOC_Interrupt+0x314>)
 8001b56:	f003 fb41 	bl	80051dc <HAL_GPIO_WritePin>

		/* FOC sample */
		ADC_Get_Raw(&adc.i_a_Raw,&adc.i_b_Raw, &adc.PVDD_Raw, &adc.Temp_Raw);	// Read raw ADC
 8001b5a:	4bb5      	ldr	r3, [pc, #724]	; (8001e30 <FOC_Interrupt+0x318>)
 8001b5c:	4ab5      	ldr	r2, [pc, #724]	; (8001e34 <FOC_Interrupt+0x31c>)
 8001b5e:	49b6      	ldr	r1, [pc, #728]	; (8001e38 <FOC_Interrupt+0x320>)
 8001b60:	48b6      	ldr	r0, [pc, #728]	; (8001e3c <FOC_Interrupt+0x324>)
 8001b62:	f7ff fccd 	bl	8001500 <ADC_Get_Raw>
		enc.IIF_Raw = enc.IIF_Counter;											// Get encoder angle
 8001b66:	4bb6      	ldr	r3, [pc, #728]	; (8001e40 <FOC_Interrupt+0x328>)
 8001b68:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001b6c:	b29a      	uxth	r2, r3
 8001b6e:	4bb4      	ldr	r3, [pc, #720]	; (8001e40 <FOC_Interrupt+0x328>)
 8001b70:	831a      	strh	r2, [r3, #24]

		/* Filter and normalise readings */
		ADC_Filter_Curr(adc.i_a_Raw,adc.i_b_Raw,&adc.i_a_Fil,&adc.i_b_Fil);		// Filter raw ADC currents
 8001b72:	4bb4      	ldr	r3, [pc, #720]	; (8001e44 <FOC_Interrupt+0x32c>)
 8001b74:	f9b3 002c 	ldrsh.w	r0, [r3, #44]	; 0x2c
 8001b78:	4bb2      	ldr	r3, [pc, #712]	; (8001e44 <FOC_Interrupt+0x32c>)
 8001b7a:	f9b3 102e 	ldrsh.w	r1, [r3, #46]	; 0x2e
 8001b7e:	4bb2      	ldr	r3, [pc, #712]	; (8001e48 <FOC_Interrupt+0x330>)
 8001b80:	4ab2      	ldr	r2, [pc, #712]	; (8001e4c <FOC_Interrupt+0x334>)
 8001b82:	f7ff fceb 	bl	800155c <ADC_Filter_Curr>
		ADC_Norm_Curr  (adc.i_a_Fil,adc.i_b_Fil,&foc.i_a,&foc.i_b);				// Normalise currents
 8001b86:	4baf      	ldr	r3, [pc, #700]	; (8001e44 <FOC_Interrupt+0x32c>)
 8001b88:	f9b3 0034 	ldrsh.w	r0, [r3, #52]	; 0x34
 8001b8c:	4bad      	ldr	r3, [pc, #692]	; (8001e44 <FOC_Interrupt+0x32c>)
 8001b8e:	f9b3 1036 	ldrsh.w	r1, [r3, #54]	; 0x36
 8001b92:	4baf      	ldr	r3, [pc, #700]	; (8001e50 <FOC_Interrupt+0x338>)
 8001b94:	4aaf      	ldr	r2, [pc, #700]	; (8001e54 <FOC_Interrupt+0x33c>)
 8001b96:	f7ff fd5f 	bl	8001658 <ADC_Norm_Curr>
		foc.m_theta = (float)enc.IIF_Raw / 4095.0f * 360.0f;					// Normalise angle to 0-360deg
 8001b9a:	4ba9      	ldr	r3, [pc, #676]	; (8001e40 <FOC_Interrupt+0x328>)
 8001b9c:	8b1b      	ldrh	r3, [r3, #24]
 8001b9e:	ee07 3a90 	vmov	s15, r3
 8001ba2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ba6:	eddf 6aac 	vldr	s13, [pc, #688]	; 8001e58 <FOC_Interrupt+0x340>
 8001baa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bae:	ed9f 7aab 	vldr	s14, [pc, #684]	; 8001e5c <FOC_Interrupt+0x344>
 8001bb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bb6:	4b9c      	ldr	r3, [pc, #624]	; (8001e28 <FOC_Interrupt+0x310>)
 8001bb8:	edc3 7a04 	vstr	s15, [r3, #16]

		/* FOC maths */
		// Get electrical angles correct
		foc.e_theta = fmodf(foc.m_theta*foc.Pole_Pairs,360.0f);	// get electrical angle and constrain in 360 deg
 8001bbc:	4b9a      	ldr	r3, [pc, #616]	; (8001e28 <FOC_Interrupt+0x310>)
 8001bbe:	ed93 7a04 	vldr	s14, [r3, #16]
 8001bc2:	4b99      	ldr	r3, [pc, #612]	; (8001e28 <FOC_Interrupt+0x310>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	ee07 3a90 	vmov	s15, r3
 8001bca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bd2:	eddf 0aa2 	vldr	s1, [pc, #648]	; 8001e5c <FOC_Interrupt+0x344>
 8001bd6:	eeb0 0a67 	vmov.f32	s0, s15
 8001bda:	f007 fd65 	bl	80096a8 <fmodf>
 8001bde:	eef0 7a40 	vmov.f32	s15, s0
 8001be2:	4b91      	ldr	r3, [pc, #580]	; (8001e28 <FOC_Interrupt+0x310>)
 8001be4:	edc3 7a06 	vstr	s15, [r3, #24]

		// Clarke -> alpha/beta
		foc.i_alph = foc.i_a;
 8001be8:	4b8f      	ldr	r3, [pc, #572]	; (8001e28 <FOC_Interrupt+0x310>)
 8001bea:	6a1b      	ldr	r3, [r3, #32]
 8001bec:	4a8e      	ldr	r2, [pc, #568]	; (8001e28 <FOC_Interrupt+0x310>)
 8001bee:	62d3      	str	r3, [r2, #44]	; 0x2c
		foc.i_beta = SQRT1_3 * (2.0f*foc.i_b - foc.i_a);
 8001bf0:	4b8d      	ldr	r3, [pc, #564]	; (8001e28 <FOC_Interrupt+0x310>)
 8001bf2:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001bf6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001bfa:	4b8b      	ldr	r3, [pc, #556]	; (8001e28 <FOC_Interrupt+0x310>)
 8001bfc:	edd3 7a08 	vldr	s15, [r3, #32]
 8001c00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c04:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8001e60 <FOC_Interrupt+0x348>
 8001c08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c0c:	4b86      	ldr	r3, [pc, #536]	; (8001e28 <FOC_Interrupt+0x310>)
 8001c0e:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

		// Park -> direct/quadrature
		float sin_Ang = _sin(foc.e_theta);
 8001c12:	4b85      	ldr	r3, [pc, #532]	; (8001e28 <FOC_Interrupt+0x310>)
 8001c14:	edd3 7a06 	vldr	s15, [r3, #24]
 8001c18:	eeb0 0a67 	vmov.f32	s0, s15
 8001c1c:	f7ff ff26 	bl	8001a6c <_sin>
 8001c20:	ed87 0a01 	vstr	s0, [r7, #4]
		float cos_Ang = _cos(foc.e_theta);
 8001c24:	4b80      	ldr	r3, [pc, #512]	; (8001e28 <FOC_Interrupt+0x310>)
 8001c26:	edd3 7a06 	vldr	s15, [r3, #24]
 8001c2a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c2e:	f7ff ff3f 	bl	8001ab0 <_cos>
 8001c32:	ed87 0a00 	vstr	s0, [r7]
		foc.i_d = cos_Ang*foc.i_alph + sin_Ang*foc.i_beta;
 8001c36:	4b7c      	ldr	r3, [pc, #496]	; (8001e28 <FOC_Interrupt+0x310>)
 8001c38:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8001c3c:	edd7 7a00 	vldr	s15, [r7]
 8001c40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c44:	4b78      	ldr	r3, [pc, #480]	; (8001e28 <FOC_Interrupt+0x310>)
 8001c46:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8001c4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c56:	4b74      	ldr	r3, [pc, #464]	; (8001e28 <FOC_Interrupt+0x310>)
 8001c58:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
		foc.i_q = cos_Ang*foc.i_beta - sin_Ang*foc.i_alph;
 8001c5c:	4b72      	ldr	r3, [pc, #456]	; (8001e28 <FOC_Interrupt+0x310>)
 8001c5e:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8001c62:	edd7 7a00 	vldr	s15, [r7]
 8001c66:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c6a:	4b6f      	ldr	r3, [pc, #444]	; (8001e28 <FOC_Interrupt+0x310>)
 8001c6c:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8001c70:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c7c:	4b6a      	ldr	r3, [pc, #424]	; (8001e28 <FOC_Interrupt+0x310>)
 8001c7e:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

		/* Regulate currents */
		foc.DC_I = 0.1f;				// Current duty cycle
 8001c82:	4b69      	ldr	r3, [pc, #420]	; (8001e28 <FOC_Interrupt+0x310>)
 8001c84:	4a77      	ldr	r2, [pc, #476]	; (8001e64 <FOC_Interrupt+0x34c>)
 8001c86:	63da      	str	r2, [r3, #60]	; 0x3c

		/* Set PWM Compare values */
		foc.alpha = fmodf(foc.e_theta,60.0f);	// calculate alpha
 8001c88:	4b67      	ldr	r3, [pc, #412]	; (8001e28 <FOC_Interrupt+0x310>)
 8001c8a:	edd3 7a06 	vldr	s15, [r3, #24]
 8001c8e:	eddf 0a76 	vldr	s1, [pc, #472]	; 8001e68 <FOC_Interrupt+0x350>
 8001c92:	eeb0 0a67 	vmov.f32	s0, s15
 8001c96:	f007 fd07 	bl	80096a8 <fmodf>
 8001c9a:	eef0 7a40 	vmov.f32	s15, s0
 8001c9e:	4b62      	ldr	r3, [pc, #392]	; (8001e28 <FOC_Interrupt+0x310>)
 8001ca0:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

		foc.DC_1 = foc.DC_I*_sin(60.0f - foc.alpha);
 8001ca4:	4b60      	ldr	r3, [pc, #384]	; (8001e28 <FOC_Interrupt+0x310>)
 8001ca6:	ed93 8a0f 	vldr	s16, [r3, #60]	; 0x3c
 8001caa:	4b5f      	ldr	r3, [pc, #380]	; (8001e28 <FOC_Interrupt+0x310>)
 8001cac:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001cb0:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8001e68 <FOC_Interrupt+0x350>
 8001cb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cb8:	eeb0 0a67 	vmov.f32	s0, s15
 8001cbc:	f7ff fed6 	bl	8001a6c <_sin>
 8001cc0:	eef0 7a40 	vmov.f32	s15, s0
 8001cc4:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001cc8:	4b57      	ldr	r3, [pc, #348]	; (8001e28 <FOC_Interrupt+0x310>)
 8001cca:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		foc.DC_2 = foc.DC_I*_sin(foc.alpha);
 8001cce:	4b56      	ldr	r3, [pc, #344]	; (8001e28 <FOC_Interrupt+0x310>)
 8001cd0:	ed93 8a0f 	vldr	s16, [r3, #60]	; 0x3c
 8001cd4:	4b54      	ldr	r3, [pc, #336]	; (8001e28 <FOC_Interrupt+0x310>)
 8001cd6:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001cda:	eeb0 0a67 	vmov.f32	s0, s15
 8001cde:	f7ff fec5 	bl	8001a6c <_sin>
 8001ce2:	eef0 7a40 	vmov.f32	s15, s0
 8001ce6:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001cea:	4b4f      	ldr	r3, [pc, #316]	; (8001e28 <FOC_Interrupt+0x310>)
 8001cec:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		foc.DC_0 = 1.0f - foc.DC_1 - foc.DC_2;
 8001cf0:	4b4d      	ldr	r3, [pc, #308]	; (8001e28 <FOC_Interrupt+0x310>)
 8001cf2:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001cf6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001cfa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cfe:	4b4a      	ldr	r3, [pc, #296]	; (8001e28 <FOC_Interrupt+0x310>)
 8001d00:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001d04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d08:	4b47      	ldr	r3, [pc, #284]	; (8001e28 <FOC_Interrupt+0x310>)
 8001d0a:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

		foc.sector = (int)floor(foc.e_theta/60.0f);
 8001d0e:	4b46      	ldr	r3, [pc, #280]	; (8001e28 <FOC_Interrupt+0x310>)
 8001d10:	edd3 7a06 	vldr	s15, [r3, #24]
 8001d14:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001e68 <FOC_Interrupt+0x350>
 8001d18:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001d1c:	ee16 0a90 	vmov	r0, s13
 8001d20:	f7fe fd5c 	bl	80007dc <__aeabi_f2d>
 8001d24:	4602      	mov	r2, r0
 8001d26:	460b      	mov	r3, r1
 8001d28:	ec43 2b10 	vmov	d0, r2, r3
 8001d2c:	f007 fc3c 	bl	80095a8 <floor>
 8001d30:	ec53 2b10 	vmov	r2, r3, d0
 8001d34:	4610      	mov	r0, r2
 8001d36:	4619      	mov	r1, r3
 8001d38:	f7fe fe30 	bl	800099c <__aeabi_d2iz>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	4a3a      	ldr	r2, [pc, #232]	; (8001e28 <FOC_Interrupt+0x310>)
 8001d40:	6453      	str	r3, [r2, #68]	; 0x44

		switch (foc.sector)
 8001d42:	4b39      	ldr	r3, [pc, #228]	; (8001e28 <FOC_Interrupt+0x310>)
 8001d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d46:	2b05      	cmp	r3, #5
 8001d48:	f200 826c 	bhi.w	8002224 <FOC_Interrupt+0x70c>
 8001d4c:	a201      	add	r2, pc, #4	; (adr r2, 8001d54 <FOC_Interrupt+0x23c>)
 8001d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d52:	bf00      	nop
 8001d54:	08001d6d 	.word	0x08001d6d
 8001d58:	08001e71 	.word	0x08001e71
 8001d5c:	08001f2d 	.word	0x08001f2d
 8001d60:	08001fe9 	.word	0x08001fe9
 8001d64:	080020a5 	.word	0x080020a5
 8001d68:	08002169 	.word	0x08002169
		{
			case 0:
				foc.PWM_A = 0.5*foc.DC_0;
 8001d6c:	4b2e      	ldr	r3, [pc, #184]	; (8001e28 <FOC_Interrupt+0x310>)
 8001d6e:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001d72:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001d76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d7a:	4b2b      	ldr	r3, [pc, #172]	; (8001e28 <FOC_Interrupt+0x310>)
 8001d7c:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
				foc.PWM_B = 0.5*foc.DC_0 + foc.DC_1;
 8001d80:	4b29      	ldr	r3, [pc, #164]	; (8001e28 <FOC_Interrupt+0x310>)
 8001d82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7fe fd29 	bl	80007dc <__aeabi_f2d>
 8001d8a:	f04f 0200 	mov.w	r2, #0
 8001d8e:	4b37      	ldr	r3, [pc, #220]	; (8001e6c <FOC_Interrupt+0x354>)
 8001d90:	f7fe fa96 	bl	80002c0 <__aeabi_dmul>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	4614      	mov	r4, r2
 8001d9a:	461d      	mov	r5, r3
 8001d9c:	4b22      	ldr	r3, [pc, #136]	; (8001e28 <FOC_Interrupt+0x310>)
 8001d9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7fe fd1b 	bl	80007dc <__aeabi_f2d>
 8001da6:	4602      	mov	r2, r0
 8001da8:	460b      	mov	r3, r1
 8001daa:	4620      	mov	r0, r4
 8001dac:	4629      	mov	r1, r5
 8001dae:	f7fe fbb7 	bl	8000520 <__adddf3>
 8001db2:	4602      	mov	r2, r0
 8001db4:	460b      	mov	r3, r1
 8001db6:	4610      	mov	r0, r2
 8001db8:	4619      	mov	r1, r3
 8001dba:	f7fe fe17 	bl	80009ec <__aeabi_d2f>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	4a19      	ldr	r2, [pc, #100]	; (8001e28 <FOC_Interrupt+0x310>)
 8001dc2:	6613      	str	r3, [r2, #96]	; 0x60
				foc.PWM_C = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 8001dc4:	4b18      	ldr	r3, [pc, #96]	; (8001e28 <FOC_Interrupt+0x310>)
 8001dc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7fe fd07 	bl	80007dc <__aeabi_f2d>
 8001dce:	f04f 0200 	mov.w	r2, #0
 8001dd2:	4b26      	ldr	r3, [pc, #152]	; (8001e6c <FOC_Interrupt+0x354>)
 8001dd4:	f7fe fa74 	bl	80002c0 <__aeabi_dmul>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4614      	mov	r4, r2
 8001dde:	461d      	mov	r5, r3
 8001de0:	4b11      	ldr	r3, [pc, #68]	; (8001e28 <FOC_Interrupt+0x310>)
 8001de2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7fe fcf9 	bl	80007dc <__aeabi_f2d>
 8001dea:	4602      	mov	r2, r0
 8001dec:	460b      	mov	r3, r1
 8001dee:	4620      	mov	r0, r4
 8001df0:	4629      	mov	r1, r5
 8001df2:	f7fe fb95 	bl	8000520 <__adddf3>
 8001df6:	4602      	mov	r2, r0
 8001df8:	460b      	mov	r3, r1
 8001dfa:	4614      	mov	r4, r2
 8001dfc:	461d      	mov	r5, r3
 8001dfe:	4b0a      	ldr	r3, [pc, #40]	; (8001e28 <FOC_Interrupt+0x310>)
 8001e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7fe fcea 	bl	80007dc <__aeabi_f2d>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	4620      	mov	r0, r4
 8001e0e:	4629      	mov	r1, r5
 8001e10:	f7fe fb86 	bl	8000520 <__adddf3>
 8001e14:	4602      	mov	r2, r0
 8001e16:	460b      	mov	r3, r1
 8001e18:	4610      	mov	r0, r2
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	f7fe fde6 	bl	80009ec <__aeabi_d2f>
 8001e20:	4603      	mov	r3, r0
 8001e22:	4a01      	ldr	r2, [pc, #4]	; (8001e28 <FOC_Interrupt+0x310>)
 8001e24:	65d3      	str	r3, [r2, #92]	; 0x5c
				break;
 8001e26:	e1fd      	b.n	8002224 <FOC_Interrupt+0x70c>
 8001e28:	200002c0 	.word	0x200002c0
 8001e2c:	48000400 	.word	0x48000400
 8001e30:	20000356 	.word	0x20000356
 8001e34:	20000354 	.word	0x20000354
 8001e38:	20000352 	.word	0x20000352
 8001e3c:	20000350 	.word	0x20000350
 8001e40:	200002a0 	.word	0x200002a0
 8001e44:	20000324 	.word	0x20000324
 8001e48:	2000035a 	.word	0x2000035a
 8001e4c:	20000358 	.word	0x20000358
 8001e50:	200002e4 	.word	0x200002e4
 8001e54:	200002e0 	.word	0x200002e0
 8001e58:	457ff000 	.word	0x457ff000
 8001e5c:	43b40000 	.word	0x43b40000
 8001e60:	3f13cd3a 	.word	0x3f13cd3a
 8001e64:	3dcccccd 	.word	0x3dcccccd
 8001e68:	42700000 	.word	0x42700000
 8001e6c:	3fe00000 	.word	0x3fe00000
			case 1:
				foc.PWM_A = 0.5*foc.DC_0 + foc.DC_2;
 8001e70:	4bbb      	ldr	r3, [pc, #748]	; (8002160 <FOC_Interrupt+0x648>)
 8001e72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7fe fcb1 	bl	80007dc <__aeabi_f2d>
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	4bb9      	ldr	r3, [pc, #740]	; (8002164 <FOC_Interrupt+0x64c>)
 8001e80:	f7fe fa1e 	bl	80002c0 <__aeabi_dmul>
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	4614      	mov	r4, r2
 8001e8a:	461d      	mov	r5, r3
 8001e8c:	4bb4      	ldr	r3, [pc, #720]	; (8002160 <FOC_Interrupt+0x648>)
 8001e8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7fe fca3 	bl	80007dc <__aeabi_f2d>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
 8001e9a:	4620      	mov	r0, r4
 8001e9c:	4629      	mov	r1, r5
 8001e9e:	f7fe fb3f 	bl	8000520 <__adddf3>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	4610      	mov	r0, r2
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f7fe fd9f 	bl	80009ec <__aeabi_d2f>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	4aab      	ldr	r2, [pc, #684]	; (8002160 <FOC_Interrupt+0x648>)
 8001eb2:	6593      	str	r3, [r2, #88]	; 0x58
				foc.PWM_B = 0.5*foc.DC_0;
 8001eb4:	4baa      	ldr	r3, [pc, #680]	; (8002160 <FOC_Interrupt+0x648>)
 8001eb6:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001eba:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001ebe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ec2:	4ba7      	ldr	r3, [pc, #668]	; (8002160 <FOC_Interrupt+0x648>)
 8001ec4:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
				foc.PWM_C = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 8001ec8:	4ba5      	ldr	r3, [pc, #660]	; (8002160 <FOC_Interrupt+0x648>)
 8001eca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7fe fc85 	bl	80007dc <__aeabi_f2d>
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	4ba3      	ldr	r3, [pc, #652]	; (8002164 <FOC_Interrupt+0x64c>)
 8001ed8:	f7fe f9f2 	bl	80002c0 <__aeabi_dmul>
 8001edc:	4602      	mov	r2, r0
 8001ede:	460b      	mov	r3, r1
 8001ee0:	4614      	mov	r4, r2
 8001ee2:	461d      	mov	r5, r3
 8001ee4:	4b9e      	ldr	r3, [pc, #632]	; (8002160 <FOC_Interrupt+0x648>)
 8001ee6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7fe fc77 	bl	80007dc <__aeabi_f2d>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	4620      	mov	r0, r4
 8001ef4:	4629      	mov	r1, r5
 8001ef6:	f7fe fb13 	bl	8000520 <__adddf3>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	4614      	mov	r4, r2
 8001f00:	461d      	mov	r5, r3
 8001f02:	4b97      	ldr	r3, [pc, #604]	; (8002160 <FOC_Interrupt+0x648>)
 8001f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7fe fc68 	bl	80007dc <__aeabi_f2d>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	4620      	mov	r0, r4
 8001f12:	4629      	mov	r1, r5
 8001f14:	f7fe fb04 	bl	8000520 <__adddf3>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4610      	mov	r0, r2
 8001f1e:	4619      	mov	r1, r3
 8001f20:	f7fe fd64 	bl	80009ec <__aeabi_d2f>
 8001f24:	4603      	mov	r3, r0
 8001f26:	4a8e      	ldr	r2, [pc, #568]	; (8002160 <FOC_Interrupt+0x648>)
 8001f28:	65d3      	str	r3, [r2, #92]	; 0x5c
				break;
 8001f2a:	e17b      	b.n	8002224 <FOC_Interrupt+0x70c>
			case 2:
				foc.PWM_A = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 8001f2c:	4b8c      	ldr	r3, [pc, #560]	; (8002160 <FOC_Interrupt+0x648>)
 8001f2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7fe fc53 	bl	80007dc <__aeabi_f2d>
 8001f36:	f04f 0200 	mov.w	r2, #0
 8001f3a:	4b8a      	ldr	r3, [pc, #552]	; (8002164 <FOC_Interrupt+0x64c>)
 8001f3c:	f7fe f9c0 	bl	80002c0 <__aeabi_dmul>
 8001f40:	4602      	mov	r2, r0
 8001f42:	460b      	mov	r3, r1
 8001f44:	4614      	mov	r4, r2
 8001f46:	461d      	mov	r5, r3
 8001f48:	4b85      	ldr	r3, [pc, #532]	; (8002160 <FOC_Interrupt+0x648>)
 8001f4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7fe fc45 	bl	80007dc <__aeabi_f2d>
 8001f52:	4602      	mov	r2, r0
 8001f54:	460b      	mov	r3, r1
 8001f56:	4620      	mov	r0, r4
 8001f58:	4629      	mov	r1, r5
 8001f5a:	f7fe fae1 	bl	8000520 <__adddf3>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	460b      	mov	r3, r1
 8001f62:	4614      	mov	r4, r2
 8001f64:	461d      	mov	r5, r3
 8001f66:	4b7e      	ldr	r3, [pc, #504]	; (8002160 <FOC_Interrupt+0x648>)
 8001f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7fe fc36 	bl	80007dc <__aeabi_f2d>
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	4620      	mov	r0, r4
 8001f76:	4629      	mov	r1, r5
 8001f78:	f7fe fad2 	bl	8000520 <__adddf3>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	460b      	mov	r3, r1
 8001f80:	4610      	mov	r0, r2
 8001f82:	4619      	mov	r1, r3
 8001f84:	f7fe fd32 	bl	80009ec <__aeabi_d2f>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	4a75      	ldr	r2, [pc, #468]	; (8002160 <FOC_Interrupt+0x648>)
 8001f8c:	6593      	str	r3, [r2, #88]	; 0x58
				foc.PWM_B = 0.5*foc.DC_0;
 8001f8e:	4b74      	ldr	r3, [pc, #464]	; (8002160 <FOC_Interrupt+0x648>)
 8001f90:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001f94:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001f98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f9c:	4b70      	ldr	r3, [pc, #448]	; (8002160 <FOC_Interrupt+0x648>)
 8001f9e:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
				foc.PWM_C = 0.5*foc.DC_0 + foc.DC_1;
 8001fa2:	4b6f      	ldr	r3, [pc, #444]	; (8002160 <FOC_Interrupt+0x648>)
 8001fa4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7fe fc18 	bl	80007dc <__aeabi_f2d>
 8001fac:	f04f 0200 	mov.w	r2, #0
 8001fb0:	4b6c      	ldr	r3, [pc, #432]	; (8002164 <FOC_Interrupt+0x64c>)
 8001fb2:	f7fe f985 	bl	80002c0 <__aeabi_dmul>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	460b      	mov	r3, r1
 8001fba:	4614      	mov	r4, r2
 8001fbc:	461d      	mov	r5, r3
 8001fbe:	4b68      	ldr	r3, [pc, #416]	; (8002160 <FOC_Interrupt+0x648>)
 8001fc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7fe fc0a 	bl	80007dc <__aeabi_f2d>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	4620      	mov	r0, r4
 8001fce:	4629      	mov	r1, r5
 8001fd0:	f7fe faa6 	bl	8000520 <__adddf3>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	4610      	mov	r0, r2
 8001fda:	4619      	mov	r1, r3
 8001fdc:	f7fe fd06 	bl	80009ec <__aeabi_d2f>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	4a5f      	ldr	r2, [pc, #380]	; (8002160 <FOC_Interrupt+0x648>)
 8001fe4:	65d3      	str	r3, [r2, #92]	; 0x5c
				break;
 8001fe6:	e11d      	b.n	8002224 <FOC_Interrupt+0x70c>
			case 3:
				foc.PWM_A = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 8001fe8:	4b5d      	ldr	r3, [pc, #372]	; (8002160 <FOC_Interrupt+0x648>)
 8001fea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7fe fbf5 	bl	80007dc <__aeabi_f2d>
 8001ff2:	f04f 0200 	mov.w	r2, #0
 8001ff6:	4b5b      	ldr	r3, [pc, #364]	; (8002164 <FOC_Interrupt+0x64c>)
 8001ff8:	f7fe f962 	bl	80002c0 <__aeabi_dmul>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	460b      	mov	r3, r1
 8002000:	4614      	mov	r4, r2
 8002002:	461d      	mov	r5, r3
 8002004:	4b56      	ldr	r3, [pc, #344]	; (8002160 <FOC_Interrupt+0x648>)
 8002006:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002008:	4618      	mov	r0, r3
 800200a:	f7fe fbe7 	bl	80007dc <__aeabi_f2d>
 800200e:	4602      	mov	r2, r0
 8002010:	460b      	mov	r3, r1
 8002012:	4620      	mov	r0, r4
 8002014:	4629      	mov	r1, r5
 8002016:	f7fe fa83 	bl	8000520 <__adddf3>
 800201a:	4602      	mov	r2, r0
 800201c:	460b      	mov	r3, r1
 800201e:	4614      	mov	r4, r2
 8002020:	461d      	mov	r5, r3
 8002022:	4b4f      	ldr	r3, [pc, #316]	; (8002160 <FOC_Interrupt+0x648>)
 8002024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002026:	4618      	mov	r0, r3
 8002028:	f7fe fbd8 	bl	80007dc <__aeabi_f2d>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	4620      	mov	r0, r4
 8002032:	4629      	mov	r1, r5
 8002034:	f7fe fa74 	bl	8000520 <__adddf3>
 8002038:	4602      	mov	r2, r0
 800203a:	460b      	mov	r3, r1
 800203c:	4610      	mov	r0, r2
 800203e:	4619      	mov	r1, r3
 8002040:	f7fe fcd4 	bl	80009ec <__aeabi_d2f>
 8002044:	4603      	mov	r3, r0
 8002046:	4a46      	ldr	r2, [pc, #280]	; (8002160 <FOC_Interrupt+0x648>)
 8002048:	6593      	str	r3, [r2, #88]	; 0x58
				foc.PWM_B = 0.5*foc.DC_0 + foc.DC_2;
 800204a:	4b45      	ldr	r3, [pc, #276]	; (8002160 <FOC_Interrupt+0x648>)
 800204c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe fbc4 	bl	80007dc <__aeabi_f2d>
 8002054:	f04f 0200 	mov.w	r2, #0
 8002058:	4b42      	ldr	r3, [pc, #264]	; (8002164 <FOC_Interrupt+0x64c>)
 800205a:	f7fe f931 	bl	80002c0 <__aeabi_dmul>
 800205e:	4602      	mov	r2, r0
 8002060:	460b      	mov	r3, r1
 8002062:	4614      	mov	r4, r2
 8002064:	461d      	mov	r5, r3
 8002066:	4b3e      	ldr	r3, [pc, #248]	; (8002160 <FOC_Interrupt+0x648>)
 8002068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800206a:	4618      	mov	r0, r3
 800206c:	f7fe fbb6 	bl	80007dc <__aeabi_f2d>
 8002070:	4602      	mov	r2, r0
 8002072:	460b      	mov	r3, r1
 8002074:	4620      	mov	r0, r4
 8002076:	4629      	mov	r1, r5
 8002078:	f7fe fa52 	bl	8000520 <__adddf3>
 800207c:	4602      	mov	r2, r0
 800207e:	460b      	mov	r3, r1
 8002080:	4610      	mov	r0, r2
 8002082:	4619      	mov	r1, r3
 8002084:	f7fe fcb2 	bl	80009ec <__aeabi_d2f>
 8002088:	4603      	mov	r3, r0
 800208a:	4a35      	ldr	r2, [pc, #212]	; (8002160 <FOC_Interrupt+0x648>)
 800208c:	6613      	str	r3, [r2, #96]	; 0x60
				foc.PWM_C = 0.5*foc.DC_0;
 800208e:	4b34      	ldr	r3, [pc, #208]	; (8002160 <FOC_Interrupt+0x648>)
 8002090:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002094:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002098:	ee67 7a87 	vmul.f32	s15, s15, s14
 800209c:	4b30      	ldr	r3, [pc, #192]	; (8002160 <FOC_Interrupt+0x648>)
 800209e:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
				break;
 80020a2:	e0bf      	b.n	8002224 <FOC_Interrupt+0x70c>
			case 4:
				foc.PWM_A = 0.5*foc.DC_0 + foc.DC_1;
 80020a4:	4b2e      	ldr	r3, [pc, #184]	; (8002160 <FOC_Interrupt+0x648>)
 80020a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7fe fb97 	bl	80007dc <__aeabi_f2d>
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	4b2c      	ldr	r3, [pc, #176]	; (8002164 <FOC_Interrupt+0x64c>)
 80020b4:	f7fe f904 	bl	80002c0 <__aeabi_dmul>
 80020b8:	4602      	mov	r2, r0
 80020ba:	460b      	mov	r3, r1
 80020bc:	4614      	mov	r4, r2
 80020be:	461d      	mov	r5, r3
 80020c0:	4b27      	ldr	r3, [pc, #156]	; (8002160 <FOC_Interrupt+0x648>)
 80020c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7fe fb89 	bl	80007dc <__aeabi_f2d>
 80020ca:	4602      	mov	r2, r0
 80020cc:	460b      	mov	r3, r1
 80020ce:	4620      	mov	r0, r4
 80020d0:	4629      	mov	r1, r5
 80020d2:	f7fe fa25 	bl	8000520 <__adddf3>
 80020d6:	4602      	mov	r2, r0
 80020d8:	460b      	mov	r3, r1
 80020da:	4610      	mov	r0, r2
 80020dc:	4619      	mov	r1, r3
 80020de:	f7fe fc85 	bl	80009ec <__aeabi_d2f>
 80020e2:	4603      	mov	r3, r0
 80020e4:	4a1e      	ldr	r2, [pc, #120]	; (8002160 <FOC_Interrupt+0x648>)
 80020e6:	6593      	str	r3, [r2, #88]	; 0x58
				foc.PWM_B = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 80020e8:	4b1d      	ldr	r3, [pc, #116]	; (8002160 <FOC_Interrupt+0x648>)
 80020ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7fe fb75 	bl	80007dc <__aeabi_f2d>
 80020f2:	f04f 0200 	mov.w	r2, #0
 80020f6:	4b1b      	ldr	r3, [pc, #108]	; (8002164 <FOC_Interrupt+0x64c>)
 80020f8:	f7fe f8e2 	bl	80002c0 <__aeabi_dmul>
 80020fc:	4602      	mov	r2, r0
 80020fe:	460b      	mov	r3, r1
 8002100:	4614      	mov	r4, r2
 8002102:	461d      	mov	r5, r3
 8002104:	4b16      	ldr	r3, [pc, #88]	; (8002160 <FOC_Interrupt+0x648>)
 8002106:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002108:	4618      	mov	r0, r3
 800210a:	f7fe fb67 	bl	80007dc <__aeabi_f2d>
 800210e:	4602      	mov	r2, r0
 8002110:	460b      	mov	r3, r1
 8002112:	4620      	mov	r0, r4
 8002114:	4629      	mov	r1, r5
 8002116:	f7fe fa03 	bl	8000520 <__adddf3>
 800211a:	4602      	mov	r2, r0
 800211c:	460b      	mov	r3, r1
 800211e:	4614      	mov	r4, r2
 8002120:	461d      	mov	r5, r3
 8002122:	4b0f      	ldr	r3, [pc, #60]	; (8002160 <FOC_Interrupt+0x648>)
 8002124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002126:	4618      	mov	r0, r3
 8002128:	f7fe fb58 	bl	80007dc <__aeabi_f2d>
 800212c:	4602      	mov	r2, r0
 800212e:	460b      	mov	r3, r1
 8002130:	4620      	mov	r0, r4
 8002132:	4629      	mov	r1, r5
 8002134:	f7fe f9f4 	bl	8000520 <__adddf3>
 8002138:	4602      	mov	r2, r0
 800213a:	460b      	mov	r3, r1
 800213c:	4610      	mov	r0, r2
 800213e:	4619      	mov	r1, r3
 8002140:	f7fe fc54 	bl	80009ec <__aeabi_d2f>
 8002144:	4603      	mov	r3, r0
 8002146:	4a06      	ldr	r2, [pc, #24]	; (8002160 <FOC_Interrupt+0x648>)
 8002148:	6613      	str	r3, [r2, #96]	; 0x60
				foc.PWM_C = 0.5*foc.DC_0;
 800214a:	4b05      	ldr	r3, [pc, #20]	; (8002160 <FOC_Interrupt+0x648>)
 800214c:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002150:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002154:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002158:	4b01      	ldr	r3, [pc, #4]	; (8002160 <FOC_Interrupt+0x648>)
 800215a:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
				break;
 800215e:	e061      	b.n	8002224 <FOC_Interrupt+0x70c>
 8002160:	200002c0 	.word	0x200002c0
 8002164:	3fe00000 	.word	0x3fe00000
			case 5:
				foc.PWM_A = 0.5*foc.DC_0;
 8002168:	4b38      	ldr	r3, [pc, #224]	; (800224c <FOC_Interrupt+0x734>)
 800216a:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800216e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002172:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002176:	4b35      	ldr	r3, [pc, #212]	; (800224c <FOC_Interrupt+0x734>)
 8002178:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
				foc.PWM_B = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 800217c:	4b33      	ldr	r3, [pc, #204]	; (800224c <FOC_Interrupt+0x734>)
 800217e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002180:	4618      	mov	r0, r3
 8002182:	f7fe fb2b 	bl	80007dc <__aeabi_f2d>
 8002186:	f04f 0200 	mov.w	r2, #0
 800218a:	4b31      	ldr	r3, [pc, #196]	; (8002250 <FOC_Interrupt+0x738>)
 800218c:	f7fe f898 	bl	80002c0 <__aeabi_dmul>
 8002190:	4602      	mov	r2, r0
 8002192:	460b      	mov	r3, r1
 8002194:	4614      	mov	r4, r2
 8002196:	461d      	mov	r5, r3
 8002198:	4b2c      	ldr	r3, [pc, #176]	; (800224c <FOC_Interrupt+0x734>)
 800219a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800219c:	4618      	mov	r0, r3
 800219e:	f7fe fb1d 	bl	80007dc <__aeabi_f2d>
 80021a2:	4602      	mov	r2, r0
 80021a4:	460b      	mov	r3, r1
 80021a6:	4620      	mov	r0, r4
 80021a8:	4629      	mov	r1, r5
 80021aa:	f7fe f9b9 	bl	8000520 <__adddf3>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	4614      	mov	r4, r2
 80021b4:	461d      	mov	r5, r3
 80021b6:	4b25      	ldr	r3, [pc, #148]	; (800224c <FOC_Interrupt+0x734>)
 80021b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7fe fb0e 	bl	80007dc <__aeabi_f2d>
 80021c0:	4602      	mov	r2, r0
 80021c2:	460b      	mov	r3, r1
 80021c4:	4620      	mov	r0, r4
 80021c6:	4629      	mov	r1, r5
 80021c8:	f7fe f9aa 	bl	8000520 <__adddf3>
 80021cc:	4602      	mov	r2, r0
 80021ce:	460b      	mov	r3, r1
 80021d0:	4610      	mov	r0, r2
 80021d2:	4619      	mov	r1, r3
 80021d4:	f7fe fc0a 	bl	80009ec <__aeabi_d2f>
 80021d8:	4603      	mov	r3, r0
 80021da:	4a1c      	ldr	r2, [pc, #112]	; (800224c <FOC_Interrupt+0x734>)
 80021dc:	6613      	str	r3, [r2, #96]	; 0x60
				foc.PWM_C = 0.5*foc.DC_0 + foc.DC_2;
 80021de:	4b1b      	ldr	r3, [pc, #108]	; (800224c <FOC_Interrupt+0x734>)
 80021e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe fafa 	bl	80007dc <__aeabi_f2d>
 80021e8:	f04f 0200 	mov.w	r2, #0
 80021ec:	4b18      	ldr	r3, [pc, #96]	; (8002250 <FOC_Interrupt+0x738>)
 80021ee:	f7fe f867 	bl	80002c0 <__aeabi_dmul>
 80021f2:	4602      	mov	r2, r0
 80021f4:	460b      	mov	r3, r1
 80021f6:	4614      	mov	r4, r2
 80021f8:	461d      	mov	r5, r3
 80021fa:	4b14      	ldr	r3, [pc, #80]	; (800224c <FOC_Interrupt+0x734>)
 80021fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021fe:	4618      	mov	r0, r3
 8002200:	f7fe faec 	bl	80007dc <__aeabi_f2d>
 8002204:	4602      	mov	r2, r0
 8002206:	460b      	mov	r3, r1
 8002208:	4620      	mov	r0, r4
 800220a:	4629      	mov	r1, r5
 800220c:	f7fe f988 	bl	8000520 <__adddf3>
 8002210:	4602      	mov	r2, r0
 8002212:	460b      	mov	r3, r1
 8002214:	4610      	mov	r0, r2
 8002216:	4619      	mov	r1, r3
 8002218:	f7fe fbe8 	bl	80009ec <__aeabi_d2f>
 800221c:	4603      	mov	r3, r0
 800221e:	4a0b      	ldr	r2, [pc, #44]	; (800224c <FOC_Interrupt+0x734>)
 8002220:	65d3      	str	r3, [r2, #92]	; 0x5c
				break;
 8002222:	bf00      	nop
		}

		//	Set_PWM3(foc.PWM_A,foc.PWM_B,foc.PWM_C);

		Set_PWM3(0.25f,0.5f,0.75f);
 8002224:	eeb6 1a08 	vmov.f32	s2, #104	; 0x3f400000  0.750
 8002228:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 800222c:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 8002230:	f7ff fbd2 	bl	80019d8 <Set_PWM3>

		/* LED off */
		HAL_GPIO_WritePin(LED_Y_GPIO_Port, LED_Y_Pin, 0);
 8002234:	2200      	movs	r2, #0
 8002236:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800223a:	4806      	ldr	r0, [pc, #24]	; (8002254 <FOC_Interrupt+0x73c>)
 800223c:	f002 ffce 	bl	80051dc <HAL_GPIO_WritePin>
	}

}
 8002240:	bf00      	nop
 8002242:	3708      	adds	r7, #8
 8002244:	46bd      	mov	sp, r7
 8002246:	ecbd 8b02 	vpop	{d8}
 800224a:	bdb0      	pop	{r4, r5, r7, pc}
 800224c:	200002c0 	.word	0x200002c0
 8002250:	3fe00000 	.word	0x3fe00000
 8002254:	48000400 	.word	0x48000400

08002258 <CAN_Interrupt>:
void  CAN_Interrupt(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
//	{
//		// unpack and update target values
//	}
//
//	can.timeout = 0;	// reset timeout timer
}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr

08002266 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002266:	b480      	push	{r7}
 8002268:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800226a:	b672      	cpsid	i
}
 800226c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800226e:	e7fe      	b.n	800226e <Error_Handler+0x8>

08002270 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002274:	4b1b      	ldr	r3, [pc, #108]	; (80022e4 <MX_SPI3_Init+0x74>)
 8002276:	4a1c      	ldr	r2, [pc, #112]	; (80022e8 <MX_SPI3_Init+0x78>)
 8002278:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800227a:	4b1a      	ldr	r3, [pc, #104]	; (80022e4 <MX_SPI3_Init+0x74>)
 800227c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002280:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 8002282:	4b18      	ldr	r3, [pc, #96]	; (80022e4 <MX_SPI3_Init+0x74>)
 8002284:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002288:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800228a:	4b16      	ldr	r3, [pc, #88]	; (80022e4 <MX_SPI3_Init+0x74>)
 800228c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002290:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002292:	4b14      	ldr	r3, [pc, #80]	; (80022e4 <MX_SPI3_Init+0x74>)
 8002294:	2200      	movs	r2, #0
 8002296:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002298:	4b12      	ldr	r3, [pc, #72]	; (80022e4 <MX_SPI3_Init+0x74>)
 800229a:	2200      	movs	r2, #0
 800229c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800229e:	4b11      	ldr	r3, [pc, #68]	; (80022e4 <MX_SPI3_Init+0x74>)
 80022a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022a4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80022a6:	4b0f      	ldr	r3, [pc, #60]	; (80022e4 <MX_SPI3_Init+0x74>)
 80022a8:	2220      	movs	r2, #32
 80022aa:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022ac:	4b0d      	ldr	r3, [pc, #52]	; (80022e4 <MX_SPI3_Init+0x74>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80022b2:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <MX_SPI3_Init+0x74>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022b8:	4b0a      	ldr	r3, [pc, #40]	; (80022e4 <MX_SPI3_Init+0x74>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80022be:	4b09      	ldr	r3, [pc, #36]	; (80022e4 <MX_SPI3_Init+0x74>)
 80022c0:	2207      	movs	r2, #7
 80022c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80022c4:	4b07      	ldr	r3, [pc, #28]	; (80022e4 <MX_SPI3_Init+0x74>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80022ca:	4b06      	ldr	r3, [pc, #24]	; (80022e4 <MX_SPI3_Init+0x74>)
 80022cc:	2208      	movs	r2, #8
 80022ce:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80022d0:	4804      	ldr	r0, [pc, #16]	; (80022e4 <MX_SPI3_Init+0x74>)
 80022d2:	f003 ff5f 	bl	8006194 <HAL_SPI_Init>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <MX_SPI3_Init+0x70>
  {
    Error_Handler();
 80022dc:	f7ff ffc3 	bl	8002266 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80022e0:	bf00      	nop
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	2000040c 	.word	0x2000040c
 80022e8:	40003c00 	.word	0x40003c00

080022ec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b08a      	sub	sp, #40	; 0x28
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f4:	f107 0314 	add.w	r3, r7, #20
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]
 80022fc:	605a      	str	r2, [r3, #4]
 80022fe:	609a      	str	r2, [r3, #8]
 8002300:	60da      	str	r2, [r3, #12]
 8002302:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a25      	ldr	r2, [pc, #148]	; (80023a0 <HAL_SPI_MspInit+0xb4>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d144      	bne.n	8002398 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800230e:	4b25      	ldr	r3, [pc, #148]	; (80023a4 <HAL_SPI_MspInit+0xb8>)
 8002310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002312:	4a24      	ldr	r2, [pc, #144]	; (80023a4 <HAL_SPI_MspInit+0xb8>)
 8002314:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002318:	6593      	str	r3, [r2, #88]	; 0x58
 800231a:	4b22      	ldr	r3, [pc, #136]	; (80023a4 <HAL_SPI_MspInit+0xb8>)
 800231c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800231e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002326:	4b1f      	ldr	r3, [pc, #124]	; (80023a4 <HAL_SPI_MspInit+0xb8>)
 8002328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800232a:	4a1e      	ldr	r2, [pc, #120]	; (80023a4 <HAL_SPI_MspInit+0xb8>)
 800232c:	f043 0304 	orr.w	r3, r3, #4
 8002330:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002332:	4b1c      	ldr	r3, [pc, #112]	; (80023a4 <HAL_SPI_MspInit+0xb8>)
 8002334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002336:	f003 0304 	and.w	r3, r3, #4
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800233e:	4b19      	ldr	r3, [pc, #100]	; (80023a4 <HAL_SPI_MspInit+0xb8>)
 8002340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002342:	4a18      	ldr	r2, [pc, #96]	; (80023a4 <HAL_SPI_MspInit+0xb8>)
 8002344:	f043 0302 	orr.w	r3, r3, #2
 8002348:	64d3      	str	r3, [r2, #76]	; 0x4c
 800234a:	4b16      	ldr	r3, [pc, #88]	; (80023a4 <HAL_SPI_MspInit+0xb8>)
 800234c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	60bb      	str	r3, [r7, #8]
 8002354:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = SPI_SCK_Pin;
 8002356:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800235a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235c:	2302      	movs	r3, #2
 800235e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002360:	2300      	movs	r3, #0
 8002362:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002364:	2300      	movs	r3, #0
 8002366:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002368:	2306      	movs	r3, #6
 800236a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SPI_SCK_GPIO_Port, &GPIO_InitStruct);
 800236c:	f107 0314 	add.w	r3, r7, #20
 8002370:	4619      	mov	r1, r3
 8002372:	480d      	ldr	r0, [pc, #52]	; (80023a8 <HAL_SPI_MspInit+0xbc>)
 8002374:	f002 fd98 	bl	8004ea8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MOSI_Pin;
 8002378:	2320      	movs	r3, #32
 800237a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237c:	2302      	movs	r3, #2
 800237e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2300      	movs	r3, #0
 8002382:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002384:	2300      	movs	r3, #0
 8002386:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002388:	2306      	movs	r3, #6
 800238a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SPI_MOSI_GPIO_Port, &GPIO_InitStruct);
 800238c:	f107 0314 	add.w	r3, r7, #20
 8002390:	4619      	mov	r1, r3
 8002392:	4806      	ldr	r0, [pc, #24]	; (80023ac <HAL_SPI_MspInit+0xc0>)
 8002394:	f002 fd88 	bl	8004ea8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002398:	bf00      	nop
 800239a:	3728      	adds	r7, #40	; 0x28
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40003c00 	.word	0x40003c00
 80023a4:	40021000 	.word	0x40021000
 80023a8:	48000800 	.word	0x48000800
 80023ac:	48000400 	.word	0x48000400

080023b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023b6:	4b0f      	ldr	r3, [pc, #60]	; (80023f4 <HAL_MspInit+0x44>)
 80023b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023ba:	4a0e      	ldr	r2, [pc, #56]	; (80023f4 <HAL_MspInit+0x44>)
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	6613      	str	r3, [r2, #96]	; 0x60
 80023c2:	4b0c      	ldr	r3, [pc, #48]	; (80023f4 <HAL_MspInit+0x44>)
 80023c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	607b      	str	r3, [r7, #4]
 80023cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023ce:	4b09      	ldr	r3, [pc, #36]	; (80023f4 <HAL_MspInit+0x44>)
 80023d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023d2:	4a08      	ldr	r2, [pc, #32]	; (80023f4 <HAL_MspInit+0x44>)
 80023d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023d8:	6593      	str	r3, [r2, #88]	; 0x58
 80023da:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <HAL_MspInit+0x44>)
 80023dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023e2:	603b      	str	r3, [r7, #0]
 80023e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80023e6:	f002 ffd9 	bl	800539c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023ea:	bf00      	nop
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40021000 	.word	0x40021000

080023f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023fc:	e7fe      	b.n	80023fc <NMI_Handler+0x4>

080023fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023fe:	b480      	push	{r7}
 8002400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002402:	e7fe      	b.n	8002402 <HardFault_Handler+0x4>

08002404 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002408:	e7fe      	b.n	8002408 <MemManage_Handler+0x4>

0800240a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800240a:	b480      	push	{r7}
 800240c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800240e:	e7fe      	b.n	800240e <BusFault_Handler+0x4>

08002410 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002414:	e7fe      	b.n	8002414 <UsageFault_Handler+0x4>

08002416 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002416:	b480      	push	{r7}
 8002418:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800241a:	bf00      	nop
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002428:	bf00      	nop
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002432:	b480      	push	{r7}
 8002434:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002436:	bf00      	nop
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002444:	f000 fa32 	bl	80028ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002448:	bf00      	nop
 800244a:	bd80      	pop	{r7, pc}

0800244c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002450:	4802      	ldr	r0, [pc, #8]	; (800245c <DMA1_Channel1_IRQHandler+0x10>)
 8002452:	f002 f87c 	bl	800454e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002456:	bf00      	nop
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	2000017c 	.word	0x2000017c

08002460 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002464:	4802      	ldr	r0, [pc, #8]	; (8002470 <DMA1_Channel2_IRQHandler+0x10>)
 8002466:	f002 f872 	bl	800454e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800246a:	bf00      	nop
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	200001dc 	.word	0x200001dc

08002474 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002478:	4803      	ldr	r0, [pc, #12]	; (8002488 <FDCAN1_IT0_IRQHandler+0x14>)
 800247a:	f002 fb11 	bl	8004aa0 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */
  CAN_Interrupt();
 800247e:	f7ff feeb 	bl	8002258 <CAN_Interrupt>
  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	2000023c 	.word	0x2000023c

0800248c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IF_B_Pin);
 8002490:	2040      	movs	r0, #64	; 0x40
 8002492:	f002 febb 	bl	800520c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  IF_B_Int();
 8002496:	f7ff fa55 	bl	8001944 <IF_B_Int>
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
	...

080024a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80024a4:	4803      	ldr	r0, [pc, #12]	; (80024b4 <TIM2_IRQHandler+0x14>)
 80024a6:	f004 ffb1 	bl	800740c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  FOC_Interrupt();
 80024aa:	f7ff fb35 	bl	8001b18 <FOC_Interrupt>
  /* USER CODE END TIM2_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20000470 	.word	0x20000470

080024b8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]
 80024c8:	e00a      	b.n	80024e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80024ca:	f3af 8000 	nop.w
 80024ce:	4601      	mov	r1, r0
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	1c5a      	adds	r2, r3, #1
 80024d4:	60ba      	str	r2, [r7, #8]
 80024d6:	b2ca      	uxtb	r2, r1
 80024d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	3301      	adds	r3, #1
 80024de:	617b      	str	r3, [r7, #20]
 80024e0:	697a      	ldr	r2, [r7, #20]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	dbf0      	blt.n	80024ca <_read+0x12>
	}

return len;
 80024e8:	687b      	ldr	r3, [r7, #4]
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3718      	adds	r7, #24
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80024f2:	b480      	push	{r7}
 80024f4:	b083      	sub	sp, #12
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
	return -1;
 80024fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024fe:	4618      	mov	r0, r3
 8002500:	370c      	adds	r7, #12
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800250a:	b480      	push	{r7}
 800250c:	b083      	sub	sp, #12
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
 8002512:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800251a:	605a      	str	r2, [r3, #4]
	return 0;
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr

0800252a <_isatty>:

int _isatty(int file)
{
 800252a:	b480      	push	{r7}
 800252c:	b083      	sub	sp, #12
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
	return 1;
 8002532:	2301      	movs	r3, #1
}
 8002534:	4618      	mov	r0, r3
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
	return 0;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3714      	adds	r7, #20
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
	...

0800255c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002564:	4a14      	ldr	r2, [pc, #80]	; (80025b8 <_sbrk+0x5c>)
 8002566:	4b15      	ldr	r3, [pc, #84]	; (80025bc <_sbrk+0x60>)
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002570:	4b13      	ldr	r3, [pc, #76]	; (80025c0 <_sbrk+0x64>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d102      	bne.n	800257e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002578:	4b11      	ldr	r3, [pc, #68]	; (80025c0 <_sbrk+0x64>)
 800257a:	4a12      	ldr	r2, [pc, #72]	; (80025c4 <_sbrk+0x68>)
 800257c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800257e:	4b10      	ldr	r3, [pc, #64]	; (80025c0 <_sbrk+0x64>)
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4413      	add	r3, r2
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	429a      	cmp	r2, r3
 800258a:	d207      	bcs.n	800259c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800258c:	f006 f80e 	bl	80085ac <__errno>
 8002590:	4603      	mov	r3, r0
 8002592:	220c      	movs	r2, #12
 8002594:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002596:	f04f 33ff 	mov.w	r3, #4294967295
 800259a:	e009      	b.n	80025b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800259c:	4b08      	ldr	r3, [pc, #32]	; (80025c0 <_sbrk+0x64>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025a2:	4b07      	ldr	r3, [pc, #28]	; (80025c0 <_sbrk+0x64>)
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4413      	add	r3, r2
 80025aa:	4a05      	ldr	r2, [pc, #20]	; (80025c0 <_sbrk+0x64>)
 80025ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025ae:	68fb      	ldr	r3, [r7, #12]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3718      	adds	r7, #24
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	20008000 	.word	0x20008000
 80025bc:	00000400 	.word	0x00000400
 80025c0:	20000098 	.word	0x20000098
 80025c4:	200004d0 	.word	0x200004d0

080025c8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80025cc:	4b06      	ldr	r3, [pc, #24]	; (80025e8 <SystemInit+0x20>)
 80025ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025d2:	4a05      	ldr	r2, [pc, #20]	; (80025e8 <SystemInit+0x20>)
 80025d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025dc:	bf00      	nop
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	e000ed00 	.word	0xe000ed00

080025ec <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08e      	sub	sp, #56	; 0x38
 80025f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025f6:	2200      	movs	r2, #0
 80025f8:	601a      	str	r2, [r3, #0]
 80025fa:	605a      	str	r2, [r3, #4]
 80025fc:	609a      	str	r2, [r3, #8]
 80025fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002600:	f107 031c 	add.w	r3, r7, #28
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	605a      	str	r2, [r3, #4]
 800260a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800260c:	463b      	mov	r3, r7
 800260e:	2200      	movs	r2, #0
 8002610:	601a      	str	r2, [r3, #0]
 8002612:	605a      	str	r2, [r3, #4]
 8002614:	609a      	str	r2, [r3, #8]
 8002616:	60da      	str	r2, [r3, #12]
 8002618:	611a      	str	r2, [r3, #16]
 800261a:	615a      	str	r2, [r3, #20]
 800261c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800261e:	4b38      	ldr	r3, [pc, #224]	; (8002700 <MX_TIM2_Init+0x114>)
 8002620:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002624:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002626:	4b36      	ldr	r3, [pc, #216]	; (8002700 <MX_TIM2_Init+0x114>)
 8002628:	2200      	movs	r2, #0
 800262a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800262c:	4b34      	ldr	r3, [pc, #208]	; (8002700 <MX_TIM2_Init+0x114>)
 800262e:	2220      	movs	r2, #32
 8002630:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2124;
 8002632:	4b33      	ldr	r3, [pc, #204]	; (8002700 <MX_TIM2_Init+0x114>)
 8002634:	f640 024c 	movw	r2, #2124	; 0x84c
 8002638:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800263a:	4b31      	ldr	r3, [pc, #196]	; (8002700 <MX_TIM2_Init+0x114>)
 800263c:	2200      	movs	r2, #0
 800263e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002640:	4b2f      	ldr	r3, [pc, #188]	; (8002700 <MX_TIM2_Init+0x114>)
 8002642:	2200      	movs	r2, #0
 8002644:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002646:	482e      	ldr	r0, [pc, #184]	; (8002700 <MX_TIM2_Init+0x114>)
 8002648:	f004 fcbc 	bl	8006fc4 <HAL_TIM_Base_Init>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002652:	f7ff fe08 	bl	8002266 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002656:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800265a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800265c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002660:	4619      	mov	r1, r3
 8002662:	4827      	ldr	r0, [pc, #156]	; (8002700 <MX_TIM2_Init+0x114>)
 8002664:	f005 f966 	bl	8007934 <HAL_TIM_ConfigClockSource>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800266e:	f7ff fdfa 	bl	8002266 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002672:	4823      	ldr	r0, [pc, #140]	; (8002700 <MX_TIM2_Init+0x114>)
 8002674:	f004 fd68 	bl	8007148 <HAL_TIM_PWM_Init>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800267e:	f7ff fdf2 	bl	8002266 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002682:	2300      	movs	r3, #0
 8002684:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002686:	2300      	movs	r3, #0
 8002688:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800268a:	f107 031c 	add.w	r3, r7, #28
 800268e:	4619      	mov	r1, r3
 8002690:	481b      	ldr	r0, [pc, #108]	; (8002700 <MX_TIM2_Init+0x114>)
 8002692:	f005 fec3 	bl	800841c <HAL_TIMEx_MasterConfigSynchronization>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800269c:	f7ff fde3 	bl	8002266 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80026a0:	2370      	movs	r3, #112	; 0x70
 80026a2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80026a4:	2300      	movs	r3, #0
 80026a6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80026a8:	2302      	movs	r3, #2
 80026aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026ac:	2300      	movs	r3, #0
 80026ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026b0:	463b      	mov	r3, r7
 80026b2:	2200      	movs	r2, #0
 80026b4:	4619      	mov	r1, r3
 80026b6:	4812      	ldr	r0, [pc, #72]	; (8002700 <MX_TIM2_Init+0x114>)
 80026b8:	f005 f828 	bl	800770c <HAL_TIM_PWM_ConfigChannel>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80026c2:	f7ff fdd0 	bl	8002266 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80026c6:	463b      	mov	r3, r7
 80026c8:	2208      	movs	r2, #8
 80026ca:	4619      	mov	r1, r3
 80026cc:	480c      	ldr	r0, [pc, #48]	; (8002700 <MX_TIM2_Init+0x114>)
 80026ce:	f005 f81d 	bl	800770c <HAL_TIM_PWM_ConfigChannel>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80026d8:	f7ff fdc5 	bl	8002266 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80026dc:	463b      	mov	r3, r7
 80026de:	220c      	movs	r2, #12
 80026e0:	4619      	mov	r1, r3
 80026e2:	4807      	ldr	r0, [pc, #28]	; (8002700 <MX_TIM2_Init+0x114>)
 80026e4:	f005 f812 	bl	800770c <HAL_TIM_PWM_ConfigChannel>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 80026ee:	f7ff fdba 	bl	8002266 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80026f2:	4803      	ldr	r0, [pc, #12]	; (8002700 <MX_TIM2_Init+0x114>)
 80026f4:	f000 f82a 	bl	800274c <HAL_TIM_MspPostInit>

}
 80026f8:	bf00      	nop
 80026fa:	3738      	adds	r7, #56	; 0x38
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	20000470 	.word	0x20000470

08002704 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002714:	d113      	bne.n	800273e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002716:	4b0c      	ldr	r3, [pc, #48]	; (8002748 <HAL_TIM_Base_MspInit+0x44>)
 8002718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800271a:	4a0b      	ldr	r2, [pc, #44]	; (8002748 <HAL_TIM_Base_MspInit+0x44>)
 800271c:	f043 0301 	orr.w	r3, r3, #1
 8002720:	6593      	str	r3, [r2, #88]	; 0x58
 8002722:	4b09      	ldr	r3, [pc, #36]	; (8002748 <HAL_TIM_Base_MspInit+0x44>)
 8002724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 800272e:	2200      	movs	r2, #0
 8002730:	2102      	movs	r1, #2
 8002732:	201c      	movs	r0, #28
 8002734:	f001 fdb3 	bl	800429e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002738:	201c      	movs	r0, #28
 800273a:	f001 fdca 	bl	80042d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800273e:	bf00      	nop
 8002740:	3710      	adds	r7, #16
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	40021000 	.word	0x40021000

0800274c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b088      	sub	sp, #32
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002754:	f107 030c 	add.w	r3, r7, #12
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	605a      	str	r2, [r3, #4]
 800275e:	609a      	str	r2, [r3, #8]
 8002760:	60da      	str	r2, [r3, #12]
 8002762:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800276c:	d11c      	bne.n	80027a8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800276e:	4b10      	ldr	r3, [pc, #64]	; (80027b0 <HAL_TIM_MspPostInit+0x64>)
 8002770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002772:	4a0f      	ldr	r2, [pc, #60]	; (80027b0 <HAL_TIM_MspPostInit+0x64>)
 8002774:	f043 0301 	orr.w	r3, r3, #1
 8002778:	64d3      	str	r3, [r2, #76]	; 0x4c
 800277a:	4b0d      	ldr	r3, [pc, #52]	; (80027b0 <HAL_TIM_MspPostInit+0x64>)
 800277c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	60bb      	str	r3, [r7, #8]
 8002784:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_C_Pin|PWM_B_Pin|PWM_A_Pin;
 8002786:	230d      	movs	r3, #13
 8002788:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278a:	2302      	movs	r3, #2
 800278c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002792:	2300      	movs	r3, #0
 8002794:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002796:	2301      	movs	r3, #1
 8002798:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800279a:	f107 030c 	add.w	r3, r7, #12
 800279e:	4619      	mov	r1, r3
 80027a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027a4:	f002 fb80 	bl	8004ea8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80027a8:	bf00      	nop
 80027aa:	3720      	adds	r7, #32
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	40021000 	.word	0x40021000

080027b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80027b4:	480d      	ldr	r0, [pc, #52]	; (80027ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80027b6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027b8:	480d      	ldr	r0, [pc, #52]	; (80027f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80027ba:	490e      	ldr	r1, [pc, #56]	; (80027f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80027bc:	4a0e      	ldr	r2, [pc, #56]	; (80027f8 <LoopForever+0xe>)
  movs r3, #0
 80027be:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80027c0:	e002      	b.n	80027c8 <LoopCopyDataInit>

080027c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027c6:	3304      	adds	r3, #4

080027c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027cc:	d3f9      	bcc.n	80027c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ce:	4a0b      	ldr	r2, [pc, #44]	; (80027fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80027d0:	4c0b      	ldr	r4, [pc, #44]	; (8002800 <LoopForever+0x16>)
  movs r3, #0
 80027d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027d4:	e001      	b.n	80027da <LoopFillZerobss>

080027d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027d8:	3204      	adds	r2, #4

080027da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027dc:	d3fb      	bcc.n	80027d6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80027de:	f7ff fef3 	bl	80025c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027e2:	f005 fee9 	bl	80085b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027e6:	f7fe fd1d 	bl	8001224 <main>

080027ea <LoopForever>:

LoopForever:
    b LoopForever
 80027ea:	e7fe      	b.n	80027ea <LoopForever>
  ldr   r0, =_estack
 80027ec:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80027f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027f4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80027f8:	08009f5c 	.word	0x08009f5c
  ldr r2, =_sbss
 80027fc:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002800:	200004d0 	.word	0x200004d0

08002804 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002804:	e7fe      	b.n	8002804 <ADC1_2_IRQHandler>

08002806 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002806:	b580      	push	{r7, lr}
 8002808:	b082      	sub	sp, #8
 800280a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800280c:	2300      	movs	r3, #0
 800280e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002810:	2003      	movs	r0, #3
 8002812:	f001 fd39 	bl	8004288 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002816:	2000      	movs	r0, #0
 8002818:	f000 f80e 	bl	8002838 <HAL_InitTick>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d002      	beq.n	8002828 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	71fb      	strb	r3, [r7, #7]
 8002826:	e001      	b.n	800282c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002828:	f7ff fdc2 	bl	80023b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800282c:	79fb      	ldrb	r3, [r7, #7]

}
 800282e:	4618      	mov	r0, r3
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
	...

08002838 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002840:	2300      	movs	r3, #0
 8002842:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002844:	4b16      	ldr	r3, [pc, #88]	; (80028a0 <HAL_InitTick+0x68>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d022      	beq.n	8002892 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800284c:	4b15      	ldr	r3, [pc, #84]	; (80028a4 <HAL_InitTick+0x6c>)
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	4b13      	ldr	r3, [pc, #76]	; (80028a0 <HAL_InitTick+0x68>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002858:	fbb1 f3f3 	udiv	r3, r1, r3
 800285c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002860:	4618      	mov	r0, r3
 8002862:	f001 fd44 	bl	80042ee <HAL_SYSTICK_Config>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d10f      	bne.n	800288c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2b0f      	cmp	r3, #15
 8002870:	d809      	bhi.n	8002886 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002872:	2200      	movs	r2, #0
 8002874:	6879      	ldr	r1, [r7, #4]
 8002876:	f04f 30ff 	mov.w	r0, #4294967295
 800287a:	f001 fd10 	bl	800429e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800287e:	4a0a      	ldr	r2, [pc, #40]	; (80028a8 <HAL_InitTick+0x70>)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6013      	str	r3, [r2, #0]
 8002884:	e007      	b.n	8002896 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	73fb      	strb	r3, [r7, #15]
 800288a:	e004      	b.n	8002896 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	73fb      	strb	r3, [r7, #15]
 8002890:	e001      	b.n	8002896 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002896:	7bfb      	ldrb	r3, [r7, #15]
}
 8002898:	4618      	mov	r0, r3
 800289a:	3710      	adds	r7, #16
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	20000008 	.word	0x20000008
 80028a4:	20000000 	.word	0x20000000
 80028a8:	20000004 	.word	0x20000004

080028ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028b0:	4b05      	ldr	r3, [pc, #20]	; (80028c8 <HAL_IncTick+0x1c>)
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	4b05      	ldr	r3, [pc, #20]	; (80028cc <HAL_IncTick+0x20>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4413      	add	r3, r2
 80028ba:	4a03      	ldr	r2, [pc, #12]	; (80028c8 <HAL_IncTick+0x1c>)
 80028bc:	6013      	str	r3, [r2, #0]
}
 80028be:	bf00      	nop
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	200004bc 	.word	0x200004bc
 80028cc:	20000008 	.word	0x20000008

080028d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  return uwTick;
 80028d4:	4b03      	ldr	r3, [pc, #12]	; (80028e4 <HAL_GetTick+0x14>)
 80028d6:	681b      	ldr	r3, [r3, #0]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	200004bc 	.word	0x200004bc

080028e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028f0:	f7ff ffee 	bl	80028d0 <HAL_GetTick>
 80028f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002900:	d004      	beq.n	800290c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002902:	4b09      	ldr	r3, [pc, #36]	; (8002928 <HAL_Delay+0x40>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	68fa      	ldr	r2, [r7, #12]
 8002908:	4413      	add	r3, r2
 800290a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800290c:	bf00      	nop
 800290e:	f7ff ffdf 	bl	80028d0 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	68fa      	ldr	r2, [r7, #12]
 800291a:	429a      	cmp	r2, r3
 800291c:	d8f7      	bhi.n	800290e <HAL_Delay+0x26>
  {
  }
}
 800291e:	bf00      	nop
 8002920:	bf00      	nop
 8002922:	3710      	adds	r7, #16
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	20000008 	.word	0x20000008

0800292c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	431a      	orrs	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	609a      	str	r2, [r3, #8]
}
 8002946:	bf00      	nop
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002952:	b480      	push	{r7}
 8002954:	b083      	sub	sp, #12
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
 800295a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	431a      	orrs	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	609a      	str	r2, [r3, #8]
}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002988:	4618      	mov	r0, r3
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002994:	b480      	push	{r7}
 8002996:	b087      	sub	sp, #28
 8002998:	af00      	add	r7, sp, #0
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	607a      	str	r2, [r7, #4]
 80029a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	3360      	adds	r3, #96	; 0x60
 80029a6:	461a      	mov	r2, r3
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	4b08      	ldr	r3, [pc, #32]	; (80029d8 <LL_ADC_SetOffset+0x44>)
 80029b6:	4013      	ands	r3, r2
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80029be:	683a      	ldr	r2, [r7, #0]
 80029c0:	430a      	orrs	r2, r1
 80029c2:	4313      	orrs	r3, r2
 80029c4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80029cc:	bf00      	nop
 80029ce:	371c      	adds	r7, #28
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	03fff000 	.word	0x03fff000

080029dc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	3360      	adds	r3, #96	; 0x60
 80029ea:	461a      	mov	r2, r3
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	4413      	add	r3, r2
 80029f2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b087      	sub	sp, #28
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	3360      	adds	r3, #96	; 0x60
 8002a18:	461a      	mov	r2, r3
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	4413      	add	r3, r2
 8002a20:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	431a      	orrs	r2, r3
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002a32:	bf00      	nop
 8002a34:	371c      	adds	r7, #28
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr

08002a3e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	b087      	sub	sp, #28
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	60f8      	str	r0, [r7, #12]
 8002a46:	60b9      	str	r1, [r7, #8]
 8002a48:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	3360      	adds	r3, #96	; 0x60
 8002a4e:	461a      	mov	r2, r3
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	4413      	add	r3, r2
 8002a56:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	431a      	orrs	r2, r3
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002a68:	bf00      	nop
 8002a6a:	371c      	adds	r7, #28
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b087      	sub	sp, #28
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	3360      	adds	r3, #96	; 0x60
 8002a84:	461a      	mov	r2, r3
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	4413      	add	r3, r2
 8002a8c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	431a      	orrs	r2, r3
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002a9e:	bf00      	nop
 8002aa0:	371c      	adds	r7, #28
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr

08002aaa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002aaa:	b480      	push	{r7}
 8002aac:	b083      	sub	sp, #12
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
 8002ab2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	695b      	ldr	r3, [r3, #20]
 8002ab8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	431a      	orrs	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	615a      	str	r2, [r3, #20]
}
 8002ac4:	bf00      	nop
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d101      	bne.n	8002ae8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e000      	b.n	8002aea <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	370c      	adds	r7, #12
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr

08002af6 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002af6:	b480      	push	{r7}
 8002af8:	b087      	sub	sp, #28
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	60f8      	str	r0, [r7, #12]
 8002afe:	60b9      	str	r1, [r7, #8]
 8002b00:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	3330      	adds	r3, #48	; 0x30
 8002b06:	461a      	mov	r2, r3
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	0a1b      	lsrs	r3, r3, #8
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	f003 030c 	and.w	r3, r3, #12
 8002b12:	4413      	add	r3, r2
 8002b14:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	f003 031f 	and.w	r3, r3, #31
 8002b20:	211f      	movs	r1, #31
 8002b22:	fa01 f303 	lsl.w	r3, r1, r3
 8002b26:	43db      	mvns	r3, r3
 8002b28:	401a      	ands	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	0e9b      	lsrs	r3, r3, #26
 8002b2e:	f003 011f 	and.w	r1, r3, #31
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	f003 031f 	and.w	r3, r3, #31
 8002b38:	fa01 f303 	lsl.w	r3, r1, r3
 8002b3c:	431a      	orrs	r2, r3
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002b42:	bf00      	nop
 8002b44:	371c      	adds	r7, #28
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr

08002b4e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002b4e:	b480      	push	{r7}
 8002b50:	b087      	sub	sp, #28
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	60f8      	str	r0, [r7, #12]
 8002b56:	60b9      	str	r1, [r7, #8]
 8002b58:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	3314      	adds	r3, #20
 8002b5e:	461a      	mov	r2, r3
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	0e5b      	lsrs	r3, r3, #25
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	f003 0304 	and.w	r3, r3, #4
 8002b6a:	4413      	add	r3, r2
 8002b6c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	0d1b      	lsrs	r3, r3, #20
 8002b76:	f003 031f 	and.w	r3, r3, #31
 8002b7a:	2107      	movs	r1, #7
 8002b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b80:	43db      	mvns	r3, r3
 8002b82:	401a      	ands	r2, r3
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	0d1b      	lsrs	r3, r3, #20
 8002b88:	f003 031f 	and.w	r3, r3, #31
 8002b8c:	6879      	ldr	r1, [r7, #4]
 8002b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b92:	431a      	orrs	r2, r3
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002b98:	bf00      	nop
 8002b9a:	371c      	adds	r7, #28
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a0f      	ldr	r2, [pc, #60]	; (8002bf0 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d10a      	bne.n	8002bce <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bc4:	431a      	orrs	r2, r3
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002bcc:	e00a      	b.n	8002be4 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bda:	43db      	mvns	r3, r3
 8002bdc:	401a      	ands	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002be4:	bf00      	nop
 8002be6:	3714      	adds	r7, #20
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	407f0000 	.word	0x407f0000

08002bf4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f003 031f 	and.w	r3, r3, #31
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	370c      	adds	r7, #12
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002c3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	6093      	str	r3, [r2, #8]
}
 8002c44:	bf00      	nop
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr

08002c50 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c64:	d101      	bne.n	8002c6a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002c66:	2301      	movs	r3, #1
 8002c68:	e000      	b.n	8002c6c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002c88:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c8c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002c94:	bf00      	nop
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002cb4:	d101      	bne.n	8002cba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e000      	b.n	8002cbc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002cba:	2300      	movs	r3, #0
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002cd8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002cdc:	f043 0201 	orr.w	r2, r3, #1
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002ce4:	bf00      	nop
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr

08002cf0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f003 0301 	and.w	r3, r3, #1
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d101      	bne.n	8002d08 <LL_ADC_IsEnabled+0x18>
 8002d04:	2301      	movs	r3, #1
 8002d06:	e000      	b.n	8002d0a <LL_ADC_IsEnabled+0x1a>
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr

08002d16 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002d16:	b480      	push	{r7}
 8002d18:	b083      	sub	sp, #12
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d26:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d2a:	f043 0204 	orr.w	r2, r3, #4
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f003 0304 	and.w	r3, r3, #4
 8002d4e:	2b04      	cmp	r3, #4
 8002d50:	d101      	bne.n	8002d56 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d52:	2301      	movs	r3, #1
 8002d54:	e000      	b.n	8002d58 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f003 0308 	and.w	r3, r3, #8
 8002d74:	2b08      	cmp	r3, #8
 8002d76:	d101      	bne.n	8002d7c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e000      	b.n	8002d7e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
	...

08002d8c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d8c:	b590      	push	{r4, r7, lr}
 8002d8e:	b089      	sub	sp, #36	; 0x24
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d94:	2300      	movs	r3, #0
 8002d96:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e16d      	b.n	8003082 <HAL_ADC_Init+0x2f6>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d109      	bne.n	8002dc8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f7fd ff65 	bl	8000c84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7ff ff3f 	bl	8002c50 <LL_ADC_IsDeepPowerDownEnabled>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d004      	beq.n	8002de2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff ff25 	bl	8002c2c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff ff5a 	bl	8002ca0 <LL_ADC_IsInternalRegulatorEnabled>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d115      	bne.n	8002e1e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff ff3e 	bl	8002c78 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002dfc:	4ba3      	ldr	r3, [pc, #652]	; (800308c <HAL_ADC_Init+0x300>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	099b      	lsrs	r3, r3, #6
 8002e02:	4aa3      	ldr	r2, [pc, #652]	; (8003090 <HAL_ADC_Init+0x304>)
 8002e04:	fba2 2303 	umull	r2, r3, r2, r3
 8002e08:	099b      	lsrs	r3, r3, #6
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002e10:	e002      	b.n	8002e18 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	3b01      	subs	r3, #1
 8002e16:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1f9      	bne.n	8002e12 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff ff3c 	bl	8002ca0 <LL_ADC_IsInternalRegulatorEnabled>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10d      	bne.n	8002e4a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e32:	f043 0210 	orr.w	r2, r3, #16
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e3e:	f043 0201 	orr.w	r2, r3, #1
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7ff ff75 	bl	8002d3e <LL_ADC_REG_IsConversionOngoing>
 8002e54:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e5a:	f003 0310 	and.w	r3, r3, #16
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	f040 8106 	bne.w	8003070 <HAL_ADC_Init+0x2e4>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	f040 8102 	bne.w	8003070 <HAL_ADC_Init+0x2e4>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e70:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002e74:	f043 0202 	orr.w	r2, r3, #2
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff ff35 	bl	8002cf0 <LL_ADC_IsEnabled>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d111      	bne.n	8002eb0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e8c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002e90:	f7ff ff2e 	bl	8002cf0 <LL_ADC_IsEnabled>
 8002e94:	4604      	mov	r4, r0
 8002e96:	487f      	ldr	r0, [pc, #508]	; (8003094 <HAL_ADC_Init+0x308>)
 8002e98:	f7ff ff2a 	bl	8002cf0 <LL_ADC_IsEnabled>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	4323      	orrs	r3, r4
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d105      	bne.n	8002eb0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	487b      	ldr	r0, [pc, #492]	; (8003098 <HAL_ADC_Init+0x30c>)
 8002eac:	f7ff fd3e 	bl	800292c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	7f5b      	ldrb	r3, [r3, #29]
 8002eb4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002eba:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002ec0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002ec6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ece:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d106      	bne.n	8002eec <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	045b      	lsls	r3, r3, #17
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d009      	beq.n	8002f08 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef8:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f00:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68da      	ldr	r2, [r3, #12]
 8002f0e:	4b63      	ldr	r3, [pc, #396]	; (800309c <HAL_ADC_Init+0x310>)
 8002f10:	4013      	ands	r3, r2
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	6812      	ldr	r2, [r2, #0]
 8002f16:	69b9      	ldr	r1, [r7, #24]
 8002f18:	430b      	orrs	r3, r1
 8002f1a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	691b      	ldr	r3, [r3, #16]
 8002f22:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7ff ff01 	bl	8002d3e <LL_ADC_REG_IsConversionOngoing>
 8002f3c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7ff ff0e 	bl	8002d64 <LL_ADC_INJ_IsConversionOngoing>
 8002f48:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d16d      	bne.n	800302c <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d16a      	bne.n	800302c <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002f5a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002f62:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002f64:	4313      	orrs	r3, r2
 8002f66:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002f72:	f023 0302 	bic.w	r3, r3, #2
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6812      	ldr	r2, [r2, #0]
 8002f7a:	69b9      	ldr	r1, [r7, #24]
 8002f7c:	430b      	orrs	r3, r1
 8002f7e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	691b      	ldr	r3, [r3, #16]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d017      	beq.n	8002fb8 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	691a      	ldr	r2, [r3, #16]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002f96:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002fa0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002fa4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	6911      	ldr	r1, [r2, #16]
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	6812      	ldr	r2, [r2, #0]
 8002fb0:	430b      	orrs	r3, r1
 8002fb2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002fb6:	e013      	b.n	8002fe0 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	691a      	ldr	r2, [r3, #16]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002fc6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	6812      	ldr	r2, [r2, #0]
 8002fd4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002fd8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002fdc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d118      	bne.n	800301c <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002ff4:	f023 0304 	bic.w	r3, r3, #4
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003000:	4311      	orrs	r1, r2
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003006:	4311      	orrs	r1, r2
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800300c:	430a      	orrs	r2, r1
 800300e:	431a      	orrs	r2, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f042 0201 	orr.w	r2, r2, #1
 8003018:	611a      	str	r2, [r3, #16]
 800301a:	e007      	b.n	800302c <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	691a      	ldr	r2, [r3, #16]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f022 0201 	bic.w	r2, r2, #1
 800302a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	695b      	ldr	r3, [r3, #20]
 8003030:	2b01      	cmp	r3, #1
 8003032:	d10c      	bne.n	800304e <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303a:	f023 010f 	bic.w	r1, r3, #15
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a1b      	ldr	r3, [r3, #32]
 8003042:	1e5a      	subs	r2, r3, #1
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	430a      	orrs	r2, r1
 800304a:	631a      	str	r2, [r3, #48]	; 0x30
 800304c:	e007      	b.n	800305e <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 020f 	bic.w	r2, r2, #15
 800305c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003062:	f023 0303 	bic.w	r3, r3, #3
 8003066:	f043 0201 	orr.w	r2, r3, #1
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	65da      	str	r2, [r3, #92]	; 0x5c
 800306e:	e007      	b.n	8003080 <HAL_ADC_Init+0x2f4>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003074:	f043 0210 	orr.w	r2, r3, #16
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003080:	7ffb      	ldrb	r3, [r7, #31]
}
 8003082:	4618      	mov	r0, r3
 8003084:	3724      	adds	r7, #36	; 0x24
 8003086:	46bd      	mov	sp, r7
 8003088:	bd90      	pop	{r4, r7, pc}
 800308a:	bf00      	nop
 800308c:	20000000 	.word	0x20000000
 8003090:	053e2d63 	.word	0x053e2d63
 8003094:	50000100 	.word	0x50000100
 8003098:	50000300 	.word	0x50000300
 800309c:	fff04007 	.word	0xfff04007

080030a0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b086      	sub	sp, #24
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80030a8:	4859      	ldr	r0, [pc, #356]	; (8003210 <HAL_ADC_Start+0x170>)
 80030aa:	f7ff fda3 	bl	8002bf4 <LL_ADC_GetMultimode>
 80030ae:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7ff fe42 	bl	8002d3e <LL_ADC_REG_IsConversionOngoing>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	f040 809f 	bne.w	8003200 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d101      	bne.n	80030d0 <HAL_ADC_Start+0x30>
 80030cc:	2302      	movs	r3, #2
 80030ce:	e09a      	b.n	8003206 <HAL_ADC_Start+0x166>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f000 fe45 	bl	8003d68 <ADC_Enable>
 80030de:	4603      	mov	r3, r0
 80030e0:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80030e2:	7dfb      	ldrb	r3, [r7, #23]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	f040 8086 	bne.w	80031f6 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ee:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80030f2:	f023 0301 	bic.w	r3, r3, #1
 80030f6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a44      	ldr	r2, [pc, #272]	; (8003214 <HAL_ADC_Start+0x174>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d002      	beq.n	800310e <HAL_ADC_Start+0x6e>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	e001      	b.n	8003112 <HAL_ADC_Start+0x72>
 800310e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	6812      	ldr	r2, [r2, #0]
 8003116:	4293      	cmp	r3, r2
 8003118:	d002      	beq.n	8003120 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d105      	bne.n	800312c <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003124:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003130:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003134:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003138:	d106      	bne.n	8003148 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800313e:	f023 0206 	bic.w	r2, r3, #6
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	661a      	str	r2, [r3, #96]	; 0x60
 8003146:	e002      	b.n	800314e <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	221c      	movs	r2, #28
 8003154:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a2c      	ldr	r2, [pc, #176]	; (8003214 <HAL_ADC_Start+0x174>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d002      	beq.n	800316e <HAL_ADC_Start+0xce>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	e001      	b.n	8003172 <HAL_ADC_Start+0xd2>
 800316e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003172:	687a      	ldr	r2, [r7, #4]
 8003174:	6812      	ldr	r2, [r2, #0]
 8003176:	4293      	cmp	r3, r2
 8003178:	d008      	beq.n	800318c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d005      	beq.n	800318c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	2b05      	cmp	r3, #5
 8003184:	d002      	beq.n	800318c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	2b09      	cmp	r3, #9
 800318a:	d114      	bne.n	80031b6 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d007      	beq.n	80031aa <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800319e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031a2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7ff fdb1 	bl	8002d16 <LL_ADC_REG_StartConversion>
 80031b4:	e026      	b.n	8003204 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ba:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a13      	ldr	r2, [pc, #76]	; (8003214 <HAL_ADC_Start+0x174>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d002      	beq.n	80031d2 <HAL_ADC_Start+0x132>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	e001      	b.n	80031d6 <HAL_ADC_Start+0x136>
 80031d2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80031d6:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d00f      	beq.n	8003204 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031ec:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	65da      	str	r2, [r3, #92]	; 0x5c
 80031f4:	e006      	b.n	8003204 <HAL_ADC_Start+0x164>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80031fe:	e001      	b.n	8003204 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003200:	2302      	movs	r3, #2
 8003202:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003204:	7dfb      	ldrb	r3, [r7, #23]
}
 8003206:	4618      	mov	r0, r3
 8003208:	3718      	adds	r7, #24
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	50000300 	.word	0x50000300
 8003214:	50000100 	.word	0x50000100

08003218 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b088      	sub	sp, #32
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003222:	4867      	ldr	r0, [pc, #412]	; (80033c0 <HAL_ADC_PollForConversion+0x1a8>)
 8003224:	f7ff fce6 	bl	8002bf4 <LL_ADC_GetMultimode>
 8003228:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	699b      	ldr	r3, [r3, #24]
 800322e:	2b08      	cmp	r3, #8
 8003230:	d102      	bne.n	8003238 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003232:	2308      	movs	r3, #8
 8003234:	61fb      	str	r3, [r7, #28]
 8003236:	e02a      	b.n	800328e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d005      	beq.n	800324a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	2b05      	cmp	r3, #5
 8003242:	d002      	beq.n	800324a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	2b09      	cmp	r3, #9
 8003248:	d111      	bne.n	800326e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	f003 0301 	and.w	r3, r3, #1
 8003254:	2b00      	cmp	r3, #0
 8003256:	d007      	beq.n	8003268 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800325c:	f043 0220 	orr.w	r2, r3, #32
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e0a6      	b.n	80033b6 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003268:	2304      	movs	r3, #4
 800326a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800326c:	e00f      	b.n	800328e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800326e:	4854      	ldr	r0, [pc, #336]	; (80033c0 <HAL_ADC_PollForConversion+0x1a8>)
 8003270:	f7ff fcce 	bl	8002c10 <LL_ADC_GetMultiDMATransfer>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d007      	beq.n	800328a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800327e:	f043 0220 	orr.w	r2, r3, #32
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e095      	b.n	80033b6 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800328a:	2304      	movs	r3, #4
 800328c:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800328e:	f7ff fb1f 	bl	80028d0 <HAL_GetTick>
 8003292:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003294:	e021      	b.n	80032da <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800329c:	d01d      	beq.n	80032da <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800329e:	f7ff fb17 	bl	80028d0 <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d302      	bcc.n	80032b4 <HAL_ADC_PollForConversion+0x9c>
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d112      	bne.n	80032da <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	4013      	ands	r3, r2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d10b      	bne.n	80032da <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c6:	f043 0204 	orr.w	r2, r3, #4
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e06d      	b.n	80033b6 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	4013      	ands	r3, r2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d0d6      	beq.n	8003296 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ec:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7ff fbe9 	bl	8002ad0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d01c      	beq.n	800333e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	7f5b      	ldrb	r3, [r3, #29]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d118      	bne.n	800333e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0308 	and.w	r3, r3, #8
 8003316:	2b08      	cmp	r3, #8
 8003318:	d111      	bne.n	800333e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800331e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800332a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d105      	bne.n	800333e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003336:	f043 0201 	orr.w	r2, r3, #1
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a20      	ldr	r2, [pc, #128]	; (80033c4 <HAL_ADC_PollForConversion+0x1ac>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d002      	beq.n	800334e <HAL_ADC_PollForConversion+0x136>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	e001      	b.n	8003352 <HAL_ADC_PollForConversion+0x13a>
 800334e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	6812      	ldr	r2, [r2, #0]
 8003356:	4293      	cmp	r3, r2
 8003358:	d008      	beq.n	800336c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d005      	beq.n	800336c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	2b05      	cmp	r3, #5
 8003364:	d002      	beq.n	800336c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	2b09      	cmp	r3, #9
 800336a:	d104      	bne.n	8003376 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	61bb      	str	r3, [r7, #24]
 8003374:	e00d      	b.n	8003392 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a12      	ldr	r2, [pc, #72]	; (80033c4 <HAL_ADC_PollForConversion+0x1ac>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d002      	beq.n	8003386 <HAL_ADC_PollForConversion+0x16e>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	e001      	b.n	800338a <HAL_ADC_PollForConversion+0x172>
 8003386:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800338a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	68db      	ldr	r3, [r3, #12]
 8003390:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	2b08      	cmp	r3, #8
 8003396:	d104      	bne.n	80033a2 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2208      	movs	r2, #8
 800339e:	601a      	str	r2, [r3, #0]
 80033a0:	e008      	b.n	80033b4 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d103      	bne.n	80033b4 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	220c      	movs	r2, #12
 80033b2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3720      	adds	r7, #32
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	50000300 	.word	0x50000300
 80033c4:	50000100 	.word	0x50000100

080033c8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b086      	sub	sp, #24
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	60b9      	str	r1, [r7, #8]
 80033d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80033d4:	4851      	ldr	r0, [pc, #324]	; (800351c <HAL_ADC_Start_DMA+0x154>)
 80033d6:	f7ff fc0d 	bl	8002bf4 <LL_ADC_GetMultimode>
 80033da:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7ff fcac 	bl	8002d3e <LL_ADC_REG_IsConversionOngoing>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f040 808f 	bne.w	800350c <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d101      	bne.n	80033fc <HAL_ADC_Start_DMA+0x34>
 80033f8:	2302      	movs	r3, #2
 80033fa:	e08a      	b.n	8003512 <HAL_ADC_Start_DMA+0x14a>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d005      	beq.n	8003416 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	2b05      	cmp	r3, #5
 800340e:	d002      	beq.n	8003416 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	2b09      	cmp	r3, #9
 8003414:	d173      	bne.n	80034fe <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f000 fca6 	bl	8003d68 <ADC_Enable>
 800341c:	4603      	mov	r3, r0
 800341e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003420:	7dfb      	ldrb	r3, [r7, #23]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d166      	bne.n	80034f4 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800342a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800342e:	f023 0301 	bic.w	r3, r3, #1
 8003432:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a38      	ldr	r2, [pc, #224]	; (8003520 <HAL_ADC_Start_DMA+0x158>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d002      	beq.n	800344a <HAL_ADC_Start_DMA+0x82>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	e001      	b.n	800344e <HAL_ADC_Start_DMA+0x86>
 800344a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800344e:	68fa      	ldr	r2, [r7, #12]
 8003450:	6812      	ldr	r2, [r2, #0]
 8003452:	4293      	cmp	r3, r2
 8003454:	d002      	beq.n	800345c <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d105      	bne.n	8003468 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003460:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800346c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d006      	beq.n	8003482 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003478:	f023 0206 	bic.w	r2, r3, #6
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	661a      	str	r2, [r3, #96]	; 0x60
 8003480:	e002      	b.n	8003488 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2200      	movs	r2, #0
 8003486:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800348c:	4a25      	ldr	r2, [pc, #148]	; (8003524 <HAL_ADC_Start_DMA+0x15c>)
 800348e:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003494:	4a24      	ldr	r2, [pc, #144]	; (8003528 <HAL_ADC_Start_DMA+0x160>)
 8003496:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800349c:	4a23      	ldr	r2, [pc, #140]	; (800352c <HAL_ADC_Start_DMA+0x164>)
 800349e:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	221c      	movs	r2, #28
 80034a6:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f042 0210 	orr.w	r2, r2, #16
 80034be:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68da      	ldr	r2, [r3, #12]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f042 0201 	orr.w	r2, r2, #1
 80034ce:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	3340      	adds	r3, #64	; 0x40
 80034da:	4619      	mov	r1, r3
 80034dc:	68ba      	ldr	r2, [r7, #8]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f000 ffba 	bl	8004458 <HAL_DMA_Start_IT>
 80034e4:	4603      	mov	r3, r0
 80034e6:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7ff fc12 	bl	8002d16 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80034f2:	e00d      	b.n	8003510 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2200      	movs	r2, #0
 80034f8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80034fc:	e008      	b.n	8003510 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2200      	movs	r2, #0
 8003506:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800350a:	e001      	b.n	8003510 <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800350c:	2302      	movs	r3, #2
 800350e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003510:	7dfb      	ldrb	r3, [r7, #23]
}
 8003512:	4618      	mov	r0, r3
 8003514:	3718      	adds	r7, #24
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	50000300 	.word	0x50000300
 8003520:	50000100 	.word	0x50000100
 8003524:	08003e2d 	.word	0x08003e2d
 8003528:	08003f05 	.word	0x08003f05
 800352c:	08003f21 	.word	0x08003f21

08003530 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800353e:	4618      	mov	r0, r3
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr

0800354a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800354a:	b480      	push	{r7}
 800354c:	b083      	sub	sp, #12
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003552:	bf00      	nop
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr

0800355e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800355e:	b480      	push	{r7}
 8003560:	b083      	sub	sp, #12
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003566:	bf00      	nop
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr

08003572 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003572:	b480      	push	{r7}
 8003574:	b083      	sub	sp, #12
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800357a:	bf00      	nop
 800357c:	370c      	adds	r7, #12
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
	...

08003588 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b0b6      	sub	sp, #216	; 0xd8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003592:	2300      	movs	r3, #0
 8003594:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003598:	2300      	movs	r3, #0
 800359a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d101      	bne.n	80035aa <HAL_ADC_ConfigChannel+0x22>
 80035a6:	2302      	movs	r3, #2
 80035a8:	e3c8      	b.n	8003d3c <HAL_ADC_ConfigChannel+0x7b4>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7ff fbc1 	bl	8002d3e <LL_ADC_REG_IsConversionOngoing>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	f040 83ad 	bne.w	8003d1e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6818      	ldr	r0, [r3, #0]
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	6859      	ldr	r1, [r3, #4]
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	461a      	mov	r2, r3
 80035d2:	f7ff fa90 	bl	8002af6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4618      	mov	r0, r3
 80035dc:	f7ff fbaf 	bl	8002d3e <LL_ADC_REG_IsConversionOngoing>
 80035e0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7ff fbbb 	bl	8002d64 <LL_ADC_INJ_IsConversionOngoing>
 80035ee:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80035f2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	f040 81d9 	bne.w	80039ae <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003600:	2b00      	cmp	r3, #0
 8003602:	f040 81d4 	bne.w	80039ae <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800360e:	d10f      	bne.n	8003630 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6818      	ldr	r0, [r3, #0]
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2200      	movs	r2, #0
 800361a:	4619      	mov	r1, r3
 800361c:	f7ff fa97 	bl	8002b4e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff fa3e 	bl	8002aaa <LL_ADC_SetSamplingTimeCommonConfig>
 800362e:	e00e      	b.n	800364e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6818      	ldr	r0, [r3, #0]
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	6819      	ldr	r1, [r3, #0]
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	461a      	mov	r2, r3
 800363e:	f7ff fa86 	bl	8002b4e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2100      	movs	r1, #0
 8003648:	4618      	mov	r0, r3
 800364a:	f7ff fa2e 	bl	8002aaa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	695a      	ldr	r2, [r3, #20]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	08db      	lsrs	r3, r3, #3
 800365a:	f003 0303 	and.w	r3, r3, #3
 800365e:	005b      	lsls	r3, r3, #1
 8003660:	fa02 f303 	lsl.w	r3, r2, r3
 8003664:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	2b04      	cmp	r3, #4
 800366e:	d022      	beq.n	80036b6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6818      	ldr	r0, [r3, #0]
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	6919      	ldr	r1, [r3, #16]
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003680:	f7ff f988 	bl	8002994 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6818      	ldr	r0, [r3, #0]
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	6919      	ldr	r1, [r3, #16]
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	461a      	mov	r2, r3
 8003692:	f7ff f9d4 	bl	8002a3e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6818      	ldr	r0, [r3, #0]
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	6919      	ldr	r1, [r3, #16]
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	7f1b      	ldrb	r3, [r3, #28]
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d102      	bne.n	80036ac <HAL_ADC_ConfigChannel+0x124>
 80036a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036aa:	e000      	b.n	80036ae <HAL_ADC_ConfigChannel+0x126>
 80036ac:	2300      	movs	r3, #0
 80036ae:	461a      	mov	r2, r3
 80036b0:	f7ff f9e0 	bl	8002a74 <LL_ADC_SetOffsetSaturation>
 80036b4:	e17b      	b.n	80039ae <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2100      	movs	r1, #0
 80036bc:	4618      	mov	r0, r3
 80036be:	f7ff f98d 	bl	80029dc <LL_ADC_GetOffsetChannel>
 80036c2:	4603      	mov	r3, r0
 80036c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d10a      	bne.n	80036e2 <HAL_ADC_ConfigChannel+0x15a>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2100      	movs	r1, #0
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7ff f982 	bl	80029dc <LL_ADC_GetOffsetChannel>
 80036d8:	4603      	mov	r3, r0
 80036da:	0e9b      	lsrs	r3, r3, #26
 80036dc:	f003 021f 	and.w	r2, r3, #31
 80036e0:	e01e      	b.n	8003720 <HAL_ADC_ConfigChannel+0x198>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2100      	movs	r1, #0
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7ff f977 	bl	80029dc <LL_ADC_GetOffsetChannel>
 80036ee:	4603      	mov	r3, r0
 80036f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80036f8:	fa93 f3a3 	rbit	r3, r3
 80036fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003700:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003704:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003708:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d101      	bne.n	8003714 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003710:	2320      	movs	r3, #32
 8003712:	e004      	b.n	800371e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003714:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003718:	fab3 f383 	clz	r3, r3
 800371c:	b2db      	uxtb	r3, r3
 800371e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003728:	2b00      	cmp	r3, #0
 800372a:	d105      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x1b0>
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	0e9b      	lsrs	r3, r3, #26
 8003732:	f003 031f 	and.w	r3, r3, #31
 8003736:	e018      	b.n	800376a <HAL_ADC_ConfigChannel+0x1e2>
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003740:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003744:	fa93 f3a3 	rbit	r3, r3
 8003748:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800374c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003750:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003754:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003758:	2b00      	cmp	r3, #0
 800375a:	d101      	bne.n	8003760 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800375c:	2320      	movs	r3, #32
 800375e:	e004      	b.n	800376a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003760:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003764:	fab3 f383 	clz	r3, r3
 8003768:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800376a:	429a      	cmp	r2, r3
 800376c:	d106      	bne.n	800377c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2200      	movs	r2, #0
 8003774:	2100      	movs	r1, #0
 8003776:	4618      	mov	r0, r3
 8003778:	f7ff f946 	bl	8002a08 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2101      	movs	r1, #1
 8003782:	4618      	mov	r0, r3
 8003784:	f7ff f92a 	bl	80029dc <LL_ADC_GetOffsetChannel>
 8003788:	4603      	mov	r3, r0
 800378a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800378e:	2b00      	cmp	r3, #0
 8003790:	d10a      	bne.n	80037a8 <HAL_ADC_ConfigChannel+0x220>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	2101      	movs	r1, #1
 8003798:	4618      	mov	r0, r3
 800379a:	f7ff f91f 	bl	80029dc <LL_ADC_GetOffsetChannel>
 800379e:	4603      	mov	r3, r0
 80037a0:	0e9b      	lsrs	r3, r3, #26
 80037a2:	f003 021f 	and.w	r2, r3, #31
 80037a6:	e01e      	b.n	80037e6 <HAL_ADC_ConfigChannel+0x25e>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2101      	movs	r1, #1
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7ff f914 	bl	80029dc <LL_ADC_GetOffsetChannel>
 80037b4:	4603      	mov	r3, r0
 80037b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80037be:	fa93 f3a3 	rbit	r3, r3
 80037c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80037c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80037ca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80037ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d101      	bne.n	80037da <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80037d6:	2320      	movs	r3, #32
 80037d8:	e004      	b.n	80037e4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80037da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80037de:	fab3 f383 	clz	r3, r3
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d105      	bne.n	80037fe <HAL_ADC_ConfigChannel+0x276>
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	0e9b      	lsrs	r3, r3, #26
 80037f8:	f003 031f 	and.w	r3, r3, #31
 80037fc:	e018      	b.n	8003830 <HAL_ADC_ConfigChannel+0x2a8>
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003806:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800380a:	fa93 f3a3 	rbit	r3, r3
 800380e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003812:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003816:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800381a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003822:	2320      	movs	r3, #32
 8003824:	e004      	b.n	8003830 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003826:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800382a:	fab3 f383 	clz	r3, r3
 800382e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003830:	429a      	cmp	r2, r3
 8003832:	d106      	bne.n	8003842 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2200      	movs	r2, #0
 800383a:	2101      	movs	r1, #1
 800383c:	4618      	mov	r0, r3
 800383e:	f7ff f8e3 	bl	8002a08 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2102      	movs	r1, #2
 8003848:	4618      	mov	r0, r3
 800384a:	f7ff f8c7 	bl	80029dc <LL_ADC_GetOffsetChannel>
 800384e:	4603      	mov	r3, r0
 8003850:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10a      	bne.n	800386e <HAL_ADC_ConfigChannel+0x2e6>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	2102      	movs	r1, #2
 800385e:	4618      	mov	r0, r3
 8003860:	f7ff f8bc 	bl	80029dc <LL_ADC_GetOffsetChannel>
 8003864:	4603      	mov	r3, r0
 8003866:	0e9b      	lsrs	r3, r3, #26
 8003868:	f003 021f 	and.w	r2, r3, #31
 800386c:	e01e      	b.n	80038ac <HAL_ADC_ConfigChannel+0x324>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2102      	movs	r1, #2
 8003874:	4618      	mov	r0, r3
 8003876:	f7ff f8b1 	bl	80029dc <LL_ADC_GetOffsetChannel>
 800387a:	4603      	mov	r3, r0
 800387c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003880:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003884:	fa93 f3a3 	rbit	r3, r3
 8003888:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800388c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003890:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003894:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003898:	2b00      	cmp	r3, #0
 800389a:	d101      	bne.n	80038a0 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800389c:	2320      	movs	r3, #32
 800389e:	e004      	b.n	80038aa <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80038a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80038a4:	fab3 f383 	clz	r3, r3
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d105      	bne.n	80038c4 <HAL_ADC_ConfigChannel+0x33c>
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	0e9b      	lsrs	r3, r3, #26
 80038be:	f003 031f 	and.w	r3, r3, #31
 80038c2:	e016      	b.n	80038f2 <HAL_ADC_ConfigChannel+0x36a>
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80038d0:	fa93 f3a3 	rbit	r3, r3
 80038d4:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80038d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80038d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80038dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d101      	bne.n	80038e8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80038e4:	2320      	movs	r3, #32
 80038e6:	e004      	b.n	80038f2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80038e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80038ec:	fab3 f383 	clz	r3, r3
 80038f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d106      	bne.n	8003904 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2200      	movs	r2, #0
 80038fc:	2102      	movs	r1, #2
 80038fe:	4618      	mov	r0, r3
 8003900:	f7ff f882 	bl	8002a08 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2103      	movs	r1, #3
 800390a:	4618      	mov	r0, r3
 800390c:	f7ff f866 	bl	80029dc <LL_ADC_GetOffsetChannel>
 8003910:	4603      	mov	r3, r0
 8003912:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003916:	2b00      	cmp	r3, #0
 8003918:	d10a      	bne.n	8003930 <HAL_ADC_ConfigChannel+0x3a8>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2103      	movs	r1, #3
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff f85b 	bl	80029dc <LL_ADC_GetOffsetChannel>
 8003926:	4603      	mov	r3, r0
 8003928:	0e9b      	lsrs	r3, r3, #26
 800392a:	f003 021f 	and.w	r2, r3, #31
 800392e:	e017      	b.n	8003960 <HAL_ADC_ConfigChannel+0x3d8>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2103      	movs	r1, #3
 8003936:	4618      	mov	r0, r3
 8003938:	f7ff f850 	bl	80029dc <LL_ADC_GetOffsetChannel>
 800393c:	4603      	mov	r3, r0
 800393e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003940:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003942:	fa93 f3a3 	rbit	r3, r3
 8003946:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003948:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800394a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800394c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003952:	2320      	movs	r3, #32
 8003954:	e003      	b.n	800395e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003956:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003958:	fab3 f383 	clz	r3, r3
 800395c:	b2db      	uxtb	r3, r3
 800395e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003968:	2b00      	cmp	r3, #0
 800396a:	d105      	bne.n	8003978 <HAL_ADC_ConfigChannel+0x3f0>
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	0e9b      	lsrs	r3, r3, #26
 8003972:	f003 031f 	and.w	r3, r3, #31
 8003976:	e011      	b.n	800399c <HAL_ADC_ConfigChannel+0x414>
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800397e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003980:	fa93 f3a3 	rbit	r3, r3
 8003984:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003986:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003988:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800398a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003990:	2320      	movs	r3, #32
 8003992:	e003      	b.n	800399c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003994:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003996:	fab3 f383 	clz	r3, r3
 800399a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800399c:	429a      	cmp	r2, r3
 800399e:	d106      	bne.n	80039ae <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2200      	movs	r2, #0
 80039a6:	2103      	movs	r1, #3
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7ff f82d 	bl	8002a08 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7ff f99c 	bl	8002cf0 <LL_ADC_IsEnabled>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	f040 8140 	bne.w	8003c40 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6818      	ldr	r0, [r3, #0]
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	6819      	ldr	r1, [r3, #0]
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	461a      	mov	r2, r3
 80039ce:	f7ff f8e9 	bl	8002ba4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	4a8f      	ldr	r2, [pc, #572]	; (8003c14 <HAL_ADC_ConfigChannel+0x68c>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	f040 8131 	bne.w	8003c40 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d10b      	bne.n	8003a06 <HAL_ADC_ConfigChannel+0x47e>
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	0e9b      	lsrs	r3, r3, #26
 80039f4:	3301      	adds	r3, #1
 80039f6:	f003 031f 	and.w	r3, r3, #31
 80039fa:	2b09      	cmp	r3, #9
 80039fc:	bf94      	ite	ls
 80039fe:	2301      	movls	r3, #1
 8003a00:	2300      	movhi	r3, #0
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	e019      	b.n	8003a3a <HAL_ADC_ConfigChannel+0x4b2>
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a0e:	fa93 f3a3 	rbit	r3, r3
 8003a12:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003a14:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a16:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003a18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d101      	bne.n	8003a22 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003a1e:	2320      	movs	r3, #32
 8003a20:	e003      	b.n	8003a2a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003a22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a24:	fab3 f383 	clz	r3, r3
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	f003 031f 	and.w	r3, r3, #31
 8003a30:	2b09      	cmp	r3, #9
 8003a32:	bf94      	ite	ls
 8003a34:	2301      	movls	r3, #1
 8003a36:	2300      	movhi	r3, #0
 8003a38:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d079      	beq.n	8003b32 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d107      	bne.n	8003a5a <HAL_ADC_ConfigChannel+0x4d2>
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	0e9b      	lsrs	r3, r3, #26
 8003a50:	3301      	adds	r3, #1
 8003a52:	069b      	lsls	r3, r3, #26
 8003a54:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003a58:	e015      	b.n	8003a86 <HAL_ADC_ConfigChannel+0x4fe>
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a62:	fa93 f3a3 	rbit	r3, r3
 8003a66:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003a68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a6a:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003a6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003a72:	2320      	movs	r3, #32
 8003a74:	e003      	b.n	8003a7e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003a76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a78:	fab3 f383 	clz	r3, r3
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	3301      	adds	r3, #1
 8003a80:	069b      	lsls	r3, r3, #26
 8003a82:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d109      	bne.n	8003aa6 <HAL_ADC_ConfigChannel+0x51e>
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	0e9b      	lsrs	r3, r3, #26
 8003a98:	3301      	adds	r3, #1
 8003a9a:	f003 031f 	and.w	r3, r3, #31
 8003a9e:	2101      	movs	r1, #1
 8003aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8003aa4:	e017      	b.n	8003ad6 <HAL_ADC_ConfigChannel+0x54e>
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003aae:	fa93 f3a3 	rbit	r3, r3
 8003ab2:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003ab4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ab6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003ab8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003abe:	2320      	movs	r3, #32
 8003ac0:	e003      	b.n	8003aca <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003ac2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ac4:	fab3 f383 	clz	r3, r3
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	3301      	adds	r3, #1
 8003acc:	f003 031f 	and.w	r3, r3, #31
 8003ad0:	2101      	movs	r1, #1
 8003ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad6:	ea42 0103 	orr.w	r1, r2, r3
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d10a      	bne.n	8003afc <HAL_ADC_ConfigChannel+0x574>
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	0e9b      	lsrs	r3, r3, #26
 8003aec:	3301      	adds	r3, #1
 8003aee:	f003 021f 	and.w	r2, r3, #31
 8003af2:	4613      	mov	r3, r2
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	4413      	add	r3, r2
 8003af8:	051b      	lsls	r3, r3, #20
 8003afa:	e018      	b.n	8003b2e <HAL_ADC_ConfigChannel+0x5a6>
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b04:	fa93 f3a3 	rbit	r3, r3
 8003b08:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003b0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003b0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d101      	bne.n	8003b18 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003b14:	2320      	movs	r3, #32
 8003b16:	e003      	b.n	8003b20 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003b18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b1a:	fab3 f383 	clz	r3, r3
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	3301      	adds	r3, #1
 8003b22:	f003 021f 	and.w	r2, r3, #31
 8003b26:	4613      	mov	r3, r2
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	4413      	add	r3, r2
 8003b2c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b2e:	430b      	orrs	r3, r1
 8003b30:	e081      	b.n	8003c36 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d107      	bne.n	8003b4e <HAL_ADC_ConfigChannel+0x5c6>
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	0e9b      	lsrs	r3, r3, #26
 8003b44:	3301      	adds	r3, #1
 8003b46:	069b      	lsls	r3, r3, #26
 8003b48:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b4c:	e015      	b.n	8003b7a <HAL_ADC_ConfigChannel+0x5f2>
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b56:	fa93 f3a3 	rbit	r3, r3
 8003b5a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b5e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003b60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003b66:	2320      	movs	r3, #32
 8003b68:	e003      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b6c:	fab3 f383 	clz	r3, r3
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	3301      	adds	r3, #1
 8003b74:	069b      	lsls	r3, r3, #26
 8003b76:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d109      	bne.n	8003b9a <HAL_ADC_ConfigChannel+0x612>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	0e9b      	lsrs	r3, r3, #26
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	f003 031f 	and.w	r3, r3, #31
 8003b92:	2101      	movs	r1, #1
 8003b94:	fa01 f303 	lsl.w	r3, r1, r3
 8003b98:	e017      	b.n	8003bca <HAL_ADC_ConfigChannel+0x642>
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba0:	6a3b      	ldr	r3, [r7, #32]
 8003ba2:	fa93 f3a3 	rbit	r3, r3
 8003ba6:	61fb      	str	r3, [r7, #28]
  return result;
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d101      	bne.n	8003bb6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003bb2:	2320      	movs	r3, #32
 8003bb4:	e003      	b.n	8003bbe <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb8:	fab3 f383 	clz	r3, r3
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	f003 031f 	and.w	r3, r3, #31
 8003bc4:	2101      	movs	r1, #1
 8003bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bca:	ea42 0103 	orr.w	r1, r2, r3
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d10d      	bne.n	8003bf6 <HAL_ADC_ConfigChannel+0x66e>
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	0e9b      	lsrs	r3, r3, #26
 8003be0:	3301      	adds	r3, #1
 8003be2:	f003 021f 	and.w	r2, r3, #31
 8003be6:	4613      	mov	r3, r2
 8003be8:	005b      	lsls	r3, r3, #1
 8003bea:	4413      	add	r3, r2
 8003bec:	3b1e      	subs	r3, #30
 8003bee:	051b      	lsls	r3, r3, #20
 8003bf0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003bf4:	e01e      	b.n	8003c34 <HAL_ADC_ConfigChannel+0x6ac>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	fa93 f3a3 	rbit	r3, r3
 8003c02:	613b      	str	r3, [r7, #16]
  return result;
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d104      	bne.n	8003c18 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003c0e:	2320      	movs	r3, #32
 8003c10:	e006      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x698>
 8003c12:	bf00      	nop
 8003c14:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	fab3 f383 	clz	r3, r3
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	3301      	adds	r3, #1
 8003c22:	f003 021f 	and.w	r2, r3, #31
 8003c26:	4613      	mov	r3, r2
 8003c28:	005b      	lsls	r3, r3, #1
 8003c2a:	4413      	add	r3, r2
 8003c2c:	3b1e      	subs	r3, #30
 8003c2e:	051b      	lsls	r3, r3, #20
 8003c30:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c34:	430b      	orrs	r3, r1
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	6892      	ldr	r2, [r2, #8]
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	f7fe ff87 	bl	8002b4e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	4b3f      	ldr	r3, [pc, #252]	; (8003d44 <HAL_ADC_ConfigChannel+0x7bc>)
 8003c46:	4013      	ands	r3, r2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d071      	beq.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c4c:	483e      	ldr	r0, [pc, #248]	; (8003d48 <HAL_ADC_ConfigChannel+0x7c0>)
 8003c4e:	f7fe fe93 	bl	8002978 <LL_ADC_GetCommonPathInternalCh>
 8003c52:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a3c      	ldr	r2, [pc, #240]	; (8003d4c <HAL_ADC_ConfigChannel+0x7c4>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d004      	beq.n	8003c6a <HAL_ADC_ConfigChannel+0x6e2>
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a3a      	ldr	r2, [pc, #232]	; (8003d50 <HAL_ADC_ConfigChannel+0x7c8>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d127      	bne.n	8003cba <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003c6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003c6e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d121      	bne.n	8003cba <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c7e:	d157      	bne.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003c84:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c88:	4619      	mov	r1, r3
 8003c8a:	482f      	ldr	r0, [pc, #188]	; (8003d48 <HAL_ADC_ConfigChannel+0x7c0>)
 8003c8c:	f7fe fe61 	bl	8002952 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c90:	4b30      	ldr	r3, [pc, #192]	; (8003d54 <HAL_ADC_ConfigChannel+0x7cc>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	099b      	lsrs	r3, r3, #6
 8003c96:	4a30      	ldr	r2, [pc, #192]	; (8003d58 <HAL_ADC_ConfigChannel+0x7d0>)
 8003c98:	fba2 2303 	umull	r2, r3, r2, r3
 8003c9c:	099b      	lsrs	r3, r3, #6
 8003c9e:	1c5a      	adds	r2, r3, #1
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	4413      	add	r3, r2
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003caa:	e002      	b.n	8003cb2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1f9      	bne.n	8003cac <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003cb8:	e03a      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a27      	ldr	r2, [pc, #156]	; (8003d5c <HAL_ADC_ConfigChannel+0x7d4>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d113      	bne.n	8003cec <HAL_ADC_ConfigChannel+0x764>
 8003cc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003cc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d10d      	bne.n	8003cec <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a22      	ldr	r2, [pc, #136]	; (8003d60 <HAL_ADC_ConfigChannel+0x7d8>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d02a      	beq.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003cde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	4818      	ldr	r0, [pc, #96]	; (8003d48 <HAL_ADC_ConfigChannel+0x7c0>)
 8003ce6:	f7fe fe34 	bl	8002952 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003cea:	e021      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a1c      	ldr	r2, [pc, #112]	; (8003d64 <HAL_ADC_ConfigChannel+0x7dc>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d11c      	bne.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003cf6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003cfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d116      	bne.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a16      	ldr	r2, [pc, #88]	; (8003d60 <HAL_ADC_ConfigChannel+0x7d8>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d011      	beq.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003d10:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003d14:	4619      	mov	r1, r3
 8003d16:	480c      	ldr	r0, [pc, #48]	; (8003d48 <HAL_ADC_ConfigChannel+0x7c0>)
 8003d18:	f7fe fe1b 	bl	8002952 <LL_ADC_SetCommonPathInternalCh>
 8003d1c:	e008      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d22:	f043 0220 	orr.w	r2, r3, #32
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003d38:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	37d8      	adds	r7, #216	; 0xd8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	80080000 	.word	0x80080000
 8003d48:	50000300 	.word	0x50000300
 8003d4c:	c3210000 	.word	0xc3210000
 8003d50:	90c00010 	.word	0x90c00010
 8003d54:	20000000 	.word	0x20000000
 8003d58:	053e2d63 	.word	0x053e2d63
 8003d5c:	c7520000 	.word	0xc7520000
 8003d60:	50000100 	.word	0x50000100
 8003d64:	cb840000 	.word	0xcb840000

08003d68 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7fe ffbb 	bl	8002cf0 <LL_ADC_IsEnabled>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d14d      	bne.n	8003e1c <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689a      	ldr	r2, [r3, #8]
 8003d86:	4b28      	ldr	r3, [pc, #160]	; (8003e28 <ADC_Enable+0xc0>)
 8003d88:	4013      	ands	r3, r2
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00d      	beq.n	8003daa <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d92:	f043 0210 	orr.w	r2, r3, #16
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d9e:	f043 0201 	orr.w	r2, r3, #1
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e039      	b.n	8003e1e <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4618      	mov	r0, r3
 8003db0:	f7fe ff8a 	bl	8002cc8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003db4:	f7fe fd8c 	bl	80028d0 <HAL_GetTick>
 8003db8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003dba:	e028      	b.n	8003e0e <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7fe ff95 	bl	8002cf0 <LL_ADC_IsEnabled>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d104      	bne.n	8003dd6 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f7fe ff79 	bl	8002cc8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003dd6:	f7fe fd7b 	bl	80028d0 <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d914      	bls.n	8003e0e <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d00d      	beq.n	8003e0e <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003df6:	f043 0210 	orr.w	r2, r3, #16
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e02:	f043 0201 	orr.w	r2, r3, #1
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e007      	b.n	8003e1e <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 0301 	and.w	r3, r3, #1
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d1cf      	bne.n	8003dbc <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	8000003f 	.word	0x8000003f

08003e2c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e38:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e3e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d14b      	bne.n	8003ede <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e4a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0308 	and.w	r3, r3, #8
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d021      	beq.n	8003ea4 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7fe fe33 	bl	8002ad0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d032      	beq.n	8003ed6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d12b      	bne.n	8003ed6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d11f      	bne.n	8003ed6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e9a:	f043 0201 	orr.w	r2, r3, #1
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	65da      	str	r2, [r3, #92]	; 0x5c
 8003ea2:	e018      	b.n	8003ed6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d111      	bne.n	8003ed6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eb6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ec2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d105      	bne.n	8003ed6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ece:	f043 0201 	orr.w	r2, r3, #1
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f7ff fb37 	bl	800354a <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003edc:	e00e      	b.n	8003efc <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ee2:	f003 0310 	and.w	r3, r3, #16
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d003      	beq.n	8003ef2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f7ff fb41 	bl	8003572 <HAL_ADC_ErrorCallback>
}
 8003ef0:	e004      	b.n	8003efc <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	4798      	blx	r3
}
 8003efc:	bf00      	nop
 8003efe:	3710      	adds	r7, #16
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f10:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003f12:	68f8      	ldr	r0, [r7, #12]
 8003f14:	f7ff fb23 	bl	800355e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f18:	bf00      	nop
 8003f1a:	3710      	adds	r7, #16
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f2c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f32:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f3e:	f043 0204 	orr.w	r2, r3, #4
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003f46:	68f8      	ldr	r0, [r7, #12]
 8003f48:	f7ff fb13 	bl	8003572 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f4c:	bf00      	nop
 8003f4e:	3710      	adds	r7, #16
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <LL_ADC_IsEnabled>:
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	f003 0301 	and.w	r3, r3, #1
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d101      	bne.n	8003f6c <LL_ADC_IsEnabled+0x18>
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e000      	b.n	8003f6e <LL_ADC_IsEnabled+0x1a>
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	370c      	adds	r7, #12
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr

08003f7a <LL_ADC_REG_IsConversionOngoing>:
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b083      	sub	sp, #12
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	f003 0304 	and.w	r3, r3, #4
 8003f8a:	2b04      	cmp	r3, #4
 8003f8c:	d101      	bne.n	8003f92 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e000      	b.n	8003f94 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003f92:	2300      	movs	r3, #0
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003fa0:	b590      	push	{r4, r7, lr}
 8003fa2:	b0a1      	sub	sp, #132	; 0x84
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003faa:	2300      	movs	r3, #0
 8003fac:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d101      	bne.n	8003fbe <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003fba:	2302      	movs	r3, #2
 8003fbc:	e08b      	b.n	80040d6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003fca:	2300      	movs	r3, #0
 8003fcc:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003fd6:	d102      	bne.n	8003fde <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003fd8:	4b41      	ldr	r3, [pc, #260]	; (80040e0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003fda:	60bb      	str	r3, [r7, #8]
 8003fdc:	e001      	b.n	8003fe2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003fde:	2300      	movs	r3, #0
 8003fe0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d10b      	bne.n	8004000 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fec:	f043 0220 	orr.w	r2, r3, #32
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e06a      	b.n	80040d6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	4618      	mov	r0, r3
 8004004:	f7ff ffb9 	bl	8003f7a <LL_ADC_REG_IsConversionOngoing>
 8004008:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4618      	mov	r0, r3
 8004010:	f7ff ffb3 	bl	8003f7a <LL_ADC_REG_IsConversionOngoing>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d14c      	bne.n	80040b4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800401a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800401c:	2b00      	cmp	r3, #0
 800401e:	d149      	bne.n	80040b4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004020:	4b30      	ldr	r3, [pc, #192]	; (80040e4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004022:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d028      	beq.n	800407e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800402c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	6859      	ldr	r1, [r3, #4]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800403e:	035b      	lsls	r3, r3, #13
 8004040:	430b      	orrs	r3, r1
 8004042:	431a      	orrs	r2, r3
 8004044:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004046:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004048:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800404c:	f7ff ff82 	bl	8003f54 <LL_ADC_IsEnabled>
 8004050:	4604      	mov	r4, r0
 8004052:	4823      	ldr	r0, [pc, #140]	; (80040e0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004054:	f7ff ff7e 	bl	8003f54 <LL_ADC_IsEnabled>
 8004058:	4603      	mov	r3, r0
 800405a:	4323      	orrs	r3, r4
 800405c:	2b00      	cmp	r3, #0
 800405e:	d133      	bne.n	80040c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004060:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004068:	f023 030f 	bic.w	r3, r3, #15
 800406c:	683a      	ldr	r2, [r7, #0]
 800406e:	6811      	ldr	r1, [r2, #0]
 8004070:	683a      	ldr	r2, [r7, #0]
 8004072:	6892      	ldr	r2, [r2, #8]
 8004074:	430a      	orrs	r2, r1
 8004076:	431a      	orrs	r2, r3
 8004078:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800407a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800407c:	e024      	b.n	80040c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800407e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004086:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004088:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800408a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800408e:	f7ff ff61 	bl	8003f54 <LL_ADC_IsEnabled>
 8004092:	4604      	mov	r4, r0
 8004094:	4812      	ldr	r0, [pc, #72]	; (80040e0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004096:	f7ff ff5d 	bl	8003f54 <LL_ADC_IsEnabled>
 800409a:	4603      	mov	r3, r0
 800409c:	4323      	orrs	r3, r4
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d112      	bne.n	80040c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80040a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80040aa:	f023 030f 	bic.w	r3, r3, #15
 80040ae:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80040b0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040b2:	e009      	b.n	80040c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040b8:	f043 0220 	orr.w	r2, r3, #32
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80040c6:	e000      	b.n	80040ca <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040c8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80040d2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3784      	adds	r7, #132	; 0x84
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd90      	pop	{r4, r7, pc}
 80040de:	bf00      	nop
 80040e0:	50000100 	.word	0x50000100
 80040e4:	50000300 	.word	0x50000300

080040e8 <__NVIC_SetPriorityGrouping>:
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f003 0307 	and.w	r3, r3, #7
 80040f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040f8:	4b0c      	ldr	r3, [pc, #48]	; (800412c <__NVIC_SetPriorityGrouping+0x44>)
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040fe:	68ba      	ldr	r2, [r7, #8]
 8004100:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004104:	4013      	ands	r3, r2
 8004106:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004110:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004114:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004118:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800411a:	4a04      	ldr	r2, [pc, #16]	; (800412c <__NVIC_SetPriorityGrouping+0x44>)
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	60d3      	str	r3, [r2, #12]
}
 8004120:	bf00      	nop
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr
 800412c:	e000ed00 	.word	0xe000ed00

08004130 <__NVIC_GetPriorityGrouping>:
{
 8004130:	b480      	push	{r7}
 8004132:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004134:	4b04      	ldr	r3, [pc, #16]	; (8004148 <__NVIC_GetPriorityGrouping+0x18>)
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	0a1b      	lsrs	r3, r3, #8
 800413a:	f003 0307 	and.w	r3, r3, #7
}
 800413e:	4618      	mov	r0, r3
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr
 8004148:	e000ed00 	.word	0xe000ed00

0800414c <__NVIC_EnableIRQ>:
{
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
 8004152:	4603      	mov	r3, r0
 8004154:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800415a:	2b00      	cmp	r3, #0
 800415c:	db0b      	blt.n	8004176 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800415e:	79fb      	ldrb	r3, [r7, #7]
 8004160:	f003 021f 	and.w	r2, r3, #31
 8004164:	4907      	ldr	r1, [pc, #28]	; (8004184 <__NVIC_EnableIRQ+0x38>)
 8004166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800416a:	095b      	lsrs	r3, r3, #5
 800416c:	2001      	movs	r0, #1
 800416e:	fa00 f202 	lsl.w	r2, r0, r2
 8004172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	e000e100 	.word	0xe000e100

08004188 <__NVIC_SetPriority>:
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	4603      	mov	r3, r0
 8004190:	6039      	str	r1, [r7, #0]
 8004192:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004198:	2b00      	cmp	r3, #0
 800419a:	db0a      	blt.n	80041b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	b2da      	uxtb	r2, r3
 80041a0:	490c      	ldr	r1, [pc, #48]	; (80041d4 <__NVIC_SetPriority+0x4c>)
 80041a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a6:	0112      	lsls	r2, r2, #4
 80041a8:	b2d2      	uxtb	r2, r2
 80041aa:	440b      	add	r3, r1
 80041ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80041b0:	e00a      	b.n	80041c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	4908      	ldr	r1, [pc, #32]	; (80041d8 <__NVIC_SetPriority+0x50>)
 80041b8:	79fb      	ldrb	r3, [r7, #7]
 80041ba:	f003 030f 	and.w	r3, r3, #15
 80041be:	3b04      	subs	r3, #4
 80041c0:	0112      	lsls	r2, r2, #4
 80041c2:	b2d2      	uxtb	r2, r2
 80041c4:	440b      	add	r3, r1
 80041c6:	761a      	strb	r2, [r3, #24]
}
 80041c8:	bf00      	nop
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr
 80041d4:	e000e100 	.word	0xe000e100
 80041d8:	e000ed00 	.word	0xe000ed00

080041dc <NVIC_EncodePriority>:
{
 80041dc:	b480      	push	{r7}
 80041de:	b089      	sub	sp, #36	; 0x24
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f003 0307 	and.w	r3, r3, #7
 80041ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	f1c3 0307 	rsb	r3, r3, #7
 80041f6:	2b04      	cmp	r3, #4
 80041f8:	bf28      	it	cs
 80041fa:	2304      	movcs	r3, #4
 80041fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	3304      	adds	r3, #4
 8004202:	2b06      	cmp	r3, #6
 8004204:	d902      	bls.n	800420c <NVIC_EncodePriority+0x30>
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	3b03      	subs	r3, #3
 800420a:	e000      	b.n	800420e <NVIC_EncodePriority+0x32>
 800420c:	2300      	movs	r3, #0
 800420e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004210:	f04f 32ff 	mov.w	r2, #4294967295
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	fa02 f303 	lsl.w	r3, r2, r3
 800421a:	43da      	mvns	r2, r3
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	401a      	ands	r2, r3
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004224:	f04f 31ff 	mov.w	r1, #4294967295
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	fa01 f303 	lsl.w	r3, r1, r3
 800422e:	43d9      	mvns	r1, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004234:	4313      	orrs	r3, r2
}
 8004236:	4618      	mov	r0, r3
 8004238:	3724      	adds	r7, #36	; 0x24
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
	...

08004244 <SysTick_Config>:
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	3b01      	subs	r3, #1
 8004250:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004254:	d301      	bcc.n	800425a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8004256:	2301      	movs	r3, #1
 8004258:	e00f      	b.n	800427a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800425a:	4a0a      	ldr	r2, [pc, #40]	; (8004284 <SysTick_Config+0x40>)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	3b01      	subs	r3, #1
 8004260:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004262:	210f      	movs	r1, #15
 8004264:	f04f 30ff 	mov.w	r0, #4294967295
 8004268:	f7ff ff8e 	bl	8004188 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800426c:	4b05      	ldr	r3, [pc, #20]	; (8004284 <SysTick_Config+0x40>)
 800426e:	2200      	movs	r2, #0
 8004270:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004272:	4b04      	ldr	r3, [pc, #16]	; (8004284 <SysTick_Config+0x40>)
 8004274:	2207      	movs	r2, #7
 8004276:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004278:	2300      	movs	r3, #0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3708      	adds	r7, #8
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	e000e010 	.word	0xe000e010

08004288 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b082      	sub	sp, #8
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f7ff ff29 	bl	80040e8 <__NVIC_SetPriorityGrouping>
}
 8004296:	bf00      	nop
 8004298:	3708      	adds	r7, #8
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}

0800429e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800429e:	b580      	push	{r7, lr}
 80042a0:	b086      	sub	sp, #24
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	4603      	mov	r3, r0
 80042a6:	60b9      	str	r1, [r7, #8]
 80042a8:	607a      	str	r2, [r7, #4]
 80042aa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80042ac:	f7ff ff40 	bl	8004130 <__NVIC_GetPriorityGrouping>
 80042b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	68b9      	ldr	r1, [r7, #8]
 80042b6:	6978      	ldr	r0, [r7, #20]
 80042b8:	f7ff ff90 	bl	80041dc <NVIC_EncodePriority>
 80042bc:	4602      	mov	r2, r0
 80042be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042c2:	4611      	mov	r1, r2
 80042c4:	4618      	mov	r0, r3
 80042c6:	f7ff ff5f 	bl	8004188 <__NVIC_SetPriority>
}
 80042ca:	bf00      	nop
 80042cc:	3718      	adds	r7, #24
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b082      	sub	sp, #8
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	4603      	mov	r3, r0
 80042da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e0:	4618      	mov	r0, r3
 80042e2:	f7ff ff33 	bl	800414c <__NVIC_EnableIRQ>
}
 80042e6:	bf00      	nop
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}

080042ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042ee:	b580      	push	{r7, lr}
 80042f0:	b082      	sub	sp, #8
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7ff ffa4 	bl	8004244 <SysTick_Config>
 80042fc:	4603      	mov	r3, r0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3708      	adds	r7, #8
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
	...

08004308 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d101      	bne.n	800431a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e08d      	b.n	8004436 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	461a      	mov	r2, r3
 8004320:	4b47      	ldr	r3, [pc, #284]	; (8004440 <HAL_DMA_Init+0x138>)
 8004322:	429a      	cmp	r2, r3
 8004324:	d80f      	bhi.n	8004346 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	461a      	mov	r2, r3
 800432c:	4b45      	ldr	r3, [pc, #276]	; (8004444 <HAL_DMA_Init+0x13c>)
 800432e:	4413      	add	r3, r2
 8004330:	4a45      	ldr	r2, [pc, #276]	; (8004448 <HAL_DMA_Init+0x140>)
 8004332:	fba2 2303 	umull	r2, r3, r2, r3
 8004336:	091b      	lsrs	r3, r3, #4
 8004338:	009a      	lsls	r2, r3, #2
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a42      	ldr	r2, [pc, #264]	; (800444c <HAL_DMA_Init+0x144>)
 8004342:	641a      	str	r2, [r3, #64]	; 0x40
 8004344:	e00e      	b.n	8004364 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	461a      	mov	r2, r3
 800434c:	4b40      	ldr	r3, [pc, #256]	; (8004450 <HAL_DMA_Init+0x148>)
 800434e:	4413      	add	r3, r2
 8004350:	4a3d      	ldr	r2, [pc, #244]	; (8004448 <HAL_DMA_Init+0x140>)
 8004352:	fba2 2303 	umull	r2, r3, r2, r3
 8004356:	091b      	lsrs	r3, r3, #4
 8004358:	009a      	lsls	r2, r3, #2
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a3c      	ldr	r2, [pc, #240]	; (8004454 <HAL_DMA_Init+0x14c>)
 8004362:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2202      	movs	r2, #2
 8004368:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800437a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800437e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004388:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	691b      	ldr	r3, [r3, #16]
 800438e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004394:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	699b      	ldr	r3, [r3, #24]
 800439a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80043a8:	68fa      	ldr	r2, [r7, #12]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 f9b6 	bl	8004728 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043c4:	d102      	bne.n	80043cc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	685a      	ldr	r2, [r3, #4]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043d4:	b2d2      	uxtb	r2, r2
 80043d6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80043e0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d010      	beq.n	800440c <HAL_DMA_Init+0x104>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	2b04      	cmp	r3, #4
 80043f0:	d80c      	bhi.n	800440c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f000 f9d6 	bl	80047a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043fc:	2200      	movs	r2, #0
 80043fe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004408:	605a      	str	r2, [r3, #4]
 800440a:	e008      	b.n	800441e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3710      	adds	r7, #16
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	40020407 	.word	0x40020407
 8004444:	bffdfff8 	.word	0xbffdfff8
 8004448:	cccccccd 	.word	0xcccccccd
 800444c:	40020000 	.word	0x40020000
 8004450:	bffdfbf8 	.word	0xbffdfbf8
 8004454:	40020400 	.word	0x40020400

08004458 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
 8004464:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004466:	2300      	movs	r3, #0
 8004468:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004470:	2b01      	cmp	r3, #1
 8004472:	d101      	bne.n	8004478 <HAL_DMA_Start_IT+0x20>
 8004474:	2302      	movs	r3, #2
 8004476:	e066      	b.n	8004546 <HAL_DMA_Start_IT+0xee>
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004486:	b2db      	uxtb	r3, r3
 8004488:	2b01      	cmp	r3, #1
 800448a:	d155      	bne.n	8004538 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2202      	movs	r2, #2
 8004490:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f022 0201 	bic.w	r2, r2, #1
 80044a8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	68b9      	ldr	r1, [r7, #8]
 80044b0:	68f8      	ldr	r0, [r7, #12]
 80044b2:	f000 f8fb 	bl	80046ac <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d008      	beq.n	80044d0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f042 020e 	orr.w	r2, r2, #14
 80044cc:	601a      	str	r2, [r3, #0]
 80044ce:	e00f      	b.n	80044f0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f022 0204 	bic.w	r2, r2, #4
 80044de:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f042 020a 	orr.w	r2, r2, #10
 80044ee:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d007      	beq.n	800450e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004508:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800450c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004512:	2b00      	cmp	r3, #0
 8004514:	d007      	beq.n	8004526 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004520:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004524:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f042 0201 	orr.w	r2, r2, #1
 8004534:	601a      	str	r2, [r3, #0]
 8004536:	e005      	b.n	8004544 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004540:	2302      	movs	r3, #2
 8004542:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004544:	7dfb      	ldrb	r3, [r7, #23]
}
 8004546:	4618      	mov	r0, r3
 8004548:	3718      	adds	r7, #24
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}

0800454e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800454e:	b580      	push	{r7, lr}
 8004550:	b084      	sub	sp, #16
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800456a:	f003 031f 	and.w	r3, r3, #31
 800456e:	2204      	movs	r2, #4
 8004570:	409a      	lsls	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	4013      	ands	r3, r2
 8004576:	2b00      	cmp	r3, #0
 8004578:	d026      	beq.n	80045c8 <HAL_DMA_IRQHandler+0x7a>
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	f003 0304 	and.w	r3, r3, #4
 8004580:	2b00      	cmp	r3, #0
 8004582:	d021      	beq.n	80045c8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0320 	and.w	r3, r3, #32
 800458e:	2b00      	cmp	r3, #0
 8004590:	d107      	bne.n	80045a2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f022 0204 	bic.w	r2, r2, #4
 80045a0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045a6:	f003 021f 	and.w	r2, r3, #31
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ae:	2104      	movs	r1, #4
 80045b0:	fa01 f202 	lsl.w	r2, r1, r2
 80045b4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d071      	beq.n	80046a2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80045c6:	e06c      	b.n	80046a2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045cc:	f003 031f 	and.w	r3, r3, #31
 80045d0:	2202      	movs	r2, #2
 80045d2:	409a      	lsls	r2, r3
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	4013      	ands	r3, r2
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d02e      	beq.n	800463a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	f003 0302 	and.w	r3, r3, #2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d029      	beq.n	800463a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0320 	and.w	r3, r3, #32
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d10b      	bne.n	800460c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f022 020a 	bic.w	r2, r2, #10
 8004602:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004610:	f003 021f 	and.w	r2, r3, #31
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004618:	2102      	movs	r1, #2
 800461a:	fa01 f202 	lsl.w	r2, r1, r2
 800461e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800462c:	2b00      	cmp	r3, #0
 800462e:	d038      	beq.n	80046a2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004638:	e033      	b.n	80046a2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800463e:	f003 031f 	and.w	r3, r3, #31
 8004642:	2208      	movs	r2, #8
 8004644:	409a      	lsls	r2, r3
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	4013      	ands	r3, r2
 800464a:	2b00      	cmp	r3, #0
 800464c:	d02a      	beq.n	80046a4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	f003 0308 	and.w	r3, r3, #8
 8004654:	2b00      	cmp	r3, #0
 8004656:	d025      	beq.n	80046a4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f022 020e 	bic.w	r2, r2, #14
 8004666:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800466c:	f003 021f 	and.w	r2, r3, #31
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004674:	2101      	movs	r1, #1
 8004676:	fa01 f202 	lsl.w	r2, r1, r2
 800467a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004696:	2b00      	cmp	r3, #0
 8004698:	d004      	beq.n	80046a4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80046a2:	bf00      	nop
 80046a4:	bf00      	nop
}
 80046a6:	3710      	adds	r7, #16
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b085      	sub	sp, #20
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
 80046b8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80046c2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d004      	beq.n	80046d6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80046d4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046da:	f003 021f 	and.w	r2, r3, #31
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e2:	2101      	movs	r1, #1
 80046e4:	fa01 f202 	lsl.w	r2, r1, r2
 80046e8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	683a      	ldr	r2, [r7, #0]
 80046f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	2b10      	cmp	r3, #16
 80046f8:	d108      	bne.n	800470c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	68ba      	ldr	r2, [r7, #8]
 8004708:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800470a:	e007      	b.n	800471c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68ba      	ldr	r2, [r7, #8]
 8004712:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	60da      	str	r2, [r3, #12]
}
 800471c:	bf00      	nop
 800471e:	3714      	adds	r7, #20
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004728:	b480      	push	{r7}
 800472a:	b087      	sub	sp, #28
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	461a      	mov	r2, r3
 8004736:	4b16      	ldr	r3, [pc, #88]	; (8004790 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004738:	429a      	cmp	r2, r3
 800473a:	d802      	bhi.n	8004742 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800473c:	4b15      	ldr	r3, [pc, #84]	; (8004794 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800473e:	617b      	str	r3, [r7, #20]
 8004740:	e001      	b.n	8004746 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004742:	4b15      	ldr	r3, [pc, #84]	; (8004798 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004744:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	b2db      	uxtb	r3, r3
 8004750:	3b08      	subs	r3, #8
 8004752:	4a12      	ldr	r2, [pc, #72]	; (800479c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004754:	fba2 2303 	umull	r2, r3, r2, r3
 8004758:	091b      	lsrs	r3, r3, #4
 800475a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004760:	089b      	lsrs	r3, r3, #2
 8004762:	009a      	lsls	r2, r3, #2
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	4413      	add	r3, r2
 8004768:	461a      	mov	r2, r3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a0b      	ldr	r2, [pc, #44]	; (80047a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004772:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f003 031f 	and.w	r3, r3, #31
 800477a:	2201      	movs	r2, #1
 800477c:	409a      	lsls	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004782:	bf00      	nop
 8004784:	371c      	adds	r7, #28
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	40020407 	.word	0x40020407
 8004794:	40020800 	.word	0x40020800
 8004798:	40020820 	.word	0x40020820
 800479c:	cccccccd 	.word	0xcccccccd
 80047a0:	40020880 	.word	0x40020880

080047a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b085      	sub	sp, #20
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80047b4:	68fa      	ldr	r2, [r7, #12]
 80047b6:	4b0b      	ldr	r3, [pc, #44]	; (80047e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80047b8:	4413      	add	r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	461a      	mov	r2, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a08      	ldr	r2, [pc, #32]	; (80047e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80047c6:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	3b01      	subs	r3, #1
 80047cc:	f003 031f 	and.w	r3, r3, #31
 80047d0:	2201      	movs	r2, #1
 80047d2:	409a      	lsls	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80047d8:	bf00      	nop
 80047da:	3714      	adds	r7, #20
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr
 80047e4:	1000823f 	.word	0x1000823f
 80047e8:	40020940 	.word	0x40020940

080047ec <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b084      	sub	sp, #16
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d101      	bne.n	80047fe <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e147      	b.n	8004a8e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004804:	b2db      	uxtb	r3, r3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d106      	bne.n	8004818 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f7fc fbca 	bl	8000fac <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	699a      	ldr	r2, [r3, #24]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 0210 	bic.w	r2, r2, #16
 8004826:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004828:	f7fe f852 	bl	80028d0 <HAL_GetTick>
 800482c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800482e:	e012      	b.n	8004856 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004830:	f7fe f84e 	bl	80028d0 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b0a      	cmp	r3, #10
 800483c:	d90b      	bls.n	8004856 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004842:	f043 0201 	orr.w	r2, r3, #1
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2203      	movs	r2, #3
 800484e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e11b      	b.n	8004a8e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	699b      	ldr	r3, [r3, #24]
 800485c:	f003 0308 	and.w	r3, r3, #8
 8004860:	2b08      	cmp	r3, #8
 8004862:	d0e5      	beq.n	8004830 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	699a      	ldr	r2, [r3, #24]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f042 0201 	orr.w	r2, r2, #1
 8004872:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004874:	f7fe f82c 	bl	80028d0 <HAL_GetTick>
 8004878:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800487a:	e012      	b.n	80048a2 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800487c:	f7fe f828 	bl	80028d0 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b0a      	cmp	r3, #10
 8004888:	d90b      	bls.n	80048a2 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800488e:	f043 0201 	orr.w	r2, r3, #1
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2203      	movs	r2, #3
 800489a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e0f5      	b.n	8004a8e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	699b      	ldr	r3, [r3, #24]
 80048a8:	f003 0301 	and.w	r3, r3, #1
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d0e5      	beq.n	800487c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	699a      	ldr	r2, [r3, #24]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f042 0202 	orr.w	r2, r2, #2
 80048be:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a74      	ldr	r2, [pc, #464]	; (8004a98 <HAL_FDCAN_Init+0x2ac>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d103      	bne.n	80048d2 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80048ca:	4a74      	ldr	r2, [pc, #464]	; (8004a9c <HAL_FDCAN_Init+0x2b0>)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	7c1b      	ldrb	r3, [r3, #16]
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d108      	bne.n	80048ec <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	699a      	ldr	r2, [r3, #24]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048e8:	619a      	str	r2, [r3, #24]
 80048ea:	e007      	b.n	80048fc <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	699a      	ldr	r2, [r3, #24]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048fa:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	7c5b      	ldrb	r3, [r3, #17]
 8004900:	2b01      	cmp	r3, #1
 8004902:	d108      	bne.n	8004916 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	699a      	ldr	r2, [r3, #24]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004912:	619a      	str	r2, [r3, #24]
 8004914:	e007      	b.n	8004926 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	699a      	ldr	r2, [r3, #24]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004924:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	7c9b      	ldrb	r3, [r3, #18]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d108      	bne.n	8004940 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	699a      	ldr	r2, [r3, #24]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800493c:	619a      	str	r2, [r3, #24]
 800493e:	e007      	b.n	8004950 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	699a      	ldr	r2, [r3, #24]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800494e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	699b      	ldr	r3, [r3, #24]
 8004956:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	689a      	ldr	r2, [r3, #8]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	430a      	orrs	r2, r1
 8004964:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	699a      	ldr	r2, [r3, #24]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8004974:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	691a      	ldr	r2, [r3, #16]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f022 0210 	bic.w	r2, r2, #16
 8004984:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	68db      	ldr	r3, [r3, #12]
 800498a:	2b01      	cmp	r3, #1
 800498c:	d108      	bne.n	80049a0 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	699a      	ldr	r2, [r3, #24]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f042 0204 	orr.w	r2, r2, #4
 800499c:	619a      	str	r2, [r3, #24]
 800499e:	e02c      	b.n	80049fa <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d028      	beq.n	80049fa <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d01c      	beq.n	80049ea <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	699a      	ldr	r2, [r3, #24]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80049be:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	691a      	ldr	r2, [r3, #16]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f042 0210 	orr.w	r2, r2, #16
 80049ce:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	2b03      	cmp	r3, #3
 80049d6:	d110      	bne.n	80049fa <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	699a      	ldr	r2, [r3, #24]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f042 0220 	orr.w	r2, r2, #32
 80049e6:	619a      	str	r2, [r3, #24]
 80049e8:	e007      	b.n	80049fa <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	699a      	ldr	r2, [r3, #24]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f042 0220 	orr.w	r2, r2, #32
 80049f8:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	699b      	ldr	r3, [r3, #24]
 80049fe:	3b01      	subs	r3, #1
 8004a00:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	69db      	ldr	r3, [r3, #28]
 8004a06:	3b01      	subs	r3, #1
 8004a08:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004a0a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a1b      	ldr	r3, [r3, #32]
 8004a10:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004a12:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004a22:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004a24:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a2e:	d115      	bne.n	8004a5c <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a34:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a3a:	3b01      	subs	r3, #1
 8004a3c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004a3e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a44:	3b01      	subs	r3, #1
 8004a46:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004a48:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a50:	3b01      	subs	r3, #1
 8004a52:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004a58:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004a5a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	430a      	orrs	r2, r1
 8004a6e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 f9c2 	bl	8004dfc <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	40006400 	.word	0x40006400
 8004a9c:	40006500 	.word	0x40006500

08004aa0 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b08a      	sub	sp, #40	; 0x28
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004aae:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8004ab2:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004abc:	4013      	ands	r3, r2
 8004abe:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ac6:	f003 0307 	and.w	r3, r3, #7
 8004aca:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ad2:	6a3a      	ldr	r2, [r7, #32]
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ade:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ae2:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aea:	69fa      	ldr	r2, [r7, #28]
 8004aec:	4013      	ands	r3, r2
 8004aee:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004af6:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8004afa:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b02:	69ba      	ldr	r2, [r7, #24]
 8004b04:	4013      	ands	r3, r2
 8004b06:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b0e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004b12:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d00d      	beq.n	8004b4a <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d006      	beq.n	8004b4a <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2240      	movs	r2, #64	; 0x40
 8004b42:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 f939 	bl	8004dbc <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d01b      	beq.n	8004b90 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d014      	beq.n	8004b90 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004b6e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b86:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004b88:	6939      	ldr	r1, [r7, #16]
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f8f7 	bl	8004d7e <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8004b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d007      	beq.n	8004ba6 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b9c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8004b9e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 f8b6 	bl	8004d12 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8004ba6:	6a3b      	ldr	r3, [r7, #32]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d007      	beq.n	8004bbc <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6a3a      	ldr	r2, [r7, #32]
 8004bb2:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8004bb4:	6a39      	ldr	r1, [r7, #32]
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 f8b6 	bl	8004d28 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d007      	beq.n	8004bd2 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	69fa      	ldr	r2, [r7, #28]
 8004bc8:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8004bca:	69f9      	ldr	r1, [r7, #28]
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	f000 f8b6 	bl	8004d3e <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bd8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d00e      	beq.n	8004bfe <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004be6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d007      	beq.n	8004bfe <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bf6:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f000 f8ab 	bl	8004d54 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d01a      	beq.n	8004c42 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d013      	beq.n	8004c42 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8004c22:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	4013      	ands	r3, r2
 8004c30:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	2280      	movs	r2, #128	; 0x80
 8004c38:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8004c3a:	68f9      	ldr	r1, [r7, #12]
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f000 f893 	bl	8004d68 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d00e      	beq.n	8004c6e <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d007      	beq.n	8004c6e <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c66:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f000 f893 	bl	8004d94 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00e      	beq.n	8004c9a <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d007      	beq.n	8004c9a <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004c92:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 f887 	bl	8004da8 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ca0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d011      	beq.n	8004ccc <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00a      	beq.n	8004ccc <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004cbe:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cc4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d007      	beq.n	8004ce2 <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	697a      	ldr	r2, [r7, #20]
 8004cd8:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8004cda:	6979      	ldr	r1, [r7, #20]
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f000 f881 	bl	8004de4 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8004ce2:	69bb      	ldr	r3, [r7, #24]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d009      	beq.n	8004cfc <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	69ba      	ldr	r2, [r7, #24]
 8004cee:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004cf4:	69bb      	ldr	r3, [r7, #24]
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d002      	beq.n	8004d0a <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 f863 	bl	8004dd0 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8004d0a:	bf00      	nop
 8004d0c:	3728      	adds	r7, #40	; 0x28
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b083      	sub	sp, #12
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
 8004d1a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8004d1c:	bf00      	nop
 8004d1e:	370c      	adds	r7, #12
 8004d20:	46bd      	mov	sp, r7
 8004d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d26:	4770      	bx	lr

08004d28 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b083      	sub	sp, #12
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8004d32:	bf00      	nop
 8004d34:	370c      	adds	r7, #12
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr

08004d3e <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8004d3e:	b480      	push	{r7}
 8004d40:	b083      	sub	sp, #12
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
 8004d46:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8004d5c:	bf00      	nop
 8004d5e:	370c      	adds	r7, #12
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr

08004d68 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8004d72:	bf00      	nop
 8004d74:	370c      	adds	r7, #12
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr

08004d7e <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b083      	sub	sp, #12
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
 8004d86:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8004d88:	bf00      	nop
 8004d8a:	370c      	adds	r7, #12
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr

08004d94 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8004d9c:	bf00      	nop
 8004d9e:	370c      	adds	r7, #12
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr

08004da8 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8004db0:	bf00      	nop
 8004db2:	370c      	adds	r7, #12
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b083      	sub	sp, #12
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8004dc4:	bf00      	nop
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr

08004dd0 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8004dd8:	bf00      	nop
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8004dee:	bf00      	nop
 8004df0:	370c      	adds	r7, #12
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr
	...

08004dfc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8004e04:	4b27      	ldr	r3, [pc, #156]	; (8004ea4 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8004e06:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68ba      	ldr	r2, [r7, #8]
 8004e0c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e16:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e1e:	041a      	lsls	r2, r3, #16
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	430a      	orrs	r2, r1
 8004e26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e3c:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e44:	061a      	lsls	r2, r3, #24
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	60fb      	str	r3, [r7, #12]
 8004e7c:	e005      	b.n	8004e8a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2200      	movs	r2, #0
 8004e82:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	3304      	adds	r3, #4
 8004e88:	60fb      	str	r3, [r7, #12]
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8004e90:	68fa      	ldr	r2, [r7, #12]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d3f3      	bcc.n	8004e7e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8004e96:	bf00      	nop
 8004e98:	bf00      	nop
 8004e9a:	3714      	adds	r7, #20
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr
 8004ea4:	4000a400 	.word	0x4000a400

08004ea8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b087      	sub	sp, #28
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004eb6:	e15a      	b.n	800516e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	2101      	movs	r1, #1
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	f000 814c 	beq.w	8005168 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	f003 0303 	and.w	r3, r3, #3
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d005      	beq.n	8004ee8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d130      	bne.n	8004f4a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	005b      	lsls	r3, r3, #1
 8004ef2:	2203      	movs	r2, #3
 8004ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef8:	43db      	mvns	r3, r3
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	4013      	ands	r3, r2
 8004efe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	68da      	ldr	r2, [r3, #12]
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	005b      	lsls	r3, r3, #1
 8004f08:	fa02 f303 	lsl.w	r3, r2, r3
 8004f0c:	693a      	ldr	r2, [r7, #16]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f1e:	2201      	movs	r2, #1
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	fa02 f303 	lsl.w	r3, r2, r3
 8004f26:	43db      	mvns	r3, r3
 8004f28:	693a      	ldr	r2, [r7, #16]
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	091b      	lsrs	r3, r3, #4
 8004f34:	f003 0201 	and.w	r2, r3, #1
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3e:	693a      	ldr	r2, [r7, #16]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	f003 0303 	and.w	r3, r3, #3
 8004f52:	2b03      	cmp	r3, #3
 8004f54:	d017      	beq.n	8004f86 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	005b      	lsls	r3, r3, #1
 8004f60:	2203      	movs	r2, #3
 8004f62:	fa02 f303 	lsl.w	r3, r2, r3
 8004f66:	43db      	mvns	r3, r3
 8004f68:	693a      	ldr	r2, [r7, #16]
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	689a      	ldr	r2, [r3, #8]
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	005b      	lsls	r3, r3, #1
 8004f76:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7a:	693a      	ldr	r2, [r7, #16]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	693a      	ldr	r2, [r7, #16]
 8004f84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	f003 0303 	and.w	r3, r3, #3
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d123      	bne.n	8004fda <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	08da      	lsrs	r2, r3, #3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	3208      	adds	r2, #8
 8004f9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	f003 0307 	and.w	r3, r3, #7
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	220f      	movs	r2, #15
 8004faa:	fa02 f303 	lsl.w	r3, r2, r3
 8004fae:	43db      	mvns	r3, r3
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	691a      	ldr	r2, [r3, #16]
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	f003 0307 	and.w	r3, r3, #7
 8004fc0:	009b      	lsls	r3, r3, #2
 8004fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	08da      	lsrs	r2, r3, #3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	3208      	adds	r2, #8
 8004fd4:	6939      	ldr	r1, [r7, #16]
 8004fd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	005b      	lsls	r3, r3, #1
 8004fe4:	2203      	movs	r2, #3
 8004fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fea:	43db      	mvns	r3, r3
 8004fec:	693a      	ldr	r2, [r7, #16]
 8004fee:	4013      	ands	r3, r2
 8004ff0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f003 0203 	and.w	r2, r3, #3
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	005b      	lsls	r3, r3, #1
 8004ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	4313      	orrs	r3, r2
 8005006:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	693a      	ldr	r2, [r7, #16]
 800500c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005016:	2b00      	cmp	r3, #0
 8005018:	f000 80a6 	beq.w	8005168 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800501c:	4b5b      	ldr	r3, [pc, #364]	; (800518c <HAL_GPIO_Init+0x2e4>)
 800501e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005020:	4a5a      	ldr	r2, [pc, #360]	; (800518c <HAL_GPIO_Init+0x2e4>)
 8005022:	f043 0301 	orr.w	r3, r3, #1
 8005026:	6613      	str	r3, [r2, #96]	; 0x60
 8005028:	4b58      	ldr	r3, [pc, #352]	; (800518c <HAL_GPIO_Init+0x2e4>)
 800502a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800502c:	f003 0301 	and.w	r3, r3, #1
 8005030:	60bb      	str	r3, [r7, #8]
 8005032:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005034:	4a56      	ldr	r2, [pc, #344]	; (8005190 <HAL_GPIO_Init+0x2e8>)
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	089b      	lsrs	r3, r3, #2
 800503a:	3302      	adds	r3, #2
 800503c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005040:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	f003 0303 	and.w	r3, r3, #3
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	220f      	movs	r2, #15
 800504c:	fa02 f303 	lsl.w	r3, r2, r3
 8005050:	43db      	mvns	r3, r3
 8005052:	693a      	ldr	r2, [r7, #16]
 8005054:	4013      	ands	r3, r2
 8005056:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800505e:	d01f      	beq.n	80050a0 <HAL_GPIO_Init+0x1f8>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4a4c      	ldr	r2, [pc, #304]	; (8005194 <HAL_GPIO_Init+0x2ec>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d019      	beq.n	800509c <HAL_GPIO_Init+0x1f4>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	4a4b      	ldr	r2, [pc, #300]	; (8005198 <HAL_GPIO_Init+0x2f0>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d013      	beq.n	8005098 <HAL_GPIO_Init+0x1f0>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4a4a      	ldr	r2, [pc, #296]	; (800519c <HAL_GPIO_Init+0x2f4>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d00d      	beq.n	8005094 <HAL_GPIO_Init+0x1ec>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	4a49      	ldr	r2, [pc, #292]	; (80051a0 <HAL_GPIO_Init+0x2f8>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d007      	beq.n	8005090 <HAL_GPIO_Init+0x1e8>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4a48      	ldr	r2, [pc, #288]	; (80051a4 <HAL_GPIO_Init+0x2fc>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d101      	bne.n	800508c <HAL_GPIO_Init+0x1e4>
 8005088:	2305      	movs	r3, #5
 800508a:	e00a      	b.n	80050a2 <HAL_GPIO_Init+0x1fa>
 800508c:	2306      	movs	r3, #6
 800508e:	e008      	b.n	80050a2 <HAL_GPIO_Init+0x1fa>
 8005090:	2304      	movs	r3, #4
 8005092:	e006      	b.n	80050a2 <HAL_GPIO_Init+0x1fa>
 8005094:	2303      	movs	r3, #3
 8005096:	e004      	b.n	80050a2 <HAL_GPIO_Init+0x1fa>
 8005098:	2302      	movs	r3, #2
 800509a:	e002      	b.n	80050a2 <HAL_GPIO_Init+0x1fa>
 800509c:	2301      	movs	r3, #1
 800509e:	e000      	b.n	80050a2 <HAL_GPIO_Init+0x1fa>
 80050a0:	2300      	movs	r3, #0
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	f002 0203 	and.w	r2, r2, #3
 80050a8:	0092      	lsls	r2, r2, #2
 80050aa:	4093      	lsls	r3, r2
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80050b2:	4937      	ldr	r1, [pc, #220]	; (8005190 <HAL_GPIO_Init+0x2e8>)
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	089b      	lsrs	r3, r3, #2
 80050b8:	3302      	adds	r3, #2
 80050ba:	693a      	ldr	r2, [r7, #16]
 80050bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80050c0:	4b39      	ldr	r3, [pc, #228]	; (80051a8 <HAL_GPIO_Init+0x300>)
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	43db      	mvns	r3, r3
 80050ca:	693a      	ldr	r2, [r7, #16]
 80050cc:	4013      	ands	r3, r2
 80050ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80050dc:	693a      	ldr	r2, [r7, #16]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80050e4:	4a30      	ldr	r2, [pc, #192]	; (80051a8 <HAL_GPIO_Init+0x300>)
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80050ea:	4b2f      	ldr	r3, [pc, #188]	; (80051a8 <HAL_GPIO_Init+0x300>)
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	43db      	mvns	r3, r3
 80050f4:	693a      	ldr	r2, [r7, #16]
 80050f6:	4013      	ands	r3, r2
 80050f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d003      	beq.n	800510e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005106:	693a      	ldr	r2, [r7, #16]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	4313      	orrs	r3, r2
 800510c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800510e:	4a26      	ldr	r2, [pc, #152]	; (80051a8 <HAL_GPIO_Init+0x300>)
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005114:	4b24      	ldr	r3, [pc, #144]	; (80051a8 <HAL_GPIO_Init+0x300>)
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	43db      	mvns	r3, r3
 800511e:	693a      	ldr	r2, [r7, #16]
 8005120:	4013      	ands	r3, r2
 8005122:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d003      	beq.n	8005138 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005130:	693a      	ldr	r2, [r7, #16]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	4313      	orrs	r3, r2
 8005136:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005138:	4a1b      	ldr	r2, [pc, #108]	; (80051a8 <HAL_GPIO_Init+0x300>)
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800513e:	4b1a      	ldr	r3, [pc, #104]	; (80051a8 <HAL_GPIO_Init+0x300>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	43db      	mvns	r3, r3
 8005148:	693a      	ldr	r2, [r7, #16]
 800514a:	4013      	ands	r3, r2
 800514c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d003      	beq.n	8005162 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800515a:	693a      	ldr	r2, [r7, #16]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	4313      	orrs	r3, r2
 8005160:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005162:	4a11      	ldr	r2, [pc, #68]	; (80051a8 <HAL_GPIO_Init+0x300>)
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	3301      	adds	r3, #1
 800516c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	fa22 f303 	lsr.w	r3, r2, r3
 8005178:	2b00      	cmp	r3, #0
 800517a:	f47f ae9d 	bne.w	8004eb8 <HAL_GPIO_Init+0x10>
  }
}
 800517e:	bf00      	nop
 8005180:	bf00      	nop
 8005182:	371c      	adds	r7, #28
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr
 800518c:	40021000 	.word	0x40021000
 8005190:	40010000 	.word	0x40010000
 8005194:	48000400 	.word	0x48000400
 8005198:	48000800 	.word	0x48000800
 800519c:	48000c00 	.word	0x48000c00
 80051a0:	48001000 	.word	0x48001000
 80051a4:	48001400 	.word	0x48001400
 80051a8:	40010400 	.word	0x40010400

080051ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b085      	sub	sp, #20
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	460b      	mov	r3, r1
 80051b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	691a      	ldr	r2, [r3, #16]
 80051bc:	887b      	ldrh	r3, [r7, #2]
 80051be:	4013      	ands	r3, r2
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d002      	beq.n	80051ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80051c4:	2301      	movs	r3, #1
 80051c6:	73fb      	strb	r3, [r7, #15]
 80051c8:	e001      	b.n	80051ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80051ca:	2300      	movs	r3, #0
 80051cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80051ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3714      	adds	r7, #20
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
 80051e4:	460b      	mov	r3, r1
 80051e6:	807b      	strh	r3, [r7, #2]
 80051e8:	4613      	mov	r3, r2
 80051ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80051ec:	787b      	ldrb	r3, [r7, #1]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d003      	beq.n	80051fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80051f2:	887a      	ldrh	r2, [r7, #2]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80051f8:	e002      	b.n	8005200 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80051fa:	887a      	ldrh	r2, [r7, #2]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005200:	bf00      	nop
 8005202:	370c      	adds	r7, #12
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr

0800520c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b082      	sub	sp, #8
 8005210:	af00      	add	r7, sp, #0
 8005212:	4603      	mov	r3, r0
 8005214:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005216:	4b08      	ldr	r3, [pc, #32]	; (8005238 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005218:	695a      	ldr	r2, [r3, #20]
 800521a:	88fb      	ldrh	r3, [r7, #6]
 800521c:	4013      	ands	r3, r2
 800521e:	2b00      	cmp	r3, #0
 8005220:	d006      	beq.n	8005230 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005222:	4a05      	ldr	r2, [pc, #20]	; (8005238 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005224:	88fb      	ldrh	r3, [r7, #6]
 8005226:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005228:	88fb      	ldrh	r3, [r7, #6]
 800522a:	4618      	mov	r0, r3
 800522c:	f000 f806 	bl	800523c <HAL_GPIO_EXTI_Callback>
  }
}
 8005230:	bf00      	nop
 8005232:	3708      	adds	r7, #8
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	40010400 	.word	0x40010400

0800523c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	4603      	mov	r3, r0
 8005244:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005246:	bf00      	nop
 8005248:	370c      	adds	r7, #12
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
	...

08005254 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005254:	b480      	push	{r7}
 8005256:	b085      	sub	sp, #20
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d141      	bne.n	80052e6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005262:	4b4b      	ldr	r3, [pc, #300]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800526a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800526e:	d131      	bne.n	80052d4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005270:	4b47      	ldr	r3, [pc, #284]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005272:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005276:	4a46      	ldr	r2, [pc, #280]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005278:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800527c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005280:	4b43      	ldr	r3, [pc, #268]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005288:	4a41      	ldr	r2, [pc, #260]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800528a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800528e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005290:	4b40      	ldr	r3, [pc, #256]	; (8005394 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2232      	movs	r2, #50	; 0x32
 8005296:	fb02 f303 	mul.w	r3, r2, r3
 800529a:	4a3f      	ldr	r2, [pc, #252]	; (8005398 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800529c:	fba2 2303 	umull	r2, r3, r2, r3
 80052a0:	0c9b      	lsrs	r3, r3, #18
 80052a2:	3301      	adds	r3, #1
 80052a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052a6:	e002      	b.n	80052ae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	3b01      	subs	r3, #1
 80052ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052ae:	4b38      	ldr	r3, [pc, #224]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052ba:	d102      	bne.n	80052c2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d1f2      	bne.n	80052a8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80052c2:	4b33      	ldr	r3, [pc, #204]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052c4:	695b      	ldr	r3, [r3, #20]
 80052c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052ce:	d158      	bne.n	8005382 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e057      	b.n	8005384 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80052d4:	4b2e      	ldr	r3, [pc, #184]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052da:	4a2d      	ldr	r2, [pc, #180]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052e0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80052e4:	e04d      	b.n	8005382 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052ec:	d141      	bne.n	8005372 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80052ee:	4b28      	ldr	r3, [pc, #160]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80052f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052fa:	d131      	bne.n	8005360 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80052fc:	4b24      	ldr	r3, [pc, #144]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005302:	4a23      	ldr	r2, [pc, #140]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005308:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800530c:	4b20      	ldr	r3, [pc, #128]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005314:	4a1e      	ldr	r2, [pc, #120]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005316:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800531a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800531c:	4b1d      	ldr	r3, [pc, #116]	; (8005394 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2232      	movs	r2, #50	; 0x32
 8005322:	fb02 f303 	mul.w	r3, r2, r3
 8005326:	4a1c      	ldr	r2, [pc, #112]	; (8005398 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005328:	fba2 2303 	umull	r2, r3, r2, r3
 800532c:	0c9b      	lsrs	r3, r3, #18
 800532e:	3301      	adds	r3, #1
 8005330:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005332:	e002      	b.n	800533a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	3b01      	subs	r3, #1
 8005338:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800533a:	4b15      	ldr	r3, [pc, #84]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005342:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005346:	d102      	bne.n	800534e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d1f2      	bne.n	8005334 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800534e:	4b10      	ldr	r3, [pc, #64]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005350:	695b      	ldr	r3, [r3, #20]
 8005352:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005356:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800535a:	d112      	bne.n	8005382 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e011      	b.n	8005384 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005360:	4b0b      	ldr	r3, [pc, #44]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005362:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005366:	4a0a      	ldr	r2, [pc, #40]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005368:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800536c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005370:	e007      	b.n	8005382 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005372:	4b07      	ldr	r3, [pc, #28]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800537a:	4a05      	ldr	r2, [pc, #20]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800537c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005380:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005382:	2300      	movs	r3, #0
}
 8005384:	4618      	mov	r0, r3
 8005386:	3714      	adds	r7, #20
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr
 8005390:	40007000 	.word	0x40007000
 8005394:	20000000 	.word	0x20000000
 8005398:	431bde83 	.word	0x431bde83

0800539c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800539c:	b480      	push	{r7}
 800539e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80053a0:	4b05      	ldr	r3, [pc, #20]	; (80053b8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	4a04      	ldr	r2, [pc, #16]	; (80053b8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80053a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80053aa:	6093      	str	r3, [r2, #8]
}
 80053ac:	bf00      	nop
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr
 80053b6:	bf00      	nop
 80053b8:	40007000 	.word	0x40007000

080053bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b088      	sub	sp, #32
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d101      	bne.n	80053ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e308      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 0301 	and.w	r3, r3, #1
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d075      	beq.n	80054c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053da:	4ba3      	ldr	r3, [pc, #652]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f003 030c 	and.w	r3, r3, #12
 80053e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053e4:	4ba0      	ldr	r3, [pc, #640]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	f003 0303 	and.w	r3, r3, #3
 80053ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	2b0c      	cmp	r3, #12
 80053f2:	d102      	bne.n	80053fa <HAL_RCC_OscConfig+0x3e>
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	2b03      	cmp	r3, #3
 80053f8:	d002      	beq.n	8005400 <HAL_RCC_OscConfig+0x44>
 80053fa:	69bb      	ldr	r3, [r7, #24]
 80053fc:	2b08      	cmp	r3, #8
 80053fe:	d10b      	bne.n	8005418 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005400:	4b99      	ldr	r3, [pc, #612]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005408:	2b00      	cmp	r3, #0
 800540a:	d05b      	beq.n	80054c4 <HAL_RCC_OscConfig+0x108>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d157      	bne.n	80054c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e2e3      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005420:	d106      	bne.n	8005430 <HAL_RCC_OscConfig+0x74>
 8005422:	4b91      	ldr	r3, [pc, #580]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a90      	ldr	r2, [pc, #576]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005428:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800542c:	6013      	str	r3, [r2, #0]
 800542e:	e01d      	b.n	800546c <HAL_RCC_OscConfig+0xb0>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005438:	d10c      	bne.n	8005454 <HAL_RCC_OscConfig+0x98>
 800543a:	4b8b      	ldr	r3, [pc, #556]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a8a      	ldr	r2, [pc, #552]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005440:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005444:	6013      	str	r3, [r2, #0]
 8005446:	4b88      	ldr	r3, [pc, #544]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a87      	ldr	r2, [pc, #540]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 800544c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005450:	6013      	str	r3, [r2, #0]
 8005452:	e00b      	b.n	800546c <HAL_RCC_OscConfig+0xb0>
 8005454:	4b84      	ldr	r3, [pc, #528]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a83      	ldr	r2, [pc, #524]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 800545a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800545e:	6013      	str	r3, [r2, #0]
 8005460:	4b81      	ldr	r3, [pc, #516]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a80      	ldr	r2, [pc, #512]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005466:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800546a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d013      	beq.n	800549c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005474:	f7fd fa2c 	bl	80028d0 <HAL_GetTick>
 8005478:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800547a:	e008      	b.n	800548e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800547c:	f7fd fa28 	bl	80028d0 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	2b64      	cmp	r3, #100	; 0x64
 8005488:	d901      	bls.n	800548e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e2a8      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800548e:	4b76      	ldr	r3, [pc, #472]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d0f0      	beq.n	800547c <HAL_RCC_OscConfig+0xc0>
 800549a:	e014      	b.n	80054c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800549c:	f7fd fa18 	bl	80028d0 <HAL_GetTick>
 80054a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054a2:	e008      	b.n	80054b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054a4:	f7fd fa14 	bl	80028d0 <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	2b64      	cmp	r3, #100	; 0x64
 80054b0:	d901      	bls.n	80054b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e294      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054b6:	4b6c      	ldr	r3, [pc, #432]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1f0      	bne.n	80054a4 <HAL_RCC_OscConfig+0xe8>
 80054c2:	e000      	b.n	80054c6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f003 0302 	and.w	r3, r3, #2
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d075      	beq.n	80055be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054d2:	4b65      	ldr	r3, [pc, #404]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	f003 030c 	and.w	r3, r3, #12
 80054da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80054dc:	4b62      	ldr	r3, [pc, #392]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	f003 0303 	and.w	r3, r3, #3
 80054e4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	2b0c      	cmp	r3, #12
 80054ea:	d102      	bne.n	80054f2 <HAL_RCC_OscConfig+0x136>
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	d002      	beq.n	80054f8 <HAL_RCC_OscConfig+0x13c>
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	2b04      	cmp	r3, #4
 80054f6:	d11f      	bne.n	8005538 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054f8:	4b5b      	ldr	r3, [pc, #364]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005500:	2b00      	cmp	r3, #0
 8005502:	d005      	beq.n	8005510 <HAL_RCC_OscConfig+0x154>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d101      	bne.n	8005510 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e267      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005510:	4b55      	ldr	r3, [pc, #340]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	061b      	lsls	r3, r3, #24
 800551e:	4952      	ldr	r1, [pc, #328]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005520:	4313      	orrs	r3, r2
 8005522:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005524:	4b51      	ldr	r3, [pc, #324]	; (800566c <HAL_RCC_OscConfig+0x2b0>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4618      	mov	r0, r3
 800552a:	f7fd f985 	bl	8002838 <HAL_InitTick>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	d043      	beq.n	80055bc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e253      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d023      	beq.n	8005588 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005540:	4b49      	ldr	r3, [pc, #292]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a48      	ldr	r2, [pc, #288]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005546:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800554a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800554c:	f7fd f9c0 	bl	80028d0 <HAL_GetTick>
 8005550:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005552:	e008      	b.n	8005566 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005554:	f7fd f9bc 	bl	80028d0 <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	2b02      	cmp	r3, #2
 8005560:	d901      	bls.n	8005566 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e23c      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005566:	4b40      	ldr	r3, [pc, #256]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800556e:	2b00      	cmp	r3, #0
 8005570:	d0f0      	beq.n	8005554 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005572:	4b3d      	ldr	r3, [pc, #244]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	691b      	ldr	r3, [r3, #16]
 800557e:	061b      	lsls	r3, r3, #24
 8005580:	4939      	ldr	r1, [pc, #228]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005582:	4313      	orrs	r3, r2
 8005584:	604b      	str	r3, [r1, #4]
 8005586:	e01a      	b.n	80055be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005588:	4b37      	ldr	r3, [pc, #220]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a36      	ldr	r2, [pc, #216]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 800558e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005592:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005594:	f7fd f99c 	bl	80028d0 <HAL_GetTick>
 8005598:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800559a:	e008      	b.n	80055ae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800559c:	f7fd f998 	bl	80028d0 <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	2b02      	cmp	r3, #2
 80055a8:	d901      	bls.n	80055ae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e218      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055ae:	4b2e      	ldr	r3, [pc, #184]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d1f0      	bne.n	800559c <HAL_RCC_OscConfig+0x1e0>
 80055ba:	e000      	b.n	80055be <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80055bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0308 	and.w	r3, r3, #8
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d03c      	beq.n	8005644 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	695b      	ldr	r3, [r3, #20]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d01c      	beq.n	800560c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055d2:	4b25      	ldr	r3, [pc, #148]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 80055d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055d8:	4a23      	ldr	r2, [pc, #140]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 80055da:	f043 0301 	orr.w	r3, r3, #1
 80055de:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055e2:	f7fd f975 	bl	80028d0 <HAL_GetTick>
 80055e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80055e8:	e008      	b.n	80055fc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055ea:	f7fd f971 	bl	80028d0 <HAL_GetTick>
 80055ee:	4602      	mov	r2, r0
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	2b02      	cmp	r3, #2
 80055f6:	d901      	bls.n	80055fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e1f1      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80055fc:	4b1a      	ldr	r3, [pc, #104]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 80055fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005602:	f003 0302 	and.w	r3, r3, #2
 8005606:	2b00      	cmp	r3, #0
 8005608:	d0ef      	beq.n	80055ea <HAL_RCC_OscConfig+0x22e>
 800560a:	e01b      	b.n	8005644 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800560c:	4b16      	ldr	r3, [pc, #88]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 800560e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005612:	4a15      	ldr	r2, [pc, #84]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005614:	f023 0301 	bic.w	r3, r3, #1
 8005618:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800561c:	f7fd f958 	bl	80028d0 <HAL_GetTick>
 8005620:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005622:	e008      	b.n	8005636 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005624:	f7fd f954 	bl	80028d0 <HAL_GetTick>
 8005628:	4602      	mov	r2, r0
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	1ad3      	subs	r3, r2, r3
 800562e:	2b02      	cmp	r3, #2
 8005630:	d901      	bls.n	8005636 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8005632:	2303      	movs	r3, #3
 8005634:	e1d4      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005636:	4b0c      	ldr	r3, [pc, #48]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005638:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800563c:	f003 0302 	and.w	r3, r3, #2
 8005640:	2b00      	cmp	r3, #0
 8005642:	d1ef      	bne.n	8005624 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 0304 	and.w	r3, r3, #4
 800564c:	2b00      	cmp	r3, #0
 800564e:	f000 80ab 	beq.w	80057a8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005652:	2300      	movs	r3, #0
 8005654:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005656:	4b04      	ldr	r3, [pc, #16]	; (8005668 <HAL_RCC_OscConfig+0x2ac>)
 8005658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800565a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d106      	bne.n	8005670 <HAL_RCC_OscConfig+0x2b4>
 8005662:	2301      	movs	r3, #1
 8005664:	e005      	b.n	8005672 <HAL_RCC_OscConfig+0x2b6>
 8005666:	bf00      	nop
 8005668:	40021000 	.word	0x40021000
 800566c:	20000004 	.word	0x20000004
 8005670:	2300      	movs	r3, #0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00d      	beq.n	8005692 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005676:	4baf      	ldr	r3, [pc, #700]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 8005678:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800567a:	4aae      	ldr	r2, [pc, #696]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 800567c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005680:	6593      	str	r3, [r2, #88]	; 0x58
 8005682:	4bac      	ldr	r3, [pc, #688]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 8005684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800568a:	60fb      	str	r3, [r7, #12]
 800568c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800568e:	2301      	movs	r3, #1
 8005690:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005692:	4ba9      	ldr	r3, [pc, #676]	; (8005938 <HAL_RCC_OscConfig+0x57c>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800569a:	2b00      	cmp	r3, #0
 800569c:	d118      	bne.n	80056d0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800569e:	4ba6      	ldr	r3, [pc, #664]	; (8005938 <HAL_RCC_OscConfig+0x57c>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4aa5      	ldr	r2, [pc, #660]	; (8005938 <HAL_RCC_OscConfig+0x57c>)
 80056a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056aa:	f7fd f911 	bl	80028d0 <HAL_GetTick>
 80056ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056b0:	e008      	b.n	80056c4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056b2:	f7fd f90d 	bl	80028d0 <HAL_GetTick>
 80056b6:	4602      	mov	r2, r0
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	2b02      	cmp	r3, #2
 80056be:	d901      	bls.n	80056c4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80056c0:	2303      	movs	r3, #3
 80056c2:	e18d      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056c4:	4b9c      	ldr	r3, [pc, #624]	; (8005938 <HAL_RCC_OscConfig+0x57c>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d0f0      	beq.n	80056b2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d108      	bne.n	80056ea <HAL_RCC_OscConfig+0x32e>
 80056d8:	4b96      	ldr	r3, [pc, #600]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80056da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056de:	4a95      	ldr	r2, [pc, #596]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80056e0:	f043 0301 	orr.w	r3, r3, #1
 80056e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80056e8:	e024      	b.n	8005734 <HAL_RCC_OscConfig+0x378>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	2b05      	cmp	r3, #5
 80056f0:	d110      	bne.n	8005714 <HAL_RCC_OscConfig+0x358>
 80056f2:	4b90      	ldr	r3, [pc, #576]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80056f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056f8:	4a8e      	ldr	r2, [pc, #568]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80056fa:	f043 0304 	orr.w	r3, r3, #4
 80056fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005702:	4b8c      	ldr	r3, [pc, #560]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 8005704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005708:	4a8a      	ldr	r2, [pc, #552]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 800570a:	f043 0301 	orr.w	r3, r3, #1
 800570e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005712:	e00f      	b.n	8005734 <HAL_RCC_OscConfig+0x378>
 8005714:	4b87      	ldr	r3, [pc, #540]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 8005716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800571a:	4a86      	ldr	r2, [pc, #536]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 800571c:	f023 0301 	bic.w	r3, r3, #1
 8005720:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005724:	4b83      	ldr	r3, [pc, #524]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 8005726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800572a:	4a82      	ldr	r2, [pc, #520]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 800572c:	f023 0304 	bic.w	r3, r3, #4
 8005730:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d016      	beq.n	800576a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800573c:	f7fd f8c8 	bl	80028d0 <HAL_GetTick>
 8005740:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005742:	e00a      	b.n	800575a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005744:	f7fd f8c4 	bl	80028d0 <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005752:	4293      	cmp	r3, r2
 8005754:	d901      	bls.n	800575a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e142      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800575a:	4b76      	ldr	r3, [pc, #472]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 800575c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005760:	f003 0302 	and.w	r3, r3, #2
 8005764:	2b00      	cmp	r3, #0
 8005766:	d0ed      	beq.n	8005744 <HAL_RCC_OscConfig+0x388>
 8005768:	e015      	b.n	8005796 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800576a:	f7fd f8b1 	bl	80028d0 <HAL_GetTick>
 800576e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005770:	e00a      	b.n	8005788 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005772:	f7fd f8ad 	bl	80028d0 <HAL_GetTick>
 8005776:	4602      	mov	r2, r0
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005780:	4293      	cmp	r3, r2
 8005782:	d901      	bls.n	8005788 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005784:	2303      	movs	r3, #3
 8005786:	e12b      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005788:	4b6a      	ldr	r3, [pc, #424]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 800578a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800578e:	f003 0302 	and.w	r3, r3, #2
 8005792:	2b00      	cmp	r3, #0
 8005794:	d1ed      	bne.n	8005772 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005796:	7ffb      	ldrb	r3, [r7, #31]
 8005798:	2b01      	cmp	r3, #1
 800579a:	d105      	bne.n	80057a8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800579c:	4b65      	ldr	r3, [pc, #404]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 800579e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057a0:	4a64      	ldr	r2, [pc, #400]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80057a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057a6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 0320 	and.w	r3, r3, #32
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d03c      	beq.n	800582e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	699b      	ldr	r3, [r3, #24]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d01c      	beq.n	80057f6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80057bc:	4b5d      	ldr	r3, [pc, #372]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80057be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80057c2:	4a5c      	ldr	r2, [pc, #368]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80057c4:	f043 0301 	orr.w	r3, r3, #1
 80057c8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057cc:	f7fd f880 	bl	80028d0 <HAL_GetTick>
 80057d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80057d2:	e008      	b.n	80057e6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80057d4:	f7fd f87c 	bl	80028d0 <HAL_GetTick>
 80057d8:	4602      	mov	r2, r0
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	1ad3      	subs	r3, r2, r3
 80057de:	2b02      	cmp	r3, #2
 80057e0:	d901      	bls.n	80057e6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e0fc      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80057e6:	4b53      	ldr	r3, [pc, #332]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80057e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80057ec:	f003 0302 	and.w	r3, r3, #2
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d0ef      	beq.n	80057d4 <HAL_RCC_OscConfig+0x418>
 80057f4:	e01b      	b.n	800582e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80057f6:	4b4f      	ldr	r3, [pc, #316]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80057f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80057fc:	4a4d      	ldr	r2, [pc, #308]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80057fe:	f023 0301 	bic.w	r3, r3, #1
 8005802:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005806:	f7fd f863 	bl	80028d0 <HAL_GetTick>
 800580a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800580c:	e008      	b.n	8005820 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800580e:	f7fd f85f 	bl	80028d0 <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	2b02      	cmp	r3, #2
 800581a:	d901      	bls.n	8005820 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800581c:	2303      	movs	r3, #3
 800581e:	e0df      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005820:	4b44      	ldr	r3, [pc, #272]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 8005822:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1ef      	bne.n	800580e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	69db      	ldr	r3, [r3, #28]
 8005832:	2b00      	cmp	r3, #0
 8005834:	f000 80d3 	beq.w	80059de <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005838:	4b3e      	ldr	r3, [pc, #248]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	f003 030c 	and.w	r3, r3, #12
 8005840:	2b0c      	cmp	r3, #12
 8005842:	f000 808d 	beq.w	8005960 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	69db      	ldr	r3, [r3, #28]
 800584a:	2b02      	cmp	r3, #2
 800584c:	d15a      	bne.n	8005904 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800584e:	4b39      	ldr	r3, [pc, #228]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a38      	ldr	r2, [pc, #224]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 8005854:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005858:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800585a:	f7fd f839 	bl	80028d0 <HAL_GetTick>
 800585e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005860:	e008      	b.n	8005874 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005862:	f7fd f835 	bl	80028d0 <HAL_GetTick>
 8005866:	4602      	mov	r2, r0
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	1ad3      	subs	r3, r2, r3
 800586c:	2b02      	cmp	r3, #2
 800586e:	d901      	bls.n	8005874 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e0b5      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005874:	4b2f      	ldr	r3, [pc, #188]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1f0      	bne.n	8005862 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005880:	4b2c      	ldr	r3, [pc, #176]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 8005882:	68da      	ldr	r2, [r3, #12]
 8005884:	4b2d      	ldr	r3, [pc, #180]	; (800593c <HAL_RCC_OscConfig+0x580>)
 8005886:	4013      	ands	r3, r2
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	6a11      	ldr	r1, [r2, #32]
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005890:	3a01      	subs	r2, #1
 8005892:	0112      	lsls	r2, r2, #4
 8005894:	4311      	orrs	r1, r2
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800589a:	0212      	lsls	r2, r2, #8
 800589c:	4311      	orrs	r1, r2
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80058a2:	0852      	lsrs	r2, r2, #1
 80058a4:	3a01      	subs	r2, #1
 80058a6:	0552      	lsls	r2, r2, #21
 80058a8:	4311      	orrs	r1, r2
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80058ae:	0852      	lsrs	r2, r2, #1
 80058b0:	3a01      	subs	r2, #1
 80058b2:	0652      	lsls	r2, r2, #25
 80058b4:	4311      	orrs	r1, r2
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80058ba:	06d2      	lsls	r2, r2, #27
 80058bc:	430a      	orrs	r2, r1
 80058be:	491d      	ldr	r1, [pc, #116]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80058c0:	4313      	orrs	r3, r2
 80058c2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80058c4:	4b1b      	ldr	r3, [pc, #108]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a1a      	ldr	r2, [pc, #104]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80058ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058ce:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80058d0:	4b18      	ldr	r3, [pc, #96]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80058d2:	68db      	ldr	r3, [r3, #12]
 80058d4:	4a17      	ldr	r2, [pc, #92]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80058d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058da:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058dc:	f7fc fff8 	bl	80028d0 <HAL_GetTick>
 80058e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058e2:	e008      	b.n	80058f6 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058e4:	f7fc fff4 	bl	80028d0 <HAL_GetTick>
 80058e8:	4602      	mov	r2, r0
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	2b02      	cmp	r3, #2
 80058f0:	d901      	bls.n	80058f6 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80058f2:	2303      	movs	r3, #3
 80058f4:	e074      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058f6:	4b0f      	ldr	r3, [pc, #60]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d0f0      	beq.n	80058e4 <HAL_RCC_OscConfig+0x528>
 8005902:	e06c      	b.n	80059de <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005904:	4b0b      	ldr	r3, [pc, #44]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a0a      	ldr	r2, [pc, #40]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 800590a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800590e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005910:	4b08      	ldr	r3, [pc, #32]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	4a07      	ldr	r2, [pc, #28]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 8005916:	f023 0303 	bic.w	r3, r3, #3
 800591a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800591c:	4b05      	ldr	r3, [pc, #20]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	4a04      	ldr	r2, [pc, #16]	; (8005934 <HAL_RCC_OscConfig+0x578>)
 8005922:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005926:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800592a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800592c:	f7fc ffd0 	bl	80028d0 <HAL_GetTick>
 8005930:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005932:	e00e      	b.n	8005952 <HAL_RCC_OscConfig+0x596>
 8005934:	40021000 	.word	0x40021000
 8005938:	40007000 	.word	0x40007000
 800593c:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005940:	f7fc ffc6 	bl	80028d0 <HAL_GetTick>
 8005944:	4602      	mov	r2, r0
 8005946:	693b      	ldr	r3, [r7, #16]
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	2b02      	cmp	r3, #2
 800594c:	d901      	bls.n	8005952 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	e046      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005952:	4b25      	ldr	r3, [pc, #148]	; (80059e8 <HAL_RCC_OscConfig+0x62c>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800595a:	2b00      	cmp	r3, #0
 800595c:	d1f0      	bne.n	8005940 <HAL_RCC_OscConfig+0x584>
 800595e:	e03e      	b.n	80059de <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	69db      	ldr	r3, [r3, #28]
 8005964:	2b01      	cmp	r3, #1
 8005966:	d101      	bne.n	800596c <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	e039      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800596c:	4b1e      	ldr	r3, [pc, #120]	; (80059e8 <HAL_RCC_OscConfig+0x62c>)
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	f003 0203 	and.w	r2, r3, #3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6a1b      	ldr	r3, [r3, #32]
 800597c:	429a      	cmp	r2, r3
 800597e:	d12c      	bne.n	80059da <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800598a:	3b01      	subs	r3, #1
 800598c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800598e:	429a      	cmp	r2, r3
 8005990:	d123      	bne.n	80059da <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800599c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800599e:	429a      	cmp	r2, r3
 80059a0:	d11b      	bne.n	80059da <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ac:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d113      	bne.n	80059da <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059bc:	085b      	lsrs	r3, r3, #1
 80059be:	3b01      	subs	r3, #1
 80059c0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d109      	bne.n	80059da <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059d0:	085b      	lsrs	r3, r3, #1
 80059d2:	3b01      	subs	r3, #1
 80059d4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d001      	beq.n	80059de <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e000      	b.n	80059e0 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3720      	adds	r7, #32
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}
 80059e8:	40021000 	.word	0x40021000

080059ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b086      	sub	sp, #24
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80059f6:	2300      	movs	r3, #0
 80059f8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d101      	bne.n	8005a04 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e11e      	b.n	8005c42 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a04:	4b91      	ldr	r3, [pc, #580]	; (8005c4c <HAL_RCC_ClockConfig+0x260>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 030f 	and.w	r3, r3, #15
 8005a0c:	683a      	ldr	r2, [r7, #0]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d910      	bls.n	8005a34 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a12:	4b8e      	ldr	r3, [pc, #568]	; (8005c4c <HAL_RCC_ClockConfig+0x260>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f023 020f 	bic.w	r2, r3, #15
 8005a1a:	498c      	ldr	r1, [pc, #560]	; (8005c4c <HAL_RCC_ClockConfig+0x260>)
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a22:	4b8a      	ldr	r3, [pc, #552]	; (8005c4c <HAL_RCC_ClockConfig+0x260>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 030f 	and.w	r3, r3, #15
 8005a2a:	683a      	ldr	r2, [r7, #0]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d001      	beq.n	8005a34 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e106      	b.n	8005c42 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f003 0301 	and.w	r3, r3, #1
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d073      	beq.n	8005b28 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	2b03      	cmp	r3, #3
 8005a46:	d129      	bne.n	8005a9c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a48:	4b81      	ldr	r3, [pc, #516]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d101      	bne.n	8005a58 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e0f4      	b.n	8005c42 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005a58:	f000 f966 	bl	8005d28 <RCC_GetSysClockFreqFromPLLSource>
 8005a5c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	4a7c      	ldr	r2, [pc, #496]	; (8005c54 <HAL_RCC_ClockConfig+0x268>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d93f      	bls.n	8005ae6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005a66:	4b7a      	ldr	r3, [pc, #488]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d009      	beq.n	8005a86 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d033      	beq.n	8005ae6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d12f      	bne.n	8005ae6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a86:	4b72      	ldr	r3, [pc, #456]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a8e:	4a70      	ldr	r2, [pc, #448]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005a90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a94:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005a96:	2380      	movs	r3, #128	; 0x80
 8005a98:	617b      	str	r3, [r7, #20]
 8005a9a:	e024      	b.n	8005ae6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	d107      	bne.n	8005ab4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005aa4:	4b6a      	ldr	r3, [pc, #424]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d109      	bne.n	8005ac4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e0c6      	b.n	8005c42 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ab4:	4b66      	ldr	r3, [pc, #408]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d101      	bne.n	8005ac4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e0be      	b.n	8005c42 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005ac4:	f000 f8ce 	bl	8005c64 <HAL_RCC_GetSysClockFreq>
 8005ac8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	4a61      	ldr	r2, [pc, #388]	; (8005c54 <HAL_RCC_ClockConfig+0x268>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d909      	bls.n	8005ae6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005ad2:	4b5f      	ldr	r3, [pc, #380]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ada:	4a5d      	ldr	r2, [pc, #372]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ae0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005ae2:	2380      	movs	r3, #128	; 0x80
 8005ae4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ae6:	4b5a      	ldr	r3, [pc, #360]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f023 0203 	bic.w	r2, r3, #3
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	4957      	ldr	r1, [pc, #348]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005af4:	4313      	orrs	r3, r2
 8005af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005af8:	f7fc feea 	bl	80028d0 <HAL_GetTick>
 8005afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005afe:	e00a      	b.n	8005b16 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b00:	f7fc fee6 	bl	80028d0 <HAL_GetTick>
 8005b04:	4602      	mov	r2, r0
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d901      	bls.n	8005b16 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	e095      	b.n	8005c42 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b16:	4b4e      	ldr	r3, [pc, #312]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f003 020c 	and.w	r2, r3, #12
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d1eb      	bne.n	8005b00 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0302 	and.w	r3, r3, #2
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d023      	beq.n	8005b7c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0304 	and.w	r3, r3, #4
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d005      	beq.n	8005b4c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b40:	4b43      	ldr	r3, [pc, #268]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	4a42      	ldr	r2, [pc, #264]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005b46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005b4a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0308 	and.w	r3, r3, #8
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d007      	beq.n	8005b68 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005b58:	4b3d      	ldr	r3, [pc, #244]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005b60:	4a3b      	ldr	r2, [pc, #236]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005b62:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005b66:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b68:	4b39      	ldr	r3, [pc, #228]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	4936      	ldr	r1, [pc, #216]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	608b      	str	r3, [r1, #8]
 8005b7a:	e008      	b.n	8005b8e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	2b80      	cmp	r3, #128	; 0x80
 8005b80:	d105      	bne.n	8005b8e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005b82:	4b33      	ldr	r3, [pc, #204]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	4a32      	ldr	r2, [pc, #200]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005b88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b8c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b8e:	4b2f      	ldr	r3, [pc, #188]	; (8005c4c <HAL_RCC_ClockConfig+0x260>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 030f 	and.w	r3, r3, #15
 8005b96:	683a      	ldr	r2, [r7, #0]
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d21d      	bcs.n	8005bd8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b9c:	4b2b      	ldr	r3, [pc, #172]	; (8005c4c <HAL_RCC_ClockConfig+0x260>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f023 020f 	bic.w	r2, r3, #15
 8005ba4:	4929      	ldr	r1, [pc, #164]	; (8005c4c <HAL_RCC_ClockConfig+0x260>)
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005bac:	f7fc fe90 	bl	80028d0 <HAL_GetTick>
 8005bb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bb2:	e00a      	b.n	8005bca <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bb4:	f7fc fe8c 	bl	80028d0 <HAL_GetTick>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d901      	bls.n	8005bca <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005bc6:	2303      	movs	r3, #3
 8005bc8:	e03b      	b.n	8005c42 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bca:	4b20      	ldr	r3, [pc, #128]	; (8005c4c <HAL_RCC_ClockConfig+0x260>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 030f 	and.w	r3, r3, #15
 8005bd2:	683a      	ldr	r2, [r7, #0]
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d1ed      	bne.n	8005bb4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 0304 	and.w	r3, r3, #4
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d008      	beq.n	8005bf6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005be4:	4b1a      	ldr	r3, [pc, #104]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	4917      	ldr	r1, [pc, #92]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0308 	and.w	r3, r3, #8
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d009      	beq.n	8005c16 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c02:	4b13      	ldr	r3, [pc, #76]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	00db      	lsls	r3, r3, #3
 8005c10:	490f      	ldr	r1, [pc, #60]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005c16:	f000 f825 	bl	8005c64 <HAL_RCC_GetSysClockFreq>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	4b0c      	ldr	r3, [pc, #48]	; (8005c50 <HAL_RCC_ClockConfig+0x264>)
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	091b      	lsrs	r3, r3, #4
 8005c22:	f003 030f 	and.w	r3, r3, #15
 8005c26:	490c      	ldr	r1, [pc, #48]	; (8005c58 <HAL_RCC_ClockConfig+0x26c>)
 8005c28:	5ccb      	ldrb	r3, [r1, r3]
 8005c2a:	f003 031f 	and.w	r3, r3, #31
 8005c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8005c32:	4a0a      	ldr	r2, [pc, #40]	; (8005c5c <HAL_RCC_ClockConfig+0x270>)
 8005c34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005c36:	4b0a      	ldr	r3, [pc, #40]	; (8005c60 <HAL_RCC_ClockConfig+0x274>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7fc fdfc 	bl	8002838 <HAL_InitTick>
 8005c40:	4603      	mov	r3, r0
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3718      	adds	r7, #24
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	40022000 	.word	0x40022000
 8005c50:	40021000 	.word	0x40021000
 8005c54:	04c4b400 	.word	0x04c4b400
 8005c58:	08009ea4 	.word	0x08009ea4
 8005c5c:	20000000 	.word	0x20000000
 8005c60:	20000004 	.word	0x20000004

08005c64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b087      	sub	sp, #28
 8005c68:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005c6a:	4b2c      	ldr	r3, [pc, #176]	; (8005d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	f003 030c 	and.w	r3, r3, #12
 8005c72:	2b04      	cmp	r3, #4
 8005c74:	d102      	bne.n	8005c7c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005c76:	4b2a      	ldr	r3, [pc, #168]	; (8005d20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005c78:	613b      	str	r3, [r7, #16]
 8005c7a:	e047      	b.n	8005d0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005c7c:	4b27      	ldr	r3, [pc, #156]	; (8005d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	f003 030c 	and.w	r3, r3, #12
 8005c84:	2b08      	cmp	r3, #8
 8005c86:	d102      	bne.n	8005c8e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005c88:	4b26      	ldr	r3, [pc, #152]	; (8005d24 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005c8a:	613b      	str	r3, [r7, #16]
 8005c8c:	e03e      	b.n	8005d0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005c8e:	4b23      	ldr	r3, [pc, #140]	; (8005d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f003 030c 	and.w	r3, r3, #12
 8005c96:	2b0c      	cmp	r3, #12
 8005c98:	d136      	bne.n	8005d08 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005c9a:	4b20      	ldr	r3, [pc, #128]	; (8005d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	f003 0303 	and.w	r3, r3, #3
 8005ca2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ca4:	4b1d      	ldr	r3, [pc, #116]	; (8005d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	091b      	lsrs	r3, r3, #4
 8005caa:	f003 030f 	and.w	r3, r3, #15
 8005cae:	3301      	adds	r3, #1
 8005cb0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2b03      	cmp	r3, #3
 8005cb6:	d10c      	bne.n	8005cd2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005cb8:	4a1a      	ldr	r2, [pc, #104]	; (8005d24 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cc0:	4a16      	ldr	r2, [pc, #88]	; (8005d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005cc2:	68d2      	ldr	r2, [r2, #12]
 8005cc4:	0a12      	lsrs	r2, r2, #8
 8005cc6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005cca:	fb02 f303 	mul.w	r3, r2, r3
 8005cce:	617b      	str	r3, [r7, #20]
      break;
 8005cd0:	e00c      	b.n	8005cec <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005cd2:	4a13      	ldr	r2, [pc, #76]	; (8005d20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cda:	4a10      	ldr	r2, [pc, #64]	; (8005d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005cdc:	68d2      	ldr	r2, [r2, #12]
 8005cde:	0a12      	lsrs	r2, r2, #8
 8005ce0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005ce4:	fb02 f303 	mul.w	r3, r2, r3
 8005ce8:	617b      	str	r3, [r7, #20]
      break;
 8005cea:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005cec:	4b0b      	ldr	r3, [pc, #44]	; (8005d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005cee:	68db      	ldr	r3, [r3, #12]
 8005cf0:	0e5b      	lsrs	r3, r3, #25
 8005cf2:	f003 0303 	and.w	r3, r3, #3
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	005b      	lsls	r3, r3, #1
 8005cfa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005cfc:	697a      	ldr	r2, [r7, #20]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d04:	613b      	str	r3, [r7, #16]
 8005d06:	e001      	b.n	8005d0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005d0c:	693b      	ldr	r3, [r7, #16]
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	371c      	adds	r7, #28
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	40021000 	.word	0x40021000
 8005d20:	00f42400 	.word	0x00f42400
 8005d24:	00b71b00 	.word	0x00b71b00

08005d28 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b087      	sub	sp, #28
 8005d2c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005d2e:	4b1e      	ldr	r3, [pc, #120]	; (8005da8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d30:	68db      	ldr	r3, [r3, #12]
 8005d32:	f003 0303 	and.w	r3, r3, #3
 8005d36:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d38:	4b1b      	ldr	r3, [pc, #108]	; (8005da8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	091b      	lsrs	r3, r3, #4
 8005d3e:	f003 030f 	and.w	r3, r3, #15
 8005d42:	3301      	adds	r3, #1
 8005d44:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	2b03      	cmp	r3, #3
 8005d4a:	d10c      	bne.n	8005d66 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005d4c:	4a17      	ldr	r2, [pc, #92]	; (8005dac <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d54:	4a14      	ldr	r2, [pc, #80]	; (8005da8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d56:	68d2      	ldr	r2, [r2, #12]
 8005d58:	0a12      	lsrs	r2, r2, #8
 8005d5a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005d5e:	fb02 f303 	mul.w	r3, r2, r3
 8005d62:	617b      	str	r3, [r7, #20]
    break;
 8005d64:	e00c      	b.n	8005d80 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005d66:	4a12      	ldr	r2, [pc, #72]	; (8005db0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d6e:	4a0e      	ldr	r2, [pc, #56]	; (8005da8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d70:	68d2      	ldr	r2, [r2, #12]
 8005d72:	0a12      	lsrs	r2, r2, #8
 8005d74:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005d78:	fb02 f303 	mul.w	r3, r2, r3
 8005d7c:	617b      	str	r3, [r7, #20]
    break;
 8005d7e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005d80:	4b09      	ldr	r3, [pc, #36]	; (8005da8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	0e5b      	lsrs	r3, r3, #25
 8005d86:	f003 0303 	and.w	r3, r3, #3
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	005b      	lsls	r3, r3, #1
 8005d8e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005d90:	697a      	ldr	r2, [r7, #20]
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d98:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005d9a:	687b      	ldr	r3, [r7, #4]
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	371c      	adds	r7, #28
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr
 8005da8:	40021000 	.word	0x40021000
 8005dac:	00b71b00 	.word	0x00b71b00
 8005db0:	00f42400 	.word	0x00f42400

08005db4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b086      	sub	sp, #24
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	f000 8098 	beq.w	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005dd6:	4b43      	ldr	r3, [pc, #268]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d10d      	bne.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005de2:	4b40      	ldr	r3, [pc, #256]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005de6:	4a3f      	ldr	r2, [pc, #252]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005de8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005dec:	6593      	str	r3, [r2, #88]	; 0x58
 8005dee:	4b3d      	ldr	r3, [pc, #244]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005df2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005df6:	60bb      	str	r3, [r7, #8]
 8005df8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005dfe:	4b3a      	ldr	r3, [pc, #232]	; (8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a39      	ldr	r2, [pc, #228]	; (8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005e04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e08:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005e0a:	f7fc fd61 	bl	80028d0 <HAL_GetTick>
 8005e0e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e10:	e009      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e12:	f7fc fd5d 	bl	80028d0 <HAL_GetTick>
 8005e16:	4602      	mov	r2, r0
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d902      	bls.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	74fb      	strb	r3, [r7, #19]
        break;
 8005e24:	e005      	b.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e26:	4b30      	ldr	r3, [pc, #192]	; (8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d0ef      	beq.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005e32:	7cfb      	ldrb	r3, [r7, #19]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d159      	bne.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005e38:	4b2a      	ldr	r3, [pc, #168]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e42:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d01e      	beq.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4e:	697a      	ldr	r2, [r7, #20]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d019      	beq.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005e54:	4b23      	ldr	r3, [pc, #140]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e5e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005e60:	4b20      	ldr	r3, [pc, #128]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e66:	4a1f      	ldr	r2, [pc, #124]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005e70:	4b1c      	ldr	r3, [pc, #112]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e76:	4a1b      	ldr	r2, [pc, #108]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005e80:	4a18      	ldr	r2, [pc, #96]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	f003 0301 	and.w	r3, r3, #1
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d016      	beq.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e92:	f7fc fd1d 	bl	80028d0 <HAL_GetTick>
 8005e96:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e98:	e00b      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e9a:	f7fc fd19 	bl	80028d0 <HAL_GetTick>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d902      	bls.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005eac:	2303      	movs	r3, #3
 8005eae:	74fb      	strb	r3, [r7, #19]
            break;
 8005eb0:	e006      	b.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005eb2:	4b0c      	ldr	r3, [pc, #48]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005eb8:	f003 0302 	and.w	r3, r3, #2
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d0ec      	beq.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005ec0:	7cfb      	ldrb	r3, [r7, #19]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d10b      	bne.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ec6:	4b07      	ldr	r3, [pc, #28]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ecc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed4:	4903      	ldr	r1, [pc, #12]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005edc:	e008      	b.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005ede:	7cfb      	ldrb	r3, [r7, #19]
 8005ee0:	74bb      	strb	r3, [r7, #18]
 8005ee2:	e005      	b.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005ee4:	40021000 	.word	0x40021000
 8005ee8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eec:	7cfb      	ldrb	r3, [r7, #19]
 8005eee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ef0:	7c7b      	ldrb	r3, [r7, #17]
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d105      	bne.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ef6:	4ba6      	ldr	r3, [pc, #664]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005efa:	4aa5      	ldr	r2, [pc, #660]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005efc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f00:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f003 0301 	and.w	r3, r3, #1
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d00a      	beq.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f0e:	4ba0      	ldr	r3, [pc, #640]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f14:	f023 0203 	bic.w	r2, r3, #3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	499c      	ldr	r1, [pc, #624]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0302 	and.w	r3, r3, #2
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d00a      	beq.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005f30:	4b97      	ldr	r3, [pc, #604]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f36:	f023 020c 	bic.w	r2, r3, #12
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	4994      	ldr	r1, [pc, #592]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f40:	4313      	orrs	r3, r2
 8005f42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 0304 	and.w	r3, r3, #4
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00a      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f52:	4b8f      	ldr	r3, [pc, #572]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f58:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	498b      	ldr	r1, [pc, #556]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f62:	4313      	orrs	r3, r2
 8005f64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f003 0308 	and.w	r3, r3, #8
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00a      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005f74:	4b86      	ldr	r3, [pc, #536]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f7a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	691b      	ldr	r3, [r3, #16]
 8005f82:	4983      	ldr	r1, [pc, #524]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0320 	and.w	r3, r3, #32
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d00a      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005f96:	4b7e      	ldr	r3, [pc, #504]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f9c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	695b      	ldr	r3, [r3, #20]
 8005fa4:	497a      	ldr	r1, [pc, #488]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d00a      	beq.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005fb8:	4b75      	ldr	r3, [pc, #468]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fbe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	699b      	ldr	r3, [r3, #24]
 8005fc6:	4972      	ldr	r1, [pc, #456]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00a      	beq.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005fda:	4b6d      	ldr	r3, [pc, #436]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fe0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	69db      	ldr	r3, [r3, #28]
 8005fe8:	4969      	ldr	r1, [pc, #420]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00a      	beq.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005ffc:	4b64      	ldr	r3, [pc, #400]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006002:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a1b      	ldr	r3, [r3, #32]
 800600a:	4961      	ldr	r1, [pc, #388]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800600c:	4313      	orrs	r3, r2
 800600e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00a      	beq.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800601e:	4b5c      	ldr	r3, [pc, #368]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006024:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800602c:	4958      	ldr	r1, [pc, #352]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800602e:	4313      	orrs	r3, r2
 8006030:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800603c:	2b00      	cmp	r3, #0
 800603e:	d015      	beq.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006040:	4b53      	ldr	r3, [pc, #332]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006046:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800604e:	4950      	ldr	r1, [pc, #320]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006050:	4313      	orrs	r3, r2
 8006052:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800605a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800605e:	d105      	bne.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006060:	4b4b      	ldr	r3, [pc, #300]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	4a4a      	ldr	r2, [pc, #296]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006066:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800606a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006074:	2b00      	cmp	r3, #0
 8006076:	d015      	beq.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006078:	4b45      	ldr	r3, [pc, #276]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800607a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800607e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006086:	4942      	ldr	r1, [pc, #264]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006088:	4313      	orrs	r3, r2
 800608a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006092:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006096:	d105      	bne.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006098:	4b3d      	ldr	r3, [pc, #244]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	4a3c      	ldr	r2, [pc, #240]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800609e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80060a2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d015      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80060b0:	4b37      	ldr	r3, [pc, #220]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060b6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060be:	4934      	ldr	r1, [pc, #208]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060c0:	4313      	orrs	r3, r2
 80060c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80060ce:	d105      	bne.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060d0:	4b2f      	ldr	r3, [pc, #188]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	4a2e      	ldr	r2, [pc, #184]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80060da:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d015      	beq.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80060e8:	4b29      	ldr	r3, [pc, #164]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060f6:	4926      	ldr	r1, [pc, #152]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060f8:	4313      	orrs	r3, r2
 80060fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006102:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006106:	d105      	bne.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006108:	4b21      	ldr	r3, [pc, #132]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	4a20      	ldr	r2, [pc, #128]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800610e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006112:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800611c:	2b00      	cmp	r3, #0
 800611e:	d015      	beq.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006120:	4b1b      	ldr	r3, [pc, #108]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006126:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800612e:	4918      	ldr	r1, [pc, #96]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006130:	4313      	orrs	r3, r2
 8006132:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800613a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800613e:	d105      	bne.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006140:	4b13      	ldr	r3, [pc, #76]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	4a12      	ldr	r2, [pc, #72]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006146:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800614a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006154:	2b00      	cmp	r3, #0
 8006156:	d015      	beq.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006158:	4b0d      	ldr	r3, [pc, #52]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800615a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800615e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006166:	490a      	ldr	r1, [pc, #40]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006168:	4313      	orrs	r3, r2
 800616a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006172:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006176:	d105      	bne.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006178:	4b05      	ldr	r3, [pc, #20]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	4a04      	ldr	r2, [pc, #16]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800617e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006182:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006184:	7cbb      	ldrb	r3, [r7, #18]
}
 8006186:	4618      	mov	r0, r3
 8006188:	3718      	adds	r7, #24
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
 800618e:	bf00      	nop
 8006190:	40021000 	.word	0x40021000

08006194 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d101      	bne.n	80061a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e09d      	b.n	80062e2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d108      	bne.n	80061c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061b6:	d009      	beq.n	80061cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	61da      	str	r2, [r3, #28]
 80061be:	e005      	b.n	80061cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d106      	bne.n	80061ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f7fc f880 	bl	80022ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2202      	movs	r2, #2
 80061f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006202:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	68db      	ldr	r3, [r3, #12]
 8006208:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800620c:	d902      	bls.n	8006214 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800620e:	2300      	movs	r3, #0
 8006210:	60fb      	str	r3, [r7, #12]
 8006212:	e002      	b.n	800621a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006214:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006218:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006222:	d007      	beq.n	8006234 <HAL_SPI_Init+0xa0>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800622c:	d002      	beq.n	8006234 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006244:	431a      	orrs	r2, r3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	691b      	ldr	r3, [r3, #16]
 800624a:	f003 0302 	and.w	r3, r3, #2
 800624e:	431a      	orrs	r2, r3
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	695b      	ldr	r3, [r3, #20]
 8006254:	f003 0301 	and.w	r3, r3, #1
 8006258:	431a      	orrs	r2, r3
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006262:	431a      	orrs	r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	69db      	ldr	r3, [r3, #28]
 8006268:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800626c:	431a      	orrs	r2, r3
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a1b      	ldr	r3, [r3, #32]
 8006272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006276:	ea42 0103 	orr.w	r1, r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800627e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	430a      	orrs	r2, r1
 8006288:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	699b      	ldr	r3, [r3, #24]
 800628e:	0c1b      	lsrs	r3, r3, #16
 8006290:	f003 0204 	and.w	r2, r3, #4
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006298:	f003 0310 	and.w	r3, r3, #16
 800629c:	431a      	orrs	r2, r3
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062a2:	f003 0308 	and.w	r3, r3, #8
 80062a6:	431a      	orrs	r2, r3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	68db      	ldr	r3, [r3, #12]
 80062ac:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80062b0:	ea42 0103 	orr.w	r1, r2, r3
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	430a      	orrs	r2, r1
 80062c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	69da      	ldr	r2, [r3, #28]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80062d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80062e0:	2300      	movs	r3, #0
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3710      	adds	r7, #16
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}

080062ea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062ea:	b580      	push	{r7, lr}
 80062ec:	b088      	sub	sp, #32
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	60f8      	str	r0, [r7, #12]
 80062f2:	60b9      	str	r1, [r7, #8]
 80062f4:	603b      	str	r3, [r7, #0]
 80062f6:	4613      	mov	r3, r2
 80062f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80062fa:	2300      	movs	r3, #0
 80062fc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006304:	2b01      	cmp	r3, #1
 8006306:	d101      	bne.n	800630c <HAL_SPI_Transmit+0x22>
 8006308:	2302      	movs	r3, #2
 800630a:	e158      	b.n	80065be <HAL_SPI_Transmit+0x2d4>
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006314:	f7fc fadc 	bl	80028d0 <HAL_GetTick>
 8006318:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800631a:	88fb      	ldrh	r3, [r7, #6]
 800631c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006324:	b2db      	uxtb	r3, r3
 8006326:	2b01      	cmp	r3, #1
 8006328:	d002      	beq.n	8006330 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800632a:	2302      	movs	r3, #2
 800632c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800632e:	e13d      	b.n	80065ac <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d002      	beq.n	800633c <HAL_SPI_Transmit+0x52>
 8006336:	88fb      	ldrh	r3, [r7, #6]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d102      	bne.n	8006342 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006340:	e134      	b.n	80065ac <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2203      	movs	r2, #3
 8006346:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	68ba      	ldr	r2, [r7, #8]
 8006354:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	88fa      	ldrh	r2, [r7, #6]
 800635a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	88fa      	ldrh	r2, [r7, #6]
 8006360:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2200      	movs	r2, #0
 8006366:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2200      	movs	r2, #0
 8006374:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2200      	movs	r2, #0
 800637c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800638c:	d10f      	bne.n	80063ae <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800639c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063b8:	2b40      	cmp	r3, #64	; 0x40
 80063ba:	d007      	beq.n	80063cc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80063ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80063d4:	d94b      	bls.n	800646e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d002      	beq.n	80063e4 <HAL_SPI_Transmit+0xfa>
 80063de:	8afb      	ldrh	r3, [r7, #22]
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	d13e      	bne.n	8006462 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063e8:	881a      	ldrh	r2, [r3, #0]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f4:	1c9a      	adds	r2, r3, #2
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063fe:	b29b      	uxth	r3, r3
 8006400:	3b01      	subs	r3, #1
 8006402:	b29a      	uxth	r2, r3
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006408:	e02b      	b.n	8006462 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	f003 0302 	and.w	r3, r3, #2
 8006414:	2b02      	cmp	r3, #2
 8006416:	d112      	bne.n	800643e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800641c:	881a      	ldrh	r2, [r3, #0]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006428:	1c9a      	adds	r2, r3, #2
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006432:	b29b      	uxth	r3, r3
 8006434:	3b01      	subs	r3, #1
 8006436:	b29a      	uxth	r2, r3
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800643c:	e011      	b.n	8006462 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800643e:	f7fc fa47 	bl	80028d0 <HAL_GetTick>
 8006442:	4602      	mov	r2, r0
 8006444:	69bb      	ldr	r3, [r7, #24]
 8006446:	1ad3      	subs	r3, r2, r3
 8006448:	683a      	ldr	r2, [r7, #0]
 800644a:	429a      	cmp	r2, r3
 800644c:	d803      	bhi.n	8006456 <HAL_SPI_Transmit+0x16c>
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006454:	d102      	bne.n	800645c <HAL_SPI_Transmit+0x172>
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d102      	bne.n	8006462 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800645c:	2303      	movs	r3, #3
 800645e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006460:	e0a4      	b.n	80065ac <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006466:	b29b      	uxth	r3, r3
 8006468:	2b00      	cmp	r3, #0
 800646a:	d1ce      	bne.n	800640a <HAL_SPI_Transmit+0x120>
 800646c:	e07c      	b.n	8006568 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d002      	beq.n	800647c <HAL_SPI_Transmit+0x192>
 8006476:	8afb      	ldrh	r3, [r7, #22]
 8006478:	2b01      	cmp	r3, #1
 800647a:	d170      	bne.n	800655e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006480:	b29b      	uxth	r3, r3
 8006482:	2b01      	cmp	r3, #1
 8006484:	d912      	bls.n	80064ac <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800648a:	881a      	ldrh	r2, [r3, #0]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006496:	1c9a      	adds	r2, r3, #2
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064a0:	b29b      	uxth	r3, r3
 80064a2:	3b02      	subs	r3, #2
 80064a4:	b29a      	uxth	r2, r3
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80064aa:	e058      	b.n	800655e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	330c      	adds	r3, #12
 80064b6:	7812      	ldrb	r2, [r2, #0]
 80064b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064be:	1c5a      	adds	r2, r3, #1
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	3b01      	subs	r3, #1
 80064cc:	b29a      	uxth	r2, r3
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80064d2:	e044      	b.n	800655e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	f003 0302 	and.w	r3, r3, #2
 80064de:	2b02      	cmp	r3, #2
 80064e0:	d12b      	bne.n	800653a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064e6:	b29b      	uxth	r3, r3
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	d912      	bls.n	8006512 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f0:	881a      	ldrh	r2, [r3, #0]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064fc:	1c9a      	adds	r2, r3, #2
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006506:	b29b      	uxth	r3, r3
 8006508:	3b02      	subs	r3, #2
 800650a:	b29a      	uxth	r2, r3
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006510:	e025      	b.n	800655e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	330c      	adds	r3, #12
 800651c:	7812      	ldrb	r2, [r2, #0]
 800651e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006524:	1c5a      	adds	r2, r3, #1
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800652e:	b29b      	uxth	r3, r3
 8006530:	3b01      	subs	r3, #1
 8006532:	b29a      	uxth	r2, r3
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006538:	e011      	b.n	800655e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800653a:	f7fc f9c9 	bl	80028d0 <HAL_GetTick>
 800653e:	4602      	mov	r2, r0
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	1ad3      	subs	r3, r2, r3
 8006544:	683a      	ldr	r2, [r7, #0]
 8006546:	429a      	cmp	r2, r3
 8006548:	d803      	bhi.n	8006552 <HAL_SPI_Transmit+0x268>
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006550:	d102      	bne.n	8006558 <HAL_SPI_Transmit+0x26e>
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d102      	bne.n	800655e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800655c:	e026      	b.n	80065ac <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006562:	b29b      	uxth	r3, r3
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1b5      	bne.n	80064d4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006568:	69ba      	ldr	r2, [r7, #24]
 800656a:	6839      	ldr	r1, [r7, #0]
 800656c:	68f8      	ldr	r0, [r7, #12]
 800656e:	f000 fce3 	bl	8006f38 <SPI_EndRxTxTransaction>
 8006572:	4603      	mov	r3, r0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d002      	beq.n	800657e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2220      	movs	r2, #32
 800657c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d10a      	bne.n	800659c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006586:	2300      	movs	r3, #0
 8006588:	613b      	str	r3, [r7, #16]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	613b      	str	r3, [r7, #16]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	613b      	str	r3, [r7, #16]
 800659a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d002      	beq.n	80065aa <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	77fb      	strb	r3, [r7, #31]
 80065a8:	e000      	b.n	80065ac <HAL_SPI_Transmit+0x2c2>
  }

error:
 80065aa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2200      	movs	r2, #0
 80065b8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80065bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3720      	adds	r7, #32
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}

080065c6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065c6:	b580      	push	{r7, lr}
 80065c8:	b088      	sub	sp, #32
 80065ca:	af02      	add	r7, sp, #8
 80065cc:	60f8      	str	r0, [r7, #12]
 80065ce:	60b9      	str	r1, [r7, #8]
 80065d0:	603b      	str	r3, [r7, #0]
 80065d2:	4613      	mov	r3, r2
 80065d4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80065d6:	2300      	movs	r3, #0
 80065d8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065e2:	d112      	bne.n	800660a <HAL_SPI_Receive+0x44>
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d10e      	bne.n	800660a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2204      	movs	r2, #4
 80065f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80065f4:	88fa      	ldrh	r2, [r7, #6]
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	9300      	str	r3, [sp, #0]
 80065fa:	4613      	mov	r3, r2
 80065fc:	68ba      	ldr	r2, [r7, #8]
 80065fe:	68b9      	ldr	r1, [r7, #8]
 8006600:	68f8      	ldr	r0, [r7, #12]
 8006602:	f000 f910 	bl	8006826 <HAL_SPI_TransmitReceive>
 8006606:	4603      	mov	r3, r0
 8006608:	e109      	b.n	800681e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006610:	2b01      	cmp	r3, #1
 8006612:	d101      	bne.n	8006618 <HAL_SPI_Receive+0x52>
 8006614:	2302      	movs	r3, #2
 8006616:	e102      	b.n	800681e <HAL_SPI_Receive+0x258>
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2201      	movs	r2, #1
 800661c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006620:	f7fc f956 	bl	80028d0 <HAL_GetTick>
 8006624:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800662c:	b2db      	uxtb	r3, r3
 800662e:	2b01      	cmp	r3, #1
 8006630:	d002      	beq.n	8006638 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006632:	2302      	movs	r3, #2
 8006634:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006636:	e0e9      	b.n	800680c <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d002      	beq.n	8006644 <HAL_SPI_Receive+0x7e>
 800663e:	88fb      	ldrh	r3, [r7, #6]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d102      	bne.n	800664a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006648:	e0e0      	b.n	800680c <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2204      	movs	r2, #4
 800664e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2200      	movs	r2, #0
 8006656:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	68ba      	ldr	r2, [r7, #8]
 800665c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	88fa      	ldrh	r2, [r7, #6]
 8006662:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	88fa      	ldrh	r2, [r7, #6]
 800666a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2200      	movs	r2, #0
 8006672:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2200      	movs	r2, #0
 8006678:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2200      	movs	r2, #0
 800667e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2200      	movs	r2, #0
 8006684:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006694:	d908      	bls.n	80066a8 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	685a      	ldr	r2, [r3, #4]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80066a4:	605a      	str	r2, [r3, #4]
 80066a6:	e007      	b.n	80066b8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	685a      	ldr	r2, [r3, #4]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80066b6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066c0:	d10f      	bne.n	80066e2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80066e0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ec:	2b40      	cmp	r3, #64	; 0x40
 80066ee:	d007      	beq.n	8006700 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066fe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	68db      	ldr	r3, [r3, #12]
 8006704:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006708:	d867      	bhi.n	80067da <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800670a:	e030      	b.n	800676e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	2b01      	cmp	r3, #1
 8006718:	d117      	bne.n	800674a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f103 020c 	add.w	r2, r3, #12
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006726:	7812      	ldrb	r2, [r2, #0]
 8006728:	b2d2      	uxtb	r2, r2
 800672a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006730:	1c5a      	adds	r2, r3, #1
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800673c:	b29b      	uxth	r3, r3
 800673e:	3b01      	subs	r3, #1
 8006740:	b29a      	uxth	r2, r3
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006748:	e011      	b.n	800676e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800674a:	f7fc f8c1 	bl	80028d0 <HAL_GetTick>
 800674e:	4602      	mov	r2, r0
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	683a      	ldr	r2, [r7, #0]
 8006756:	429a      	cmp	r2, r3
 8006758:	d803      	bhi.n	8006762 <HAL_SPI_Receive+0x19c>
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006760:	d102      	bne.n	8006768 <HAL_SPI_Receive+0x1a2>
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d102      	bne.n	800676e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8006768:	2303      	movs	r3, #3
 800676a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800676c:	e04e      	b.n	800680c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006774:	b29b      	uxth	r3, r3
 8006776:	2b00      	cmp	r3, #0
 8006778:	d1c8      	bne.n	800670c <HAL_SPI_Receive+0x146>
 800677a:	e034      	b.n	80067e6 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	f003 0301 	and.w	r3, r3, #1
 8006786:	2b01      	cmp	r3, #1
 8006788:	d115      	bne.n	80067b6 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	68da      	ldr	r2, [r3, #12]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006794:	b292      	uxth	r2, r2
 8006796:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800679c:	1c9a      	adds	r2, r3, #2
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	3b01      	subs	r3, #1
 80067ac:	b29a      	uxth	r2, r3
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80067b4:	e011      	b.n	80067da <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80067b6:	f7fc f88b 	bl	80028d0 <HAL_GetTick>
 80067ba:	4602      	mov	r2, r0
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	1ad3      	subs	r3, r2, r3
 80067c0:	683a      	ldr	r2, [r7, #0]
 80067c2:	429a      	cmp	r2, r3
 80067c4:	d803      	bhi.n	80067ce <HAL_SPI_Receive+0x208>
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067cc:	d102      	bne.n	80067d4 <HAL_SPI_Receive+0x20e>
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d102      	bne.n	80067da <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 80067d4:	2303      	movs	r3, #3
 80067d6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80067d8:	e018      	b.n	800680c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d1ca      	bne.n	800677c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80067e6:	693a      	ldr	r2, [r7, #16]
 80067e8:	6839      	ldr	r1, [r7, #0]
 80067ea:	68f8      	ldr	r0, [r7, #12]
 80067ec:	f000 fb4c 	bl	8006e88 <SPI_EndRxTransaction>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d002      	beq.n	80067fc <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2220      	movs	r2, #32
 80067fa:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006800:	2b00      	cmp	r3, #0
 8006802:	d002      	beq.n	800680a <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	75fb      	strb	r3, [r7, #23]
 8006808:	e000      	b.n	800680c <HAL_SPI_Receive+0x246>
  }

error :
 800680a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2201      	movs	r2, #1
 8006810:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2200      	movs	r2, #0
 8006818:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800681c:	7dfb      	ldrb	r3, [r7, #23]
}
 800681e:	4618      	mov	r0, r3
 8006820:	3718      	adds	r7, #24
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006826:	b580      	push	{r7, lr}
 8006828:	b08a      	sub	sp, #40	; 0x28
 800682a:	af00      	add	r7, sp, #0
 800682c:	60f8      	str	r0, [r7, #12]
 800682e:	60b9      	str	r1, [r7, #8]
 8006830:	607a      	str	r2, [r7, #4]
 8006832:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006834:	2301      	movs	r3, #1
 8006836:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006838:	2300      	movs	r3, #0
 800683a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006844:	2b01      	cmp	r3, #1
 8006846:	d101      	bne.n	800684c <HAL_SPI_TransmitReceive+0x26>
 8006848:	2302      	movs	r3, #2
 800684a:	e1fb      	b.n	8006c44 <HAL_SPI_TransmitReceive+0x41e>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2201      	movs	r2, #1
 8006850:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006854:	f7fc f83c 	bl	80028d0 <HAL_GetTick>
 8006858:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006860:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006868:	887b      	ldrh	r3, [r7, #2]
 800686a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800686c:	887b      	ldrh	r3, [r7, #2]
 800686e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006870:	7efb      	ldrb	r3, [r7, #27]
 8006872:	2b01      	cmp	r3, #1
 8006874:	d00e      	beq.n	8006894 <HAL_SPI_TransmitReceive+0x6e>
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800687c:	d106      	bne.n	800688c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d102      	bne.n	800688c <HAL_SPI_TransmitReceive+0x66>
 8006886:	7efb      	ldrb	r3, [r7, #27]
 8006888:	2b04      	cmp	r3, #4
 800688a:	d003      	beq.n	8006894 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800688c:	2302      	movs	r3, #2
 800688e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006892:	e1cd      	b.n	8006c30 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d005      	beq.n	80068a6 <HAL_SPI_TransmitReceive+0x80>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d002      	beq.n	80068a6 <HAL_SPI_TransmitReceive+0x80>
 80068a0:	887b      	ldrh	r3, [r7, #2]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d103      	bne.n	80068ae <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80068ac:	e1c0      	b.n	8006c30 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	2b04      	cmp	r3, #4
 80068b8:	d003      	beq.n	80068c2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2205      	movs	r2, #5
 80068be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2200      	movs	r2, #0
 80068c6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	687a      	ldr	r2, [r7, #4]
 80068cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	887a      	ldrh	r2, [r7, #2]
 80068d2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	887a      	ldrh	r2, [r7, #2]
 80068da:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	68ba      	ldr	r2, [r7, #8]
 80068e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	887a      	ldrh	r2, [r7, #2]
 80068e8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	887a      	ldrh	r2, [r7, #2]
 80068ee:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2200      	movs	r2, #0
 80068f4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2200      	movs	r2, #0
 80068fa:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	68db      	ldr	r3, [r3, #12]
 8006900:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006904:	d802      	bhi.n	800690c <HAL_SPI_TransmitReceive+0xe6>
 8006906:	8a3b      	ldrh	r3, [r7, #16]
 8006908:	2b01      	cmp	r3, #1
 800690a:	d908      	bls.n	800691e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	685a      	ldr	r2, [r3, #4]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800691a:	605a      	str	r2, [r3, #4]
 800691c:	e007      	b.n	800692e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	685a      	ldr	r2, [r3, #4]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800692c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006938:	2b40      	cmp	r3, #64	; 0x40
 800693a:	d007      	beq.n	800694c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800694a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006954:	d97c      	bls.n	8006a50 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d002      	beq.n	8006964 <HAL_SPI_TransmitReceive+0x13e>
 800695e:	8a7b      	ldrh	r3, [r7, #18]
 8006960:	2b01      	cmp	r3, #1
 8006962:	d169      	bne.n	8006a38 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006968:	881a      	ldrh	r2, [r3, #0]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006974:	1c9a      	adds	r2, r3, #2
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800697e:	b29b      	uxth	r3, r3
 8006980:	3b01      	subs	r3, #1
 8006982:	b29a      	uxth	r2, r3
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006988:	e056      	b.n	8006a38 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	f003 0302 	and.w	r3, r3, #2
 8006994:	2b02      	cmp	r3, #2
 8006996:	d11b      	bne.n	80069d0 <HAL_SPI_TransmitReceive+0x1aa>
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800699c:	b29b      	uxth	r3, r3
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d016      	beq.n	80069d0 <HAL_SPI_TransmitReceive+0x1aa>
 80069a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d113      	bne.n	80069d0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ac:	881a      	ldrh	r2, [r3, #0]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069b8:	1c9a      	adds	r2, r3, #2
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	3b01      	subs	r3, #1
 80069c6:	b29a      	uxth	r2, r3
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80069cc:	2300      	movs	r3, #0
 80069ce:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	f003 0301 	and.w	r3, r3, #1
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d11c      	bne.n	8006a18 <HAL_SPI_TransmitReceive+0x1f2>
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d016      	beq.n	8006a18 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68da      	ldr	r2, [r3, #12]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f4:	b292      	uxth	r2, r2
 80069f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069fc:	1c9a      	adds	r2, r3, #2
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	b29a      	uxth	r2, r3
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a14:	2301      	movs	r3, #1
 8006a16:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006a18:	f7fb ff5a 	bl	80028d0 <HAL_GetTick>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	1ad3      	subs	r3, r2, r3
 8006a22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d807      	bhi.n	8006a38 <HAL_SPI_TransmitReceive+0x212>
 8006a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a2e:	d003      	beq.n	8006a38 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006a30:	2303      	movs	r3, #3
 8006a32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006a36:	e0fb      	b.n	8006c30 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d1a3      	bne.n	800698a <HAL_SPI_TransmitReceive+0x164>
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d19d      	bne.n	800698a <HAL_SPI_TransmitReceive+0x164>
 8006a4e:	e0df      	b.n	8006c10 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d003      	beq.n	8006a60 <HAL_SPI_TransmitReceive+0x23a>
 8006a58:	8a7b      	ldrh	r3, [r7, #18]
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	f040 80cb 	bne.w	8006bf6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d912      	bls.n	8006a90 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a6e:	881a      	ldrh	r2, [r3, #0]
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a7a:	1c9a      	adds	r2, r3, #2
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	3b02      	subs	r3, #2
 8006a88:	b29a      	uxth	r2, r3
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006a8e:	e0b2      	b.n	8006bf6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	330c      	adds	r3, #12
 8006a9a:	7812      	ldrb	r2, [r2, #0]
 8006a9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aa2:	1c5a      	adds	r2, r3, #1
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	3b01      	subs	r3, #1
 8006ab0:	b29a      	uxth	r2, r3
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ab6:	e09e      	b.n	8006bf6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	f003 0302 	and.w	r3, r3, #2
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d134      	bne.n	8006b30 <HAL_SPI_TransmitReceive+0x30a>
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d02f      	beq.n	8006b30 <HAL_SPI_TransmitReceive+0x30a>
 8006ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d12c      	bne.n	8006b30 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d912      	bls.n	8006b06 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ae4:	881a      	ldrh	r2, [r3, #0]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af0:	1c9a      	adds	r2, r3, #2
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	3b02      	subs	r3, #2
 8006afe:	b29a      	uxth	r2, r3
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006b04:	e012      	b.n	8006b2c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	330c      	adds	r3, #12
 8006b10:	7812      	ldrb	r2, [r2, #0]
 8006b12:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b18:	1c5a      	adds	r2, r3, #1
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	3b01      	subs	r3, #1
 8006b26:	b29a      	uxth	r2, r3
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	f003 0301 	and.w	r3, r3, #1
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d148      	bne.n	8006bd0 <HAL_SPI_TransmitReceive+0x3aa>
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d042      	beq.n	8006bd0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d923      	bls.n	8006b9e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	68da      	ldr	r2, [r3, #12]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b60:	b292      	uxth	r2, r2
 8006b62:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b68:	1c9a      	adds	r2, r3, #2
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	3b02      	subs	r3, #2
 8006b78:	b29a      	uxth	r2, r3
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d81f      	bhi.n	8006bcc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	685a      	ldr	r2, [r3, #4]
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006b9a:	605a      	str	r2, [r3, #4]
 8006b9c:	e016      	b.n	8006bcc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f103 020c 	add.w	r2, r3, #12
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006baa:	7812      	ldrb	r2, [r2, #0]
 8006bac:	b2d2      	uxtb	r2, r2
 8006bae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bb4:	1c5a      	adds	r2, r3, #1
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	3b01      	subs	r3, #1
 8006bc4:	b29a      	uxth	r2, r3
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006bd0:	f7fb fe7e 	bl	80028d0 <HAL_GetTick>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	69fb      	ldr	r3, [r7, #28]
 8006bd8:	1ad3      	subs	r3, r2, r3
 8006bda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d803      	bhi.n	8006be8 <HAL_SPI_TransmitReceive+0x3c2>
 8006be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006be6:	d102      	bne.n	8006bee <HAL_SPI_TransmitReceive+0x3c8>
 8006be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d103      	bne.n	8006bf6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8006bee:	2303      	movs	r3, #3
 8006bf0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006bf4:	e01c      	b.n	8006c30 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f47f af5b 	bne.w	8006ab8 <HAL_SPI_TransmitReceive+0x292>
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	f47f af54 	bne.w	8006ab8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c10:	69fa      	ldr	r2, [r7, #28]
 8006c12:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006c14:	68f8      	ldr	r0, [r7, #12]
 8006c16:	f000 f98f 	bl	8006f38 <SPI_EndRxTxTransaction>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d006      	beq.n	8006c2e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2220      	movs	r2, #32
 8006c2a:	661a      	str	r2, [r3, #96]	; 0x60
 8006c2c:	e000      	b.n	8006c30 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006c2e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006c40:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	3728      	adds	r7, #40	; 0x28
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}

08006c4c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b088      	sub	sp, #32
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	60f8      	str	r0, [r7, #12]
 8006c54:	60b9      	str	r1, [r7, #8]
 8006c56:	603b      	str	r3, [r7, #0]
 8006c58:	4613      	mov	r3, r2
 8006c5a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006c5c:	f7fb fe38 	bl	80028d0 <HAL_GetTick>
 8006c60:	4602      	mov	r2, r0
 8006c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c64:	1a9b      	subs	r3, r3, r2
 8006c66:	683a      	ldr	r2, [r7, #0]
 8006c68:	4413      	add	r3, r2
 8006c6a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006c6c:	f7fb fe30 	bl	80028d0 <HAL_GetTick>
 8006c70:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006c72:	4b39      	ldr	r3, [pc, #228]	; (8006d58 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	015b      	lsls	r3, r3, #5
 8006c78:	0d1b      	lsrs	r3, r3, #20
 8006c7a:	69fa      	ldr	r2, [r7, #28]
 8006c7c:	fb02 f303 	mul.w	r3, r2, r3
 8006c80:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c82:	e054      	b.n	8006d2e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c8a:	d050      	beq.n	8006d2e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c8c:	f7fb fe20 	bl	80028d0 <HAL_GetTick>
 8006c90:	4602      	mov	r2, r0
 8006c92:	69bb      	ldr	r3, [r7, #24]
 8006c94:	1ad3      	subs	r3, r2, r3
 8006c96:	69fa      	ldr	r2, [r7, #28]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d902      	bls.n	8006ca2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006c9c:	69fb      	ldr	r3, [r7, #28]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d13d      	bne.n	8006d1e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	685a      	ldr	r2, [r3, #4]
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006cb0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cba:	d111      	bne.n	8006ce0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cc4:	d004      	beq.n	8006cd0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cce:	d107      	bne.n	8006ce0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cde:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ce4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ce8:	d10f      	bne.n	8006d0a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006cf8:	601a      	str	r2, [r3, #0]
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2200      	movs	r2, #0
 8006d16:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006d1a:	2303      	movs	r3, #3
 8006d1c:	e017      	b.n	8006d4e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006d1e:	697b      	ldr	r3, [r7, #20]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d101      	bne.n	8006d28 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006d24:	2300      	movs	r3, #0
 8006d26:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006d28:	697b      	ldr	r3, [r7, #20]
 8006d2a:	3b01      	subs	r3, #1
 8006d2c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	689a      	ldr	r2, [r3, #8]
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	4013      	ands	r3, r2
 8006d38:	68ba      	ldr	r2, [r7, #8]
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	bf0c      	ite	eq
 8006d3e:	2301      	moveq	r3, #1
 8006d40:	2300      	movne	r3, #0
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	461a      	mov	r2, r3
 8006d46:	79fb      	ldrb	r3, [r7, #7]
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d19b      	bne.n	8006c84 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006d4c:	2300      	movs	r3, #0
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3720      	adds	r7, #32
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	bf00      	nop
 8006d58:	20000000 	.word	0x20000000

08006d5c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b08a      	sub	sp, #40	; 0x28
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	60f8      	str	r0, [r7, #12]
 8006d64:	60b9      	str	r1, [r7, #8]
 8006d66:	607a      	str	r2, [r7, #4]
 8006d68:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006d6e:	f7fb fdaf 	bl	80028d0 <HAL_GetTick>
 8006d72:	4602      	mov	r2, r0
 8006d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d76:	1a9b      	subs	r3, r3, r2
 8006d78:	683a      	ldr	r2, [r7, #0]
 8006d7a:	4413      	add	r3, r2
 8006d7c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006d7e:	f7fb fda7 	bl	80028d0 <HAL_GetTick>
 8006d82:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	330c      	adds	r3, #12
 8006d8a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006d8c:	4b3d      	ldr	r3, [pc, #244]	; (8006e84 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	4613      	mov	r3, r2
 8006d92:	009b      	lsls	r3, r3, #2
 8006d94:	4413      	add	r3, r2
 8006d96:	00da      	lsls	r2, r3, #3
 8006d98:	1ad3      	subs	r3, r2, r3
 8006d9a:	0d1b      	lsrs	r3, r3, #20
 8006d9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d9e:	fb02 f303 	mul.w	r3, r2, r3
 8006da2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006da4:	e060      	b.n	8006e68 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006dac:	d107      	bne.n	8006dbe <SPI_WaitFifoStateUntilTimeout+0x62>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d104      	bne.n	8006dbe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006db4:	69fb      	ldr	r3, [r7, #28]
 8006db6:	781b      	ldrb	r3, [r3, #0]
 8006db8:	b2db      	uxtb	r3, r3
 8006dba:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006dbc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc4:	d050      	beq.n	8006e68 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006dc6:	f7fb fd83 	bl	80028d0 <HAL_GetTick>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	6a3b      	ldr	r3, [r7, #32]
 8006dce:	1ad3      	subs	r3, r2, r3
 8006dd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	d902      	bls.n	8006ddc <SPI_WaitFifoStateUntilTimeout+0x80>
 8006dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d13d      	bne.n	8006e58 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	685a      	ldr	r2, [r3, #4]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006dea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006df4:	d111      	bne.n	8006e1a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dfe:	d004      	beq.n	8006e0a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e08:	d107      	bne.n	8006e1a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e18:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e22:	d10f      	bne.n	8006e44 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e32:	601a      	str	r2, [r3, #0]
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e42:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006e54:	2303      	movs	r3, #3
 8006e56:	e010      	b.n	8006e7a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e58:	69bb      	ldr	r3, [r7, #24]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d101      	bne.n	8006e62 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006e62:	69bb      	ldr	r3, [r7, #24]
 8006e64:	3b01      	subs	r3, #1
 8006e66:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	689a      	ldr	r2, [r3, #8]
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	4013      	ands	r3, r2
 8006e72:	687a      	ldr	r2, [r7, #4]
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d196      	bne.n	8006da6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006e78:	2300      	movs	r3, #0
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3728      	adds	r7, #40	; 0x28
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
 8006e82:	bf00      	nop
 8006e84:	20000000 	.word	0x20000000

08006e88 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b086      	sub	sp, #24
 8006e8c:	af02      	add	r7, sp, #8
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e9c:	d111      	bne.n	8006ec2 <SPI_EndRxTransaction+0x3a>
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ea6:	d004      	beq.n	8006eb2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006eb0:	d107      	bne.n	8006ec2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	681a      	ldr	r2, [r3, #0]
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ec0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	9300      	str	r3, [sp, #0]
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	2180      	movs	r1, #128	; 0x80
 8006ecc:	68f8      	ldr	r0, [r7, #12]
 8006ece:	f7ff febd 	bl	8006c4c <SPI_WaitFlagStateUntilTimeout>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d007      	beq.n	8006ee8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006edc:	f043 0220 	orr.w	r2, r3, #32
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006ee4:	2303      	movs	r3, #3
 8006ee6:	e023      	b.n	8006f30 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ef0:	d11d      	bne.n	8006f2e <SPI_EndRxTransaction+0xa6>
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006efa:	d004      	beq.n	8006f06 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f04:	d113      	bne.n	8006f2e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	9300      	str	r3, [sp, #0]
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006f12:	68f8      	ldr	r0, [r7, #12]
 8006f14:	f7ff ff22 	bl	8006d5c <SPI_WaitFifoStateUntilTimeout>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d007      	beq.n	8006f2e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f22:	f043 0220 	orr.w	r2, r3, #32
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006f2a:	2303      	movs	r3, #3
 8006f2c:	e000      	b.n	8006f30 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006f2e:	2300      	movs	r3, #0
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3710      	adds	r7, #16
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}

08006f38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b086      	sub	sp, #24
 8006f3c:	af02      	add	r7, sp, #8
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	60b9      	str	r1, [r7, #8]
 8006f42:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	9300      	str	r3, [sp, #0]
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006f50:	68f8      	ldr	r0, [r7, #12]
 8006f52:	f7ff ff03 	bl	8006d5c <SPI_WaitFifoStateUntilTimeout>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d007      	beq.n	8006f6c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f60:	f043 0220 	orr.w	r2, r3, #32
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006f68:	2303      	movs	r3, #3
 8006f6a:	e027      	b.n	8006fbc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	9300      	str	r3, [sp, #0]
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	2200      	movs	r2, #0
 8006f74:	2180      	movs	r1, #128	; 0x80
 8006f76:	68f8      	ldr	r0, [r7, #12]
 8006f78:	f7ff fe68 	bl	8006c4c <SPI_WaitFlagStateUntilTimeout>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d007      	beq.n	8006f92 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f86:	f043 0220 	orr.w	r2, r3, #32
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	e014      	b.n	8006fbc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	9300      	str	r3, [sp, #0]
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006f9e:	68f8      	ldr	r0, [r7, #12]
 8006fa0:	f7ff fedc 	bl	8006d5c <SPI_WaitFifoStateUntilTimeout>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d007      	beq.n	8006fba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fae:	f043 0220 	orr.w	r2, r3, #32
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e000      	b.n	8006fbc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006fba:	2300      	movs	r3, #0
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3710      	adds	r7, #16
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}

08006fc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b082      	sub	sp, #8
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d101      	bne.n	8006fd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e049      	b.n	800706a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d106      	bne.n	8006ff0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f7fb fb8a 	bl	8002704 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2202      	movs	r2, #2
 8006ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	3304      	adds	r3, #4
 8007000:	4619      	mov	r1, r3
 8007002:	4610      	mov	r0, r2
 8007004:	f000 fdc2 	bl	8007b8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2201      	movs	r2, #1
 800700c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2201      	movs	r2, #1
 8007014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2201      	movs	r2, #1
 8007054:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007068:	2300      	movs	r3, #0
}
 800706a:	4618      	mov	r0, r3
 800706c:	3708      	adds	r7, #8
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
	...

08007074 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007074:	b480      	push	{r7}
 8007076:	b085      	sub	sp, #20
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007082:	b2db      	uxtb	r3, r3
 8007084:	2b01      	cmp	r3, #1
 8007086:	d001      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	e04a      	b.n	8007122 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2202      	movs	r2, #2
 8007090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	68da      	ldr	r2, [r3, #12]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f042 0201 	orr.w	r2, r2, #1
 80070a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a21      	ldr	r2, [pc, #132]	; (8007130 <HAL_TIM_Base_Start_IT+0xbc>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d018      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x6c>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070b6:	d013      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x6c>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a1d      	ldr	r2, [pc, #116]	; (8007134 <HAL_TIM_Base_Start_IT+0xc0>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d00e      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x6c>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a1c      	ldr	r2, [pc, #112]	; (8007138 <HAL_TIM_Base_Start_IT+0xc4>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d009      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x6c>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a1a      	ldr	r2, [pc, #104]	; (800713c <HAL_TIM_Base_Start_IT+0xc8>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d004      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x6c>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a19      	ldr	r2, [pc, #100]	; (8007140 <HAL_TIM_Base_Start_IT+0xcc>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d115      	bne.n	800710c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	689a      	ldr	r2, [r3, #8]
 80070e6:	4b17      	ldr	r3, [pc, #92]	; (8007144 <HAL_TIM_Base_Start_IT+0xd0>)
 80070e8:	4013      	ands	r3, r2
 80070ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2b06      	cmp	r3, #6
 80070f0:	d015      	beq.n	800711e <HAL_TIM_Base_Start_IT+0xaa>
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070f8:	d011      	beq.n	800711e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681a      	ldr	r2, [r3, #0]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f042 0201 	orr.w	r2, r2, #1
 8007108:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800710a:	e008      	b.n	800711e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f042 0201 	orr.w	r2, r2, #1
 800711a:	601a      	str	r2, [r3, #0]
 800711c:	e000      	b.n	8007120 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800711e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007120:	2300      	movs	r3, #0
}
 8007122:	4618      	mov	r0, r3
 8007124:	3714      	adds	r7, #20
 8007126:	46bd      	mov	sp, r7
 8007128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop
 8007130:	40012c00 	.word	0x40012c00
 8007134:	40000400 	.word	0x40000400
 8007138:	40000800 	.word	0x40000800
 800713c:	40013400 	.word	0x40013400
 8007140:	40014000 	.word	0x40014000
 8007144:	00010007 	.word	0x00010007

08007148 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b082      	sub	sp, #8
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d101      	bne.n	800715a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	e049      	b.n	80071ee <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007160:	b2db      	uxtb	r3, r3
 8007162:	2b00      	cmp	r3, #0
 8007164:	d106      	bne.n	8007174 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 f841 	bl	80071f6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2202      	movs	r2, #2
 8007178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681a      	ldr	r2, [r3, #0]
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	3304      	adds	r3, #4
 8007184:	4619      	mov	r1, r3
 8007186:	4610      	mov	r0, r2
 8007188:	f000 fd00 	bl	8007b8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2201      	movs	r2, #1
 80071a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2201      	movs	r2, #1
 80071b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2201      	movs	r2, #1
 80071b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2201      	movs	r2, #1
 80071e0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80071ec:	2300      	movs	r3, #0
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3708      	adds	r7, #8
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}

080071f6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80071f6:	b480      	push	{r7}
 80071f8:	b083      	sub	sp, #12
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80071fe:	bf00      	nop
 8007200:	370c      	adds	r7, #12
 8007202:	46bd      	mov	sp, r7
 8007204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007208:	4770      	bx	lr
	...

0800720c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d109      	bne.n	8007230 <HAL_TIM_PWM_Start+0x24>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007222:	b2db      	uxtb	r3, r3
 8007224:	2b01      	cmp	r3, #1
 8007226:	bf14      	ite	ne
 8007228:	2301      	movne	r3, #1
 800722a:	2300      	moveq	r3, #0
 800722c:	b2db      	uxtb	r3, r3
 800722e:	e03c      	b.n	80072aa <HAL_TIM_PWM_Start+0x9e>
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	2b04      	cmp	r3, #4
 8007234:	d109      	bne.n	800724a <HAL_TIM_PWM_Start+0x3e>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800723c:	b2db      	uxtb	r3, r3
 800723e:	2b01      	cmp	r3, #1
 8007240:	bf14      	ite	ne
 8007242:	2301      	movne	r3, #1
 8007244:	2300      	moveq	r3, #0
 8007246:	b2db      	uxtb	r3, r3
 8007248:	e02f      	b.n	80072aa <HAL_TIM_PWM_Start+0x9e>
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	2b08      	cmp	r3, #8
 800724e:	d109      	bne.n	8007264 <HAL_TIM_PWM_Start+0x58>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007256:	b2db      	uxtb	r3, r3
 8007258:	2b01      	cmp	r3, #1
 800725a:	bf14      	ite	ne
 800725c:	2301      	movne	r3, #1
 800725e:	2300      	moveq	r3, #0
 8007260:	b2db      	uxtb	r3, r3
 8007262:	e022      	b.n	80072aa <HAL_TIM_PWM_Start+0x9e>
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	2b0c      	cmp	r3, #12
 8007268:	d109      	bne.n	800727e <HAL_TIM_PWM_Start+0x72>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007270:	b2db      	uxtb	r3, r3
 8007272:	2b01      	cmp	r3, #1
 8007274:	bf14      	ite	ne
 8007276:	2301      	movne	r3, #1
 8007278:	2300      	moveq	r3, #0
 800727a:	b2db      	uxtb	r3, r3
 800727c:	e015      	b.n	80072aa <HAL_TIM_PWM_Start+0x9e>
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	2b10      	cmp	r3, #16
 8007282:	d109      	bne.n	8007298 <HAL_TIM_PWM_Start+0x8c>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800728a:	b2db      	uxtb	r3, r3
 800728c:	2b01      	cmp	r3, #1
 800728e:	bf14      	ite	ne
 8007290:	2301      	movne	r3, #1
 8007292:	2300      	moveq	r3, #0
 8007294:	b2db      	uxtb	r3, r3
 8007296:	e008      	b.n	80072aa <HAL_TIM_PWM_Start+0x9e>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	bf14      	ite	ne
 80072a4:	2301      	movne	r3, #1
 80072a6:	2300      	moveq	r3, #0
 80072a8:	b2db      	uxtb	r3, r3
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d001      	beq.n	80072b2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	e097      	b.n	80073e2 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d104      	bne.n	80072c2 <HAL_TIM_PWM_Start+0xb6>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2202      	movs	r2, #2
 80072bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072c0:	e023      	b.n	800730a <HAL_TIM_PWM_Start+0xfe>
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	2b04      	cmp	r3, #4
 80072c6:	d104      	bne.n	80072d2 <HAL_TIM_PWM_Start+0xc6>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2202      	movs	r2, #2
 80072cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072d0:	e01b      	b.n	800730a <HAL_TIM_PWM_Start+0xfe>
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	2b08      	cmp	r3, #8
 80072d6:	d104      	bne.n	80072e2 <HAL_TIM_PWM_Start+0xd6>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2202      	movs	r2, #2
 80072dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072e0:	e013      	b.n	800730a <HAL_TIM_PWM_Start+0xfe>
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	2b0c      	cmp	r3, #12
 80072e6:	d104      	bne.n	80072f2 <HAL_TIM_PWM_Start+0xe6>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2202      	movs	r2, #2
 80072ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80072f0:	e00b      	b.n	800730a <HAL_TIM_PWM_Start+0xfe>
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	2b10      	cmp	r3, #16
 80072f6:	d104      	bne.n	8007302 <HAL_TIM_PWM_Start+0xf6>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2202      	movs	r2, #2
 80072fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007300:	e003      	b.n	800730a <HAL_TIM_PWM_Start+0xfe>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2202      	movs	r2, #2
 8007306:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	2201      	movs	r2, #1
 8007310:	6839      	ldr	r1, [r7, #0]
 8007312:	4618      	mov	r0, r3
 8007314:	f001 f85c 	bl	80083d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a33      	ldr	r2, [pc, #204]	; (80073ec <HAL_TIM_PWM_Start+0x1e0>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d013      	beq.n	800734a <HAL_TIM_PWM_Start+0x13e>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a32      	ldr	r2, [pc, #200]	; (80073f0 <HAL_TIM_PWM_Start+0x1e4>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d00e      	beq.n	800734a <HAL_TIM_PWM_Start+0x13e>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a30      	ldr	r2, [pc, #192]	; (80073f4 <HAL_TIM_PWM_Start+0x1e8>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d009      	beq.n	800734a <HAL_TIM_PWM_Start+0x13e>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a2f      	ldr	r2, [pc, #188]	; (80073f8 <HAL_TIM_PWM_Start+0x1ec>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d004      	beq.n	800734a <HAL_TIM_PWM_Start+0x13e>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a2d      	ldr	r2, [pc, #180]	; (80073fc <HAL_TIM_PWM_Start+0x1f0>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d101      	bne.n	800734e <HAL_TIM_PWM_Start+0x142>
 800734a:	2301      	movs	r3, #1
 800734c:	e000      	b.n	8007350 <HAL_TIM_PWM_Start+0x144>
 800734e:	2300      	movs	r3, #0
 8007350:	2b00      	cmp	r3, #0
 8007352:	d007      	beq.n	8007364 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007362:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a20      	ldr	r2, [pc, #128]	; (80073ec <HAL_TIM_PWM_Start+0x1e0>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d018      	beq.n	80073a0 <HAL_TIM_PWM_Start+0x194>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007376:	d013      	beq.n	80073a0 <HAL_TIM_PWM_Start+0x194>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a20      	ldr	r2, [pc, #128]	; (8007400 <HAL_TIM_PWM_Start+0x1f4>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d00e      	beq.n	80073a0 <HAL_TIM_PWM_Start+0x194>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4a1f      	ldr	r2, [pc, #124]	; (8007404 <HAL_TIM_PWM_Start+0x1f8>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d009      	beq.n	80073a0 <HAL_TIM_PWM_Start+0x194>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a17      	ldr	r2, [pc, #92]	; (80073f0 <HAL_TIM_PWM_Start+0x1e4>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d004      	beq.n	80073a0 <HAL_TIM_PWM_Start+0x194>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a16      	ldr	r2, [pc, #88]	; (80073f4 <HAL_TIM_PWM_Start+0x1e8>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d115      	bne.n	80073cc <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	689a      	ldr	r2, [r3, #8]
 80073a6:	4b18      	ldr	r3, [pc, #96]	; (8007408 <HAL_TIM_PWM_Start+0x1fc>)
 80073a8:	4013      	ands	r3, r2
 80073aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2b06      	cmp	r3, #6
 80073b0:	d015      	beq.n	80073de <HAL_TIM_PWM_Start+0x1d2>
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073b8:	d011      	beq.n	80073de <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	681a      	ldr	r2, [r3, #0]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f042 0201 	orr.w	r2, r2, #1
 80073c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073ca:	e008      	b.n	80073de <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f042 0201 	orr.w	r2, r2, #1
 80073da:	601a      	str	r2, [r3, #0]
 80073dc:	e000      	b.n	80073e0 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80073e0:	2300      	movs	r3, #0
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3710      	adds	r7, #16
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}
 80073ea:	bf00      	nop
 80073ec:	40012c00 	.word	0x40012c00
 80073f0:	40013400 	.word	0x40013400
 80073f4:	40014000 	.word	0x40014000
 80073f8:	40014400 	.word	0x40014400
 80073fc:	40014800 	.word	0x40014800
 8007400:	40000400 	.word	0x40000400
 8007404:	40000800 	.word	0x40000800
 8007408:	00010007 	.word	0x00010007

0800740c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b082      	sub	sp, #8
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	691b      	ldr	r3, [r3, #16]
 800741a:	f003 0302 	and.w	r3, r3, #2
 800741e:	2b02      	cmp	r3, #2
 8007420:	d122      	bne.n	8007468 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	68db      	ldr	r3, [r3, #12]
 8007428:	f003 0302 	and.w	r3, r3, #2
 800742c:	2b02      	cmp	r3, #2
 800742e:	d11b      	bne.n	8007468 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f06f 0202 	mvn.w	r2, #2
 8007438:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2201      	movs	r2, #1
 800743e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	699b      	ldr	r3, [r3, #24]
 8007446:	f003 0303 	and.w	r3, r3, #3
 800744a:	2b00      	cmp	r3, #0
 800744c:	d003      	beq.n	8007456 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 fb7e 	bl	8007b50 <HAL_TIM_IC_CaptureCallback>
 8007454:	e005      	b.n	8007462 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 fb70 	bl	8007b3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f000 fb81 	bl	8007b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	691b      	ldr	r3, [r3, #16]
 800746e:	f003 0304 	and.w	r3, r3, #4
 8007472:	2b04      	cmp	r3, #4
 8007474:	d122      	bne.n	80074bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	68db      	ldr	r3, [r3, #12]
 800747c:	f003 0304 	and.w	r3, r3, #4
 8007480:	2b04      	cmp	r3, #4
 8007482:	d11b      	bne.n	80074bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f06f 0204 	mvn.w	r2, #4
 800748c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2202      	movs	r2, #2
 8007492:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	699b      	ldr	r3, [r3, #24]
 800749a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d003      	beq.n	80074aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f000 fb54 	bl	8007b50 <HAL_TIM_IC_CaptureCallback>
 80074a8:	e005      	b.n	80074b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f000 fb46 	bl	8007b3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 fb57 	bl	8007b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	f003 0308 	and.w	r3, r3, #8
 80074c6:	2b08      	cmp	r3, #8
 80074c8:	d122      	bne.n	8007510 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	f003 0308 	and.w	r3, r3, #8
 80074d4:	2b08      	cmp	r3, #8
 80074d6:	d11b      	bne.n	8007510 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f06f 0208 	mvn.w	r2, #8
 80074e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2204      	movs	r2, #4
 80074e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	69db      	ldr	r3, [r3, #28]
 80074ee:	f003 0303 	and.w	r3, r3, #3
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d003      	beq.n	80074fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 fb2a 	bl	8007b50 <HAL_TIM_IC_CaptureCallback>
 80074fc:	e005      	b.n	800750a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f000 fb1c 	bl	8007b3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f000 fb2d 	bl	8007b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	f003 0310 	and.w	r3, r3, #16
 800751a:	2b10      	cmp	r3, #16
 800751c:	d122      	bne.n	8007564 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	68db      	ldr	r3, [r3, #12]
 8007524:	f003 0310 	and.w	r3, r3, #16
 8007528:	2b10      	cmp	r3, #16
 800752a:	d11b      	bne.n	8007564 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f06f 0210 	mvn.w	r2, #16
 8007534:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2208      	movs	r2, #8
 800753a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	69db      	ldr	r3, [r3, #28]
 8007542:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007546:	2b00      	cmp	r3, #0
 8007548:	d003      	beq.n	8007552 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f000 fb00 	bl	8007b50 <HAL_TIM_IC_CaptureCallback>
 8007550:	e005      	b.n	800755e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f000 faf2 	bl	8007b3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 fb03 	bl	8007b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	691b      	ldr	r3, [r3, #16]
 800756a:	f003 0301 	and.w	r3, r3, #1
 800756e:	2b01      	cmp	r3, #1
 8007570:	d10e      	bne.n	8007590 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	f003 0301 	and.w	r3, r3, #1
 800757c:	2b01      	cmp	r3, #1
 800757e:	d107      	bne.n	8007590 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f06f 0201 	mvn.w	r2, #1
 8007588:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f000 facc 	bl	8007b28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	691b      	ldr	r3, [r3, #16]
 8007596:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800759a:	2b80      	cmp	r3, #128	; 0x80
 800759c:	d10e      	bne.n	80075bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075a8:	2b80      	cmp	r3, #128	; 0x80
 80075aa:	d107      	bne.n	80075bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80075b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f000 ffbc 	bl	8008534 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	691b      	ldr	r3, [r3, #16]
 80075c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075ca:	d10e      	bne.n	80075ea <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075d6:	2b80      	cmp	r3, #128	; 0x80
 80075d8:	d107      	bne.n	80075ea <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80075e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	f000 ffaf 	bl	8008548 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	691b      	ldr	r3, [r3, #16]
 80075f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075f4:	2b40      	cmp	r3, #64	; 0x40
 80075f6:	d10e      	bne.n	8007616 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	68db      	ldr	r3, [r3, #12]
 80075fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007602:	2b40      	cmp	r3, #64	; 0x40
 8007604:	d107      	bne.n	8007616 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800760e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	f000 fab1 	bl	8007b78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	691b      	ldr	r3, [r3, #16]
 800761c:	f003 0320 	and.w	r3, r3, #32
 8007620:	2b20      	cmp	r3, #32
 8007622:	d10e      	bne.n	8007642 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	f003 0320 	and.w	r3, r3, #32
 800762e:	2b20      	cmp	r3, #32
 8007630:	d107      	bne.n	8007642 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f06f 0220 	mvn.w	r2, #32
 800763a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 ff6f 	bl	8008520 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	691b      	ldr	r3, [r3, #16]
 8007648:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800764c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007650:	d10f      	bne.n	8007672 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	68db      	ldr	r3, [r3, #12]
 8007658:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800765c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007660:	d107      	bne.n	8007672 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800766a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800766c:	6878      	ldr	r0, [r7, #4]
 800766e:	f000 ff75 	bl	800855c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	691b      	ldr	r3, [r3, #16]
 8007678:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800767c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007680:	d10f      	bne.n	80076a2 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68db      	ldr	r3, [r3, #12]
 8007688:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800768c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007690:	d107      	bne.n	80076a2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800769a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f000 ff67 	bl	8008570 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	691b      	ldr	r3, [r3, #16]
 80076a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80076b0:	d10f      	bne.n	80076d2 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	68db      	ldr	r3, [r3, #12]
 80076b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80076c0:	d107      	bne.n	80076d2 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80076ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80076cc:	6878      	ldr	r0, [r7, #4]
 80076ce:	f000 ff59 	bl	8008584 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	691b      	ldr	r3, [r3, #16]
 80076d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80076dc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80076e0:	d10f      	bne.n	8007702 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80076ec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80076f0:	d107      	bne.n	8007702 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80076fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f000 ff4b 	bl	8008598 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007702:	bf00      	nop
 8007704:	3708      	adds	r7, #8
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
	...

0800770c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b086      	sub	sp, #24
 8007710:	af00      	add	r7, sp, #0
 8007712:	60f8      	str	r0, [r7, #12]
 8007714:	60b9      	str	r1, [r7, #8]
 8007716:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007718:	2300      	movs	r3, #0
 800771a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007722:	2b01      	cmp	r3, #1
 8007724:	d101      	bne.n	800772a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007726:	2302      	movs	r3, #2
 8007728:	e0ff      	b.n	800792a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2201      	movs	r2, #1
 800772e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2b14      	cmp	r3, #20
 8007736:	f200 80f0 	bhi.w	800791a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800773a:	a201      	add	r2, pc, #4	; (adr r2, 8007740 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800773c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007740:	08007795 	.word	0x08007795
 8007744:	0800791b 	.word	0x0800791b
 8007748:	0800791b 	.word	0x0800791b
 800774c:	0800791b 	.word	0x0800791b
 8007750:	080077d5 	.word	0x080077d5
 8007754:	0800791b 	.word	0x0800791b
 8007758:	0800791b 	.word	0x0800791b
 800775c:	0800791b 	.word	0x0800791b
 8007760:	08007817 	.word	0x08007817
 8007764:	0800791b 	.word	0x0800791b
 8007768:	0800791b 	.word	0x0800791b
 800776c:	0800791b 	.word	0x0800791b
 8007770:	08007857 	.word	0x08007857
 8007774:	0800791b 	.word	0x0800791b
 8007778:	0800791b 	.word	0x0800791b
 800777c:	0800791b 	.word	0x0800791b
 8007780:	08007899 	.word	0x08007899
 8007784:	0800791b 	.word	0x0800791b
 8007788:	0800791b 	.word	0x0800791b
 800778c:	0800791b 	.word	0x0800791b
 8007790:	080078d9 	.word	0x080078d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	68b9      	ldr	r1, [r7, #8]
 800779a:	4618      	mov	r0, r3
 800779c:	f000 fa86 	bl	8007cac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	699a      	ldr	r2, [r3, #24]
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f042 0208 	orr.w	r2, r2, #8
 80077ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	699a      	ldr	r2, [r3, #24]
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f022 0204 	bic.w	r2, r2, #4
 80077be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	6999      	ldr	r1, [r3, #24]
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	691a      	ldr	r2, [r3, #16]
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	430a      	orrs	r2, r1
 80077d0:	619a      	str	r2, [r3, #24]
      break;
 80077d2:	e0a5      	b.n	8007920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	68b9      	ldr	r1, [r7, #8]
 80077da:	4618      	mov	r0, r3
 80077dc:	f000 faf6 	bl	8007dcc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	699a      	ldr	r2, [r3, #24]
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80077ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	699a      	ldr	r2, [r3, #24]
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	6999      	ldr	r1, [r3, #24]
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	691b      	ldr	r3, [r3, #16]
 800780a:	021a      	lsls	r2, r3, #8
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	430a      	orrs	r2, r1
 8007812:	619a      	str	r2, [r3, #24]
      break;
 8007814:	e084      	b.n	8007920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	68b9      	ldr	r1, [r7, #8]
 800781c:	4618      	mov	r0, r3
 800781e:	f000 fb5f 	bl	8007ee0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	69da      	ldr	r2, [r3, #28]
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f042 0208 	orr.w	r2, r2, #8
 8007830:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	69da      	ldr	r2, [r3, #28]
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f022 0204 	bic.w	r2, r2, #4
 8007840:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	69d9      	ldr	r1, [r3, #28]
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	691a      	ldr	r2, [r3, #16]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	430a      	orrs	r2, r1
 8007852:	61da      	str	r2, [r3, #28]
      break;
 8007854:	e064      	b.n	8007920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68b9      	ldr	r1, [r7, #8]
 800785c:	4618      	mov	r0, r3
 800785e:	f000 fbc7 	bl	8007ff0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	69da      	ldr	r2, [r3, #28]
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007870:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	69da      	ldr	r2, [r3, #28]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007880:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	69d9      	ldr	r1, [r3, #28]
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	691b      	ldr	r3, [r3, #16]
 800788c:	021a      	lsls	r2, r3, #8
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	430a      	orrs	r2, r1
 8007894:	61da      	str	r2, [r3, #28]
      break;
 8007896:	e043      	b.n	8007920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	68b9      	ldr	r1, [r7, #8]
 800789e:	4618      	mov	r0, r3
 80078a0:	f000 fc30 	bl	8008104 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f042 0208 	orr.w	r2, r2, #8
 80078b2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f022 0204 	bic.w	r2, r2, #4
 80078c2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	691a      	ldr	r2, [r3, #16]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	430a      	orrs	r2, r1
 80078d4:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80078d6:	e023      	b.n	8007920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	68b9      	ldr	r1, [r7, #8]
 80078de:	4618      	mov	r0, r3
 80078e0:	f000 fc74 	bl	80081cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80078f2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007902:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	691b      	ldr	r3, [r3, #16]
 800790e:	021a      	lsls	r2, r3, #8
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	430a      	orrs	r2, r1
 8007916:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8007918:	e002      	b.n	8007920 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	75fb      	strb	r3, [r7, #23]
      break;
 800791e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2200      	movs	r2, #0
 8007924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007928:	7dfb      	ldrb	r3, [r7, #23]
}
 800792a:	4618      	mov	r0, r3
 800792c:	3718      	adds	r7, #24
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}
 8007932:	bf00      	nop

08007934 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
 800793c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800793e:	2300      	movs	r3, #0
 8007940:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007948:	2b01      	cmp	r3, #1
 800794a:	d101      	bne.n	8007950 <HAL_TIM_ConfigClockSource+0x1c>
 800794c:	2302      	movs	r3, #2
 800794e:	e0de      	b.n	8007b0e <HAL_TIM_ConfigClockSource+0x1da>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2201      	movs	r2, #1
 8007954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2202      	movs	r2, #2
 800795c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800796e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007972:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800797a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	68ba      	ldr	r2, [r7, #8]
 8007982:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a63      	ldr	r2, [pc, #396]	; (8007b18 <HAL_TIM_ConfigClockSource+0x1e4>)
 800798a:	4293      	cmp	r3, r2
 800798c:	f000 80a9 	beq.w	8007ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8007990:	4a61      	ldr	r2, [pc, #388]	; (8007b18 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007992:	4293      	cmp	r3, r2
 8007994:	f200 80ae 	bhi.w	8007af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8007998:	4a60      	ldr	r2, [pc, #384]	; (8007b1c <HAL_TIM_ConfigClockSource+0x1e8>)
 800799a:	4293      	cmp	r3, r2
 800799c:	f000 80a1 	beq.w	8007ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 80079a0:	4a5e      	ldr	r2, [pc, #376]	; (8007b1c <HAL_TIM_ConfigClockSource+0x1e8>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	f200 80a6 	bhi.w	8007af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80079a8:	4a5d      	ldr	r2, [pc, #372]	; (8007b20 <HAL_TIM_ConfigClockSource+0x1ec>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	f000 8099 	beq.w	8007ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 80079b0:	4a5b      	ldr	r2, [pc, #364]	; (8007b20 <HAL_TIM_ConfigClockSource+0x1ec>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	f200 809e 	bhi.w	8007af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80079b8:	4a5a      	ldr	r2, [pc, #360]	; (8007b24 <HAL_TIM_ConfigClockSource+0x1f0>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	f000 8091 	beq.w	8007ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 80079c0:	4a58      	ldr	r2, [pc, #352]	; (8007b24 <HAL_TIM_ConfigClockSource+0x1f0>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	f200 8096 	bhi.w	8007af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80079c8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80079cc:	f000 8089 	beq.w	8007ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 80079d0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80079d4:	f200 808e 	bhi.w	8007af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80079d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079dc:	d03e      	beq.n	8007a5c <HAL_TIM_ConfigClockSource+0x128>
 80079de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079e2:	f200 8087 	bhi.w	8007af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80079e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079ea:	f000 8086 	beq.w	8007afa <HAL_TIM_ConfigClockSource+0x1c6>
 80079ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079f2:	d87f      	bhi.n	8007af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80079f4:	2b70      	cmp	r3, #112	; 0x70
 80079f6:	d01a      	beq.n	8007a2e <HAL_TIM_ConfigClockSource+0xfa>
 80079f8:	2b70      	cmp	r3, #112	; 0x70
 80079fa:	d87b      	bhi.n	8007af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80079fc:	2b60      	cmp	r3, #96	; 0x60
 80079fe:	d050      	beq.n	8007aa2 <HAL_TIM_ConfigClockSource+0x16e>
 8007a00:	2b60      	cmp	r3, #96	; 0x60
 8007a02:	d877      	bhi.n	8007af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8007a04:	2b50      	cmp	r3, #80	; 0x50
 8007a06:	d03c      	beq.n	8007a82 <HAL_TIM_ConfigClockSource+0x14e>
 8007a08:	2b50      	cmp	r3, #80	; 0x50
 8007a0a:	d873      	bhi.n	8007af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8007a0c:	2b40      	cmp	r3, #64	; 0x40
 8007a0e:	d058      	beq.n	8007ac2 <HAL_TIM_ConfigClockSource+0x18e>
 8007a10:	2b40      	cmp	r3, #64	; 0x40
 8007a12:	d86f      	bhi.n	8007af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8007a14:	2b30      	cmp	r3, #48	; 0x30
 8007a16:	d064      	beq.n	8007ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8007a18:	2b30      	cmp	r3, #48	; 0x30
 8007a1a:	d86b      	bhi.n	8007af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8007a1c:	2b20      	cmp	r3, #32
 8007a1e:	d060      	beq.n	8007ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8007a20:	2b20      	cmp	r3, #32
 8007a22:	d867      	bhi.n	8007af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d05c      	beq.n	8007ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8007a28:	2b10      	cmp	r3, #16
 8007a2a:	d05a      	beq.n	8007ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8007a2c:	e062      	b.n	8007af4 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6818      	ldr	r0, [r3, #0]
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	6899      	ldr	r1, [r3, #8]
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	685a      	ldr	r2, [r3, #4]
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	f000 fca7 	bl	8008390 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007a50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	68ba      	ldr	r2, [r7, #8]
 8007a58:	609a      	str	r2, [r3, #8]
      break;
 8007a5a:	e04f      	b.n	8007afc <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6818      	ldr	r0, [r3, #0]
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	6899      	ldr	r1, [r3, #8]
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	685a      	ldr	r2, [r3, #4]
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	68db      	ldr	r3, [r3, #12]
 8007a6c:	f000 fc90 	bl	8008390 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	689a      	ldr	r2, [r3, #8]
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a7e:	609a      	str	r2, [r3, #8]
      break;
 8007a80:	e03c      	b.n	8007afc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6818      	ldr	r0, [r3, #0]
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	6859      	ldr	r1, [r3, #4]
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	68db      	ldr	r3, [r3, #12]
 8007a8e:	461a      	mov	r2, r3
 8007a90:	f000 fc02 	bl	8008298 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	2150      	movs	r1, #80	; 0x50
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f000 fc5b 	bl	8008356 <TIM_ITRx_SetConfig>
      break;
 8007aa0:	e02c      	b.n	8007afc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6818      	ldr	r0, [r3, #0]
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	6859      	ldr	r1, [r3, #4]
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	461a      	mov	r2, r3
 8007ab0:	f000 fc21 	bl	80082f6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	2160      	movs	r1, #96	; 0x60
 8007aba:	4618      	mov	r0, r3
 8007abc:	f000 fc4b 	bl	8008356 <TIM_ITRx_SetConfig>
      break;
 8007ac0:	e01c      	b.n	8007afc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6818      	ldr	r0, [r3, #0]
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	6859      	ldr	r1, [r3, #4]
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	461a      	mov	r2, r3
 8007ad0:	f000 fbe2 	bl	8008298 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2140      	movs	r1, #64	; 0x40
 8007ada:	4618      	mov	r0, r3
 8007adc:	f000 fc3b 	bl	8008356 <TIM_ITRx_SetConfig>
      break;
 8007ae0:	e00c      	b.n	8007afc <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4619      	mov	r1, r3
 8007aec:	4610      	mov	r0, r2
 8007aee:	f000 fc32 	bl	8008356 <TIM_ITRx_SetConfig>
      break;
 8007af2:	e003      	b.n	8007afc <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8007af4:	2301      	movs	r3, #1
 8007af6:	73fb      	strb	r3, [r7, #15]
      break;
 8007af8:	e000      	b.n	8007afc <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8007afa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3710      	adds	r7, #16
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}
 8007b16:	bf00      	nop
 8007b18:	00100070 	.word	0x00100070
 8007b1c:	00100040 	.word	0x00100040
 8007b20:	00100030 	.word	0x00100030
 8007b24:	00100020 	.word	0x00100020

08007b28 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007b30:	bf00      	nop
 8007b32:	370c      	adds	r7, #12
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr

08007b3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b083      	sub	sp, #12
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007b44:	bf00      	nop
 8007b46:	370c      	adds	r7, #12
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b083      	sub	sp, #12
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007b58:	bf00      	nop
 8007b5a:	370c      	adds	r7, #12
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr

08007b64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b083      	sub	sp, #12
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b6c:	bf00      	nop
 8007b6e:	370c      	adds	r7, #12
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr

08007b78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b80:	bf00      	nop
 8007b82:	370c      	adds	r7, #12
 8007b84:	46bd      	mov	sp, r7
 8007b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8a:	4770      	bx	lr

08007b8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b085      	sub	sp, #20
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
 8007b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	4a3c      	ldr	r2, [pc, #240]	; (8007c90 <TIM_Base_SetConfig+0x104>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d00f      	beq.n	8007bc4 <TIM_Base_SetConfig+0x38>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007baa:	d00b      	beq.n	8007bc4 <TIM_Base_SetConfig+0x38>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	4a39      	ldr	r2, [pc, #228]	; (8007c94 <TIM_Base_SetConfig+0x108>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d007      	beq.n	8007bc4 <TIM_Base_SetConfig+0x38>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	4a38      	ldr	r2, [pc, #224]	; (8007c98 <TIM_Base_SetConfig+0x10c>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d003      	beq.n	8007bc4 <TIM_Base_SetConfig+0x38>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	4a37      	ldr	r2, [pc, #220]	; (8007c9c <TIM_Base_SetConfig+0x110>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d108      	bne.n	8007bd6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	68fa      	ldr	r2, [r7, #12]
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	4a2d      	ldr	r2, [pc, #180]	; (8007c90 <TIM_Base_SetConfig+0x104>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d01b      	beq.n	8007c16 <TIM_Base_SetConfig+0x8a>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007be4:	d017      	beq.n	8007c16 <TIM_Base_SetConfig+0x8a>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	4a2a      	ldr	r2, [pc, #168]	; (8007c94 <TIM_Base_SetConfig+0x108>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d013      	beq.n	8007c16 <TIM_Base_SetConfig+0x8a>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4a29      	ldr	r2, [pc, #164]	; (8007c98 <TIM_Base_SetConfig+0x10c>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d00f      	beq.n	8007c16 <TIM_Base_SetConfig+0x8a>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	4a28      	ldr	r2, [pc, #160]	; (8007c9c <TIM_Base_SetConfig+0x110>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d00b      	beq.n	8007c16 <TIM_Base_SetConfig+0x8a>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	4a27      	ldr	r2, [pc, #156]	; (8007ca0 <TIM_Base_SetConfig+0x114>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d007      	beq.n	8007c16 <TIM_Base_SetConfig+0x8a>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	4a26      	ldr	r2, [pc, #152]	; (8007ca4 <TIM_Base_SetConfig+0x118>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d003      	beq.n	8007c16 <TIM_Base_SetConfig+0x8a>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	4a25      	ldr	r2, [pc, #148]	; (8007ca8 <TIM_Base_SetConfig+0x11c>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d108      	bne.n	8007c28 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	68db      	ldr	r3, [r3, #12]
 8007c22:	68fa      	ldr	r2, [r7, #12]
 8007c24:	4313      	orrs	r3, r2
 8007c26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	695b      	ldr	r3, [r3, #20]
 8007c32:	4313      	orrs	r3, r2
 8007c34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	68fa      	ldr	r2, [r7, #12]
 8007c3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	689a      	ldr	r2, [r3, #8]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	681a      	ldr	r2, [r3, #0]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	4a10      	ldr	r2, [pc, #64]	; (8007c90 <TIM_Base_SetConfig+0x104>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d00f      	beq.n	8007c74 <TIM_Base_SetConfig+0xe8>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	4a11      	ldr	r2, [pc, #68]	; (8007c9c <TIM_Base_SetConfig+0x110>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d00b      	beq.n	8007c74 <TIM_Base_SetConfig+0xe8>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	4a10      	ldr	r2, [pc, #64]	; (8007ca0 <TIM_Base_SetConfig+0x114>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d007      	beq.n	8007c74 <TIM_Base_SetConfig+0xe8>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	4a0f      	ldr	r2, [pc, #60]	; (8007ca4 <TIM_Base_SetConfig+0x118>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d003      	beq.n	8007c74 <TIM_Base_SetConfig+0xe8>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	4a0e      	ldr	r2, [pc, #56]	; (8007ca8 <TIM_Base_SetConfig+0x11c>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d103      	bne.n	8007c7c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	691a      	ldr	r2, [r3, #16]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	615a      	str	r2, [r3, #20]
}
 8007c82:	bf00      	nop
 8007c84:	3714      	adds	r7, #20
 8007c86:	46bd      	mov	sp, r7
 8007c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8c:	4770      	bx	lr
 8007c8e:	bf00      	nop
 8007c90:	40012c00 	.word	0x40012c00
 8007c94:	40000400 	.word	0x40000400
 8007c98:	40000800 	.word	0x40000800
 8007c9c:	40013400 	.word	0x40013400
 8007ca0:	40014000 	.word	0x40014000
 8007ca4:	40014400 	.word	0x40014400
 8007ca8:	40014800 	.word	0x40014800

08007cac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b087      	sub	sp, #28
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
 8007cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6a1b      	ldr	r3, [r3, #32]
 8007cba:	f023 0201 	bic.w	r2, r3, #1
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6a1b      	ldr	r3, [r3, #32]
 8007cc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	699b      	ldr	r3, [r3, #24]
 8007cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007cda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	f023 0303 	bic.w	r3, r3, #3
 8007ce6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	68fa      	ldr	r2, [r7, #12]
 8007cee:	4313      	orrs	r3, r2
 8007cf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007cf2:	697b      	ldr	r3, [r7, #20]
 8007cf4:	f023 0302 	bic.w	r3, r3, #2
 8007cf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	697a      	ldr	r2, [r7, #20]
 8007d00:	4313      	orrs	r3, r2
 8007d02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	4a2c      	ldr	r2, [pc, #176]	; (8007db8 <TIM_OC1_SetConfig+0x10c>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d00f      	beq.n	8007d2c <TIM_OC1_SetConfig+0x80>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	4a2b      	ldr	r2, [pc, #172]	; (8007dbc <TIM_OC1_SetConfig+0x110>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d00b      	beq.n	8007d2c <TIM_OC1_SetConfig+0x80>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	4a2a      	ldr	r2, [pc, #168]	; (8007dc0 <TIM_OC1_SetConfig+0x114>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d007      	beq.n	8007d2c <TIM_OC1_SetConfig+0x80>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	4a29      	ldr	r2, [pc, #164]	; (8007dc4 <TIM_OC1_SetConfig+0x118>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d003      	beq.n	8007d2c <TIM_OC1_SetConfig+0x80>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	4a28      	ldr	r2, [pc, #160]	; (8007dc8 <TIM_OC1_SetConfig+0x11c>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d10c      	bne.n	8007d46 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	f023 0308 	bic.w	r3, r3, #8
 8007d32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	68db      	ldr	r3, [r3, #12]
 8007d38:	697a      	ldr	r2, [r7, #20]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	f023 0304 	bic.w	r3, r3, #4
 8007d44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	4a1b      	ldr	r2, [pc, #108]	; (8007db8 <TIM_OC1_SetConfig+0x10c>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d00f      	beq.n	8007d6e <TIM_OC1_SetConfig+0xc2>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	4a1a      	ldr	r2, [pc, #104]	; (8007dbc <TIM_OC1_SetConfig+0x110>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d00b      	beq.n	8007d6e <TIM_OC1_SetConfig+0xc2>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	4a19      	ldr	r2, [pc, #100]	; (8007dc0 <TIM_OC1_SetConfig+0x114>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d007      	beq.n	8007d6e <TIM_OC1_SetConfig+0xc2>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	4a18      	ldr	r2, [pc, #96]	; (8007dc4 <TIM_OC1_SetConfig+0x118>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d003      	beq.n	8007d6e <TIM_OC1_SetConfig+0xc2>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	4a17      	ldr	r2, [pc, #92]	; (8007dc8 <TIM_OC1_SetConfig+0x11c>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d111      	bne.n	8007d92 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	695b      	ldr	r3, [r3, #20]
 8007d82:	693a      	ldr	r2, [r7, #16]
 8007d84:	4313      	orrs	r3, r2
 8007d86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	699b      	ldr	r3, [r3, #24]
 8007d8c:	693a      	ldr	r2, [r7, #16]
 8007d8e:	4313      	orrs	r3, r2
 8007d90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	693a      	ldr	r2, [r7, #16]
 8007d96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	68fa      	ldr	r2, [r7, #12]
 8007d9c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	685a      	ldr	r2, [r3, #4]
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	697a      	ldr	r2, [r7, #20]
 8007daa:	621a      	str	r2, [r3, #32]
}
 8007dac:	bf00      	nop
 8007dae:	371c      	adds	r7, #28
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr
 8007db8:	40012c00 	.word	0x40012c00
 8007dbc:	40013400 	.word	0x40013400
 8007dc0:	40014000 	.word	0x40014000
 8007dc4:	40014400 	.word	0x40014400
 8007dc8:	40014800 	.word	0x40014800

08007dcc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b087      	sub	sp, #28
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6a1b      	ldr	r3, [r3, #32]
 8007dda:	f023 0210 	bic.w	r2, r3, #16
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6a1b      	ldr	r3, [r3, #32]
 8007de6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	699b      	ldr	r3, [r3, #24]
 8007df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007dfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007dfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	021b      	lsls	r3, r3, #8
 8007e0e:	68fa      	ldr	r2, [r7, #12]
 8007e10:	4313      	orrs	r3, r2
 8007e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	f023 0320 	bic.w	r3, r3, #32
 8007e1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	011b      	lsls	r3, r3, #4
 8007e22:	697a      	ldr	r2, [r7, #20]
 8007e24:	4313      	orrs	r3, r2
 8007e26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	4a28      	ldr	r2, [pc, #160]	; (8007ecc <TIM_OC2_SetConfig+0x100>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d003      	beq.n	8007e38 <TIM_OC2_SetConfig+0x6c>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	4a27      	ldr	r2, [pc, #156]	; (8007ed0 <TIM_OC2_SetConfig+0x104>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d10d      	bne.n	8007e54 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007e38:	697b      	ldr	r3, [r7, #20]
 8007e3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	68db      	ldr	r3, [r3, #12]
 8007e44:	011b      	lsls	r3, r3, #4
 8007e46:	697a      	ldr	r2, [r7, #20]
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007e4c:	697b      	ldr	r3, [r7, #20]
 8007e4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e52:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	4a1d      	ldr	r2, [pc, #116]	; (8007ecc <TIM_OC2_SetConfig+0x100>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d00f      	beq.n	8007e7c <TIM_OC2_SetConfig+0xb0>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	4a1c      	ldr	r2, [pc, #112]	; (8007ed0 <TIM_OC2_SetConfig+0x104>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d00b      	beq.n	8007e7c <TIM_OC2_SetConfig+0xb0>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	4a1b      	ldr	r2, [pc, #108]	; (8007ed4 <TIM_OC2_SetConfig+0x108>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d007      	beq.n	8007e7c <TIM_OC2_SetConfig+0xb0>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a1a      	ldr	r2, [pc, #104]	; (8007ed8 <TIM_OC2_SetConfig+0x10c>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d003      	beq.n	8007e7c <TIM_OC2_SetConfig+0xb0>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	4a19      	ldr	r2, [pc, #100]	; (8007edc <TIM_OC2_SetConfig+0x110>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d113      	bne.n	8007ea4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007e7c:	693b      	ldr	r3, [r7, #16]
 8007e7e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007e82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007e8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	695b      	ldr	r3, [r3, #20]
 8007e90:	009b      	lsls	r3, r3, #2
 8007e92:	693a      	ldr	r2, [r7, #16]
 8007e94:	4313      	orrs	r3, r2
 8007e96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	699b      	ldr	r3, [r3, #24]
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	693a      	ldr	r2, [r7, #16]
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	693a      	ldr	r2, [r7, #16]
 8007ea8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	68fa      	ldr	r2, [r7, #12]
 8007eae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	685a      	ldr	r2, [r3, #4]
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	697a      	ldr	r2, [r7, #20]
 8007ebc:	621a      	str	r2, [r3, #32]
}
 8007ebe:	bf00      	nop
 8007ec0:	371c      	adds	r7, #28
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr
 8007eca:	bf00      	nop
 8007ecc:	40012c00 	.word	0x40012c00
 8007ed0:	40013400 	.word	0x40013400
 8007ed4:	40014000 	.word	0x40014000
 8007ed8:	40014400 	.word	0x40014400
 8007edc:	40014800 	.word	0x40014800

08007ee0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b087      	sub	sp, #28
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
 8007ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6a1b      	ldr	r3, [r3, #32]
 8007eee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6a1b      	ldr	r3, [r3, #32]
 8007efa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	69db      	ldr	r3, [r3, #28]
 8007f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f023 0303 	bic.w	r3, r3, #3
 8007f1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	68fa      	ldr	r2, [r7, #12]
 8007f22:	4313      	orrs	r3, r2
 8007f24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007f2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	689b      	ldr	r3, [r3, #8]
 8007f32:	021b      	lsls	r3, r3, #8
 8007f34:	697a      	ldr	r2, [r7, #20]
 8007f36:	4313      	orrs	r3, r2
 8007f38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	4a27      	ldr	r2, [pc, #156]	; (8007fdc <TIM_OC3_SetConfig+0xfc>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d003      	beq.n	8007f4a <TIM_OC3_SetConfig+0x6a>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	4a26      	ldr	r2, [pc, #152]	; (8007fe0 <TIM_OC3_SetConfig+0x100>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d10d      	bne.n	8007f66 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007f50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	68db      	ldr	r3, [r3, #12]
 8007f56:	021b      	lsls	r3, r3, #8
 8007f58:	697a      	ldr	r2, [r7, #20]
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007f64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	4a1c      	ldr	r2, [pc, #112]	; (8007fdc <TIM_OC3_SetConfig+0xfc>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d00f      	beq.n	8007f8e <TIM_OC3_SetConfig+0xae>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	4a1b      	ldr	r2, [pc, #108]	; (8007fe0 <TIM_OC3_SetConfig+0x100>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d00b      	beq.n	8007f8e <TIM_OC3_SetConfig+0xae>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	4a1a      	ldr	r2, [pc, #104]	; (8007fe4 <TIM_OC3_SetConfig+0x104>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d007      	beq.n	8007f8e <TIM_OC3_SetConfig+0xae>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	4a19      	ldr	r2, [pc, #100]	; (8007fe8 <TIM_OC3_SetConfig+0x108>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d003      	beq.n	8007f8e <TIM_OC3_SetConfig+0xae>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	4a18      	ldr	r2, [pc, #96]	; (8007fec <TIM_OC3_SetConfig+0x10c>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d113      	bne.n	8007fb6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	695b      	ldr	r3, [r3, #20]
 8007fa2:	011b      	lsls	r3, r3, #4
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	699b      	ldr	r3, [r3, #24]
 8007fae:	011b      	lsls	r3, r3, #4
 8007fb0:	693a      	ldr	r2, [r7, #16]
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	693a      	ldr	r2, [r7, #16]
 8007fba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	68fa      	ldr	r2, [r7, #12]
 8007fc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	685a      	ldr	r2, [r3, #4]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	697a      	ldr	r2, [r7, #20]
 8007fce:	621a      	str	r2, [r3, #32]
}
 8007fd0:	bf00      	nop
 8007fd2:	371c      	adds	r7, #28
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr
 8007fdc:	40012c00 	.word	0x40012c00
 8007fe0:	40013400 	.word	0x40013400
 8007fe4:	40014000 	.word	0x40014000
 8007fe8:	40014400 	.word	0x40014400
 8007fec:	40014800 	.word	0x40014800

08007ff0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b087      	sub	sp, #28
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6a1b      	ldr	r3, [r3, #32]
 8007ffe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6a1b      	ldr	r3, [r3, #32]
 800800a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	69db      	ldr	r3, [r3, #28]
 8008016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800801e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008022:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800802a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	021b      	lsls	r3, r3, #8
 8008032:	68fa      	ldr	r2, [r7, #12]
 8008034:	4313      	orrs	r3, r2
 8008036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800803e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	031b      	lsls	r3, r3, #12
 8008046:	697a      	ldr	r2, [r7, #20]
 8008048:	4313      	orrs	r3, r2
 800804a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	4a28      	ldr	r2, [pc, #160]	; (80080f0 <TIM_OC4_SetConfig+0x100>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d003      	beq.n	800805c <TIM_OC4_SetConfig+0x6c>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	4a27      	ldr	r2, [pc, #156]	; (80080f4 <TIM_OC4_SetConfig+0x104>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d10d      	bne.n	8008078 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008062:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	68db      	ldr	r3, [r3, #12]
 8008068:	031b      	lsls	r3, r3, #12
 800806a:	697a      	ldr	r2, [r7, #20]
 800806c:	4313      	orrs	r3, r2
 800806e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008076:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	4a1d      	ldr	r2, [pc, #116]	; (80080f0 <TIM_OC4_SetConfig+0x100>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d00f      	beq.n	80080a0 <TIM_OC4_SetConfig+0xb0>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	4a1c      	ldr	r2, [pc, #112]	; (80080f4 <TIM_OC4_SetConfig+0x104>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d00b      	beq.n	80080a0 <TIM_OC4_SetConfig+0xb0>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	4a1b      	ldr	r2, [pc, #108]	; (80080f8 <TIM_OC4_SetConfig+0x108>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d007      	beq.n	80080a0 <TIM_OC4_SetConfig+0xb0>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	4a1a      	ldr	r2, [pc, #104]	; (80080fc <TIM_OC4_SetConfig+0x10c>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d003      	beq.n	80080a0 <TIM_OC4_SetConfig+0xb0>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	4a19      	ldr	r2, [pc, #100]	; (8008100 <TIM_OC4_SetConfig+0x110>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d113      	bne.n	80080c8 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80080a6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80080a8:	693b      	ldr	r3, [r7, #16]
 80080aa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80080ae:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	695b      	ldr	r3, [r3, #20]
 80080b4:	019b      	lsls	r3, r3, #6
 80080b6:	693a      	ldr	r2, [r7, #16]
 80080b8:	4313      	orrs	r3, r2
 80080ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	699b      	ldr	r3, [r3, #24]
 80080c0:	019b      	lsls	r3, r3, #6
 80080c2:	693a      	ldr	r2, [r7, #16]
 80080c4:	4313      	orrs	r3, r2
 80080c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	693a      	ldr	r2, [r7, #16]
 80080cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	68fa      	ldr	r2, [r7, #12]
 80080d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	685a      	ldr	r2, [r3, #4]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	697a      	ldr	r2, [r7, #20]
 80080e0:	621a      	str	r2, [r3, #32]
}
 80080e2:	bf00      	nop
 80080e4:	371c      	adds	r7, #28
 80080e6:	46bd      	mov	sp, r7
 80080e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop
 80080f0:	40012c00 	.word	0x40012c00
 80080f4:	40013400 	.word	0x40013400
 80080f8:	40014000 	.word	0x40014000
 80080fc:	40014400 	.word	0x40014400
 8008100:	40014800 	.word	0x40014800

08008104 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008104:	b480      	push	{r7}
 8008106:	b087      	sub	sp, #28
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
 800810c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6a1b      	ldr	r3, [r3, #32]
 8008112:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6a1b      	ldr	r3, [r3, #32]
 800811e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800812a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008132:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008136:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	68fa      	ldr	r2, [r7, #12]
 800813e:	4313      	orrs	r3, r2
 8008140:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008148:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	041b      	lsls	r3, r3, #16
 8008150:	693a      	ldr	r2, [r7, #16]
 8008152:	4313      	orrs	r3, r2
 8008154:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	4a17      	ldr	r2, [pc, #92]	; (80081b8 <TIM_OC5_SetConfig+0xb4>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d00f      	beq.n	800817e <TIM_OC5_SetConfig+0x7a>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	4a16      	ldr	r2, [pc, #88]	; (80081bc <TIM_OC5_SetConfig+0xb8>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d00b      	beq.n	800817e <TIM_OC5_SetConfig+0x7a>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	4a15      	ldr	r2, [pc, #84]	; (80081c0 <TIM_OC5_SetConfig+0xbc>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d007      	beq.n	800817e <TIM_OC5_SetConfig+0x7a>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	4a14      	ldr	r2, [pc, #80]	; (80081c4 <TIM_OC5_SetConfig+0xc0>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d003      	beq.n	800817e <TIM_OC5_SetConfig+0x7a>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	4a13      	ldr	r2, [pc, #76]	; (80081c8 <TIM_OC5_SetConfig+0xc4>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d109      	bne.n	8008192 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008184:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	695b      	ldr	r3, [r3, #20]
 800818a:	021b      	lsls	r3, r3, #8
 800818c:	697a      	ldr	r2, [r7, #20]
 800818e:	4313      	orrs	r3, r2
 8008190:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	697a      	ldr	r2, [r7, #20]
 8008196:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	68fa      	ldr	r2, [r7, #12]
 800819c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	685a      	ldr	r2, [r3, #4]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	693a      	ldr	r2, [r7, #16]
 80081aa:	621a      	str	r2, [r3, #32]
}
 80081ac:	bf00      	nop
 80081ae:	371c      	adds	r7, #28
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr
 80081b8:	40012c00 	.word	0x40012c00
 80081bc:	40013400 	.word	0x40013400
 80081c0:	40014000 	.word	0x40014000
 80081c4:	40014400 	.word	0x40014400
 80081c8:	40014800 	.word	0x40014800

080081cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b087      	sub	sp, #28
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6a1b      	ldr	r3, [r3, #32]
 80081da:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6a1b      	ldr	r3, [r3, #32]
 80081e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80081fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	021b      	lsls	r3, r3, #8
 8008206:	68fa      	ldr	r2, [r7, #12]
 8008208:	4313      	orrs	r3, r2
 800820a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008212:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	689b      	ldr	r3, [r3, #8]
 8008218:	051b      	lsls	r3, r3, #20
 800821a:	693a      	ldr	r2, [r7, #16]
 800821c:	4313      	orrs	r3, r2
 800821e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	4a18      	ldr	r2, [pc, #96]	; (8008284 <TIM_OC6_SetConfig+0xb8>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d00f      	beq.n	8008248 <TIM_OC6_SetConfig+0x7c>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	4a17      	ldr	r2, [pc, #92]	; (8008288 <TIM_OC6_SetConfig+0xbc>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d00b      	beq.n	8008248 <TIM_OC6_SetConfig+0x7c>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	4a16      	ldr	r2, [pc, #88]	; (800828c <TIM_OC6_SetConfig+0xc0>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d007      	beq.n	8008248 <TIM_OC6_SetConfig+0x7c>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	4a15      	ldr	r2, [pc, #84]	; (8008290 <TIM_OC6_SetConfig+0xc4>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d003      	beq.n	8008248 <TIM_OC6_SetConfig+0x7c>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	4a14      	ldr	r2, [pc, #80]	; (8008294 <TIM_OC6_SetConfig+0xc8>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d109      	bne.n	800825c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800824e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	695b      	ldr	r3, [r3, #20]
 8008254:	029b      	lsls	r3, r3, #10
 8008256:	697a      	ldr	r2, [r7, #20]
 8008258:	4313      	orrs	r3, r2
 800825a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	697a      	ldr	r2, [r7, #20]
 8008260:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	68fa      	ldr	r2, [r7, #12]
 8008266:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	685a      	ldr	r2, [r3, #4]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	693a      	ldr	r2, [r7, #16]
 8008274:	621a      	str	r2, [r3, #32]
}
 8008276:	bf00      	nop
 8008278:	371c      	adds	r7, #28
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr
 8008282:	bf00      	nop
 8008284:	40012c00 	.word	0x40012c00
 8008288:	40013400 	.word	0x40013400
 800828c:	40014000 	.word	0x40014000
 8008290:	40014400 	.word	0x40014400
 8008294:	40014800 	.word	0x40014800

08008298 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008298:	b480      	push	{r7}
 800829a:	b087      	sub	sp, #28
 800829c:	af00      	add	r7, sp, #0
 800829e:	60f8      	str	r0, [r7, #12]
 80082a0:	60b9      	str	r1, [r7, #8]
 80082a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	6a1b      	ldr	r3, [r3, #32]
 80082a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	6a1b      	ldr	r3, [r3, #32]
 80082ae:	f023 0201 	bic.w	r2, r3, #1
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	699b      	ldr	r3, [r3, #24]
 80082ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80082c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	011b      	lsls	r3, r3, #4
 80082c8:	693a      	ldr	r2, [r7, #16]
 80082ca:	4313      	orrs	r3, r2
 80082cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	f023 030a 	bic.w	r3, r3, #10
 80082d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80082d6:	697a      	ldr	r2, [r7, #20]
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	4313      	orrs	r3, r2
 80082dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	693a      	ldr	r2, [r7, #16]
 80082e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	697a      	ldr	r2, [r7, #20]
 80082e8:	621a      	str	r2, [r3, #32]
}
 80082ea:	bf00      	nop
 80082ec:	371c      	adds	r7, #28
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr

080082f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082f6:	b480      	push	{r7}
 80082f8:	b087      	sub	sp, #28
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	60f8      	str	r0, [r7, #12]
 80082fe:	60b9      	str	r1, [r7, #8]
 8008300:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	6a1b      	ldr	r3, [r3, #32]
 8008306:	f023 0210 	bic.w	r2, r3, #16
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	699b      	ldr	r3, [r3, #24]
 8008312:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	6a1b      	ldr	r3, [r3, #32]
 8008318:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008320:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	031b      	lsls	r3, r3, #12
 8008326:	697a      	ldr	r2, [r7, #20]
 8008328:	4313      	orrs	r3, r2
 800832a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008332:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	011b      	lsls	r3, r3, #4
 8008338:	693a      	ldr	r2, [r7, #16]
 800833a:	4313      	orrs	r3, r2
 800833c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	697a      	ldr	r2, [r7, #20]
 8008342:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	693a      	ldr	r2, [r7, #16]
 8008348:	621a      	str	r2, [r3, #32]
}
 800834a:	bf00      	nop
 800834c:	371c      	adds	r7, #28
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr

08008356 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008356:	b480      	push	{r7}
 8008358:	b085      	sub	sp, #20
 800835a:	af00      	add	r7, sp, #0
 800835c:	6078      	str	r0, [r7, #4]
 800835e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	689b      	ldr	r3, [r3, #8]
 8008364:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800836c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008370:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008372:	683a      	ldr	r2, [r7, #0]
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	4313      	orrs	r3, r2
 8008378:	f043 0307 	orr.w	r3, r3, #7
 800837c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	68fa      	ldr	r2, [r7, #12]
 8008382:	609a      	str	r2, [r3, #8]
}
 8008384:	bf00      	nop
 8008386:	3714      	adds	r7, #20
 8008388:	46bd      	mov	sp, r7
 800838a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838e:	4770      	bx	lr

08008390 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008390:	b480      	push	{r7}
 8008392:	b087      	sub	sp, #28
 8008394:	af00      	add	r7, sp, #0
 8008396:	60f8      	str	r0, [r7, #12]
 8008398:	60b9      	str	r1, [r7, #8]
 800839a:	607a      	str	r2, [r7, #4]
 800839c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	689b      	ldr	r3, [r3, #8]
 80083a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80083aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	021a      	lsls	r2, r3, #8
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	431a      	orrs	r2, r3
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	4313      	orrs	r3, r2
 80083b8:	697a      	ldr	r2, [r7, #20]
 80083ba:	4313      	orrs	r3, r2
 80083bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	697a      	ldr	r2, [r7, #20]
 80083c2:	609a      	str	r2, [r3, #8]
}
 80083c4:	bf00      	nop
 80083c6:	371c      	adds	r7, #28
 80083c8:	46bd      	mov	sp, r7
 80083ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ce:	4770      	bx	lr

080083d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b087      	sub	sp, #28
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	60b9      	str	r1, [r7, #8]
 80083da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	f003 031f 	and.w	r3, r3, #31
 80083e2:	2201      	movs	r2, #1
 80083e4:	fa02 f303 	lsl.w	r3, r2, r3
 80083e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	6a1a      	ldr	r2, [r3, #32]
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	43db      	mvns	r3, r3
 80083f2:	401a      	ands	r2, r3
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	6a1a      	ldr	r2, [r3, #32]
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	f003 031f 	and.w	r3, r3, #31
 8008402:	6879      	ldr	r1, [r7, #4]
 8008404:	fa01 f303 	lsl.w	r3, r1, r3
 8008408:	431a      	orrs	r2, r3
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	621a      	str	r2, [r3, #32]
}
 800840e:	bf00      	nop
 8008410:	371c      	adds	r7, #28
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr
	...

0800841c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800841c:	b480      	push	{r7}
 800841e:	b085      	sub	sp, #20
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
 8008424:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800842c:	2b01      	cmp	r3, #1
 800842e:	d101      	bne.n	8008434 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008430:	2302      	movs	r3, #2
 8008432:	e065      	b.n	8008500 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2202      	movs	r2, #2
 8008440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	689b      	ldr	r3, [r3, #8]
 8008452:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a2c      	ldr	r2, [pc, #176]	; (800850c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d004      	beq.n	8008468 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a2b      	ldr	r2, [pc, #172]	; (8008510 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d108      	bne.n	800847a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800846e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	68fa      	ldr	r2, [r7, #12]
 8008476:	4313      	orrs	r3, r2
 8008478:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008480:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008484:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	68fa      	ldr	r2, [r7, #12]
 800848c:	4313      	orrs	r3, r2
 800848e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	68fa      	ldr	r2, [r7, #12]
 8008496:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4a1b      	ldr	r2, [pc, #108]	; (800850c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d018      	beq.n	80084d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084aa:	d013      	beq.n	80084d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a18      	ldr	r2, [pc, #96]	; (8008514 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d00e      	beq.n	80084d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a17      	ldr	r2, [pc, #92]	; (8008518 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d009      	beq.n	80084d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a12      	ldr	r2, [pc, #72]	; (8008510 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d004      	beq.n	80084d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a13      	ldr	r2, [pc, #76]	; (800851c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d10c      	bne.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80084da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	68ba      	ldr	r2, [r7, #8]
 80084e2:	4313      	orrs	r3, r2
 80084e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	68ba      	ldr	r2, [r7, #8]
 80084ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2201      	movs	r2, #1
 80084f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2200      	movs	r2, #0
 80084fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084fe:	2300      	movs	r3, #0
}
 8008500:	4618      	mov	r0, r3
 8008502:	3714      	adds	r7, #20
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr
 800850c:	40012c00 	.word	0x40012c00
 8008510:	40013400 	.word	0x40013400
 8008514:	40000400 	.word	0x40000400
 8008518:	40000800 	.word	0x40000800
 800851c:	40014000 	.word	0x40014000

08008520 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008528:	bf00      	nop
 800852a:	370c      	adds	r7, #12
 800852c:	46bd      	mov	sp, r7
 800852e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008532:	4770      	bx	lr

08008534 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008534:	b480      	push	{r7}
 8008536:	b083      	sub	sp, #12
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800853c:	bf00      	nop
 800853e:	370c      	adds	r7, #12
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008548:	b480      	push	{r7}
 800854a:	b083      	sub	sp, #12
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008550:	bf00      	nop
 8008552:	370c      	adds	r7, #12
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800855c:	b480      	push	{r7}
 800855e:	b083      	sub	sp, #12
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008564:	bf00      	nop
 8008566:	370c      	adds	r7, #12
 8008568:	46bd      	mov	sp, r7
 800856a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856e:	4770      	bx	lr

08008570 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008570:	b480      	push	{r7}
 8008572:	b083      	sub	sp, #12
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008578:	bf00      	nop
 800857a:	370c      	adds	r7, #12
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008584:	b480      	push	{r7}
 8008586:	b083      	sub	sp, #12
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800858c:	bf00      	nop
 800858e:	370c      	adds	r7, #12
 8008590:	46bd      	mov	sp, r7
 8008592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008596:	4770      	bx	lr

08008598 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008598:	b480      	push	{r7}
 800859a:	b083      	sub	sp, #12
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80085a0:	bf00      	nop
 80085a2:	370c      	adds	r7, #12
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr

080085ac <__errno>:
 80085ac:	4b01      	ldr	r3, [pc, #4]	; (80085b4 <__errno+0x8>)
 80085ae:	6818      	ldr	r0, [r3, #0]
 80085b0:	4770      	bx	lr
 80085b2:	bf00      	nop
 80085b4:	2000000c 	.word	0x2000000c

080085b8 <__libc_init_array>:
 80085b8:	b570      	push	{r4, r5, r6, lr}
 80085ba:	4d0d      	ldr	r5, [pc, #52]	; (80085f0 <__libc_init_array+0x38>)
 80085bc:	4c0d      	ldr	r4, [pc, #52]	; (80085f4 <__libc_init_array+0x3c>)
 80085be:	1b64      	subs	r4, r4, r5
 80085c0:	10a4      	asrs	r4, r4, #2
 80085c2:	2600      	movs	r6, #0
 80085c4:	42a6      	cmp	r6, r4
 80085c6:	d109      	bne.n	80085dc <__libc_init_array+0x24>
 80085c8:	4d0b      	ldr	r5, [pc, #44]	; (80085f8 <__libc_init_array+0x40>)
 80085ca:	4c0c      	ldr	r4, [pc, #48]	; (80085fc <__libc_init_array+0x44>)
 80085cc:	f001 f91a 	bl	8009804 <_init>
 80085d0:	1b64      	subs	r4, r4, r5
 80085d2:	10a4      	asrs	r4, r4, #2
 80085d4:	2600      	movs	r6, #0
 80085d6:	42a6      	cmp	r6, r4
 80085d8:	d105      	bne.n	80085e6 <__libc_init_array+0x2e>
 80085da:	bd70      	pop	{r4, r5, r6, pc}
 80085dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80085e0:	4798      	blx	r3
 80085e2:	3601      	adds	r6, #1
 80085e4:	e7ee      	b.n	80085c4 <__libc_init_array+0xc>
 80085e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80085ea:	4798      	blx	r3
 80085ec:	3601      	adds	r6, #1
 80085ee:	e7f2      	b.n	80085d6 <__libc_init_array+0x1e>
 80085f0:	08009f54 	.word	0x08009f54
 80085f4:	08009f54 	.word	0x08009f54
 80085f8:	08009f54 	.word	0x08009f54
 80085fc:	08009f58 	.word	0x08009f58

08008600 <memset>:
 8008600:	4402      	add	r2, r0
 8008602:	4603      	mov	r3, r0
 8008604:	4293      	cmp	r3, r2
 8008606:	d100      	bne.n	800860a <memset+0xa>
 8008608:	4770      	bx	lr
 800860a:	f803 1b01 	strb.w	r1, [r3], #1
 800860e:	e7f9      	b.n	8008604 <memset+0x4>

08008610 <iprintf>:
 8008610:	b40f      	push	{r0, r1, r2, r3}
 8008612:	4b0a      	ldr	r3, [pc, #40]	; (800863c <iprintf+0x2c>)
 8008614:	b513      	push	{r0, r1, r4, lr}
 8008616:	681c      	ldr	r4, [r3, #0]
 8008618:	b124      	cbz	r4, 8008624 <iprintf+0x14>
 800861a:	69a3      	ldr	r3, [r4, #24]
 800861c:	b913      	cbnz	r3, 8008624 <iprintf+0x14>
 800861e:	4620      	mov	r0, r4
 8008620:	f000 fa5e 	bl	8008ae0 <__sinit>
 8008624:	ab05      	add	r3, sp, #20
 8008626:	9a04      	ldr	r2, [sp, #16]
 8008628:	68a1      	ldr	r1, [r4, #8]
 800862a:	9301      	str	r3, [sp, #4]
 800862c:	4620      	mov	r0, r4
 800862e:	f000 fc2f 	bl	8008e90 <_vfiprintf_r>
 8008632:	b002      	add	sp, #8
 8008634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008638:	b004      	add	sp, #16
 800863a:	4770      	bx	lr
 800863c:	2000000c 	.word	0x2000000c

08008640 <_puts_r>:
 8008640:	b570      	push	{r4, r5, r6, lr}
 8008642:	460e      	mov	r6, r1
 8008644:	4605      	mov	r5, r0
 8008646:	b118      	cbz	r0, 8008650 <_puts_r+0x10>
 8008648:	6983      	ldr	r3, [r0, #24]
 800864a:	b90b      	cbnz	r3, 8008650 <_puts_r+0x10>
 800864c:	f000 fa48 	bl	8008ae0 <__sinit>
 8008650:	69ab      	ldr	r3, [r5, #24]
 8008652:	68ac      	ldr	r4, [r5, #8]
 8008654:	b913      	cbnz	r3, 800865c <_puts_r+0x1c>
 8008656:	4628      	mov	r0, r5
 8008658:	f000 fa42 	bl	8008ae0 <__sinit>
 800865c:	4b2c      	ldr	r3, [pc, #176]	; (8008710 <_puts_r+0xd0>)
 800865e:	429c      	cmp	r4, r3
 8008660:	d120      	bne.n	80086a4 <_puts_r+0x64>
 8008662:	686c      	ldr	r4, [r5, #4]
 8008664:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008666:	07db      	lsls	r3, r3, #31
 8008668:	d405      	bmi.n	8008676 <_puts_r+0x36>
 800866a:	89a3      	ldrh	r3, [r4, #12]
 800866c:	0598      	lsls	r0, r3, #22
 800866e:	d402      	bmi.n	8008676 <_puts_r+0x36>
 8008670:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008672:	f000 fad3 	bl	8008c1c <__retarget_lock_acquire_recursive>
 8008676:	89a3      	ldrh	r3, [r4, #12]
 8008678:	0719      	lsls	r1, r3, #28
 800867a:	d51d      	bpl.n	80086b8 <_puts_r+0x78>
 800867c:	6923      	ldr	r3, [r4, #16]
 800867e:	b1db      	cbz	r3, 80086b8 <_puts_r+0x78>
 8008680:	3e01      	subs	r6, #1
 8008682:	68a3      	ldr	r3, [r4, #8]
 8008684:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008688:	3b01      	subs	r3, #1
 800868a:	60a3      	str	r3, [r4, #8]
 800868c:	bb39      	cbnz	r1, 80086de <_puts_r+0x9e>
 800868e:	2b00      	cmp	r3, #0
 8008690:	da38      	bge.n	8008704 <_puts_r+0xc4>
 8008692:	4622      	mov	r2, r4
 8008694:	210a      	movs	r1, #10
 8008696:	4628      	mov	r0, r5
 8008698:	f000 f848 	bl	800872c <__swbuf_r>
 800869c:	3001      	adds	r0, #1
 800869e:	d011      	beq.n	80086c4 <_puts_r+0x84>
 80086a0:	250a      	movs	r5, #10
 80086a2:	e011      	b.n	80086c8 <_puts_r+0x88>
 80086a4:	4b1b      	ldr	r3, [pc, #108]	; (8008714 <_puts_r+0xd4>)
 80086a6:	429c      	cmp	r4, r3
 80086a8:	d101      	bne.n	80086ae <_puts_r+0x6e>
 80086aa:	68ac      	ldr	r4, [r5, #8]
 80086ac:	e7da      	b.n	8008664 <_puts_r+0x24>
 80086ae:	4b1a      	ldr	r3, [pc, #104]	; (8008718 <_puts_r+0xd8>)
 80086b0:	429c      	cmp	r4, r3
 80086b2:	bf08      	it	eq
 80086b4:	68ec      	ldreq	r4, [r5, #12]
 80086b6:	e7d5      	b.n	8008664 <_puts_r+0x24>
 80086b8:	4621      	mov	r1, r4
 80086ba:	4628      	mov	r0, r5
 80086bc:	f000 f888 	bl	80087d0 <__swsetup_r>
 80086c0:	2800      	cmp	r0, #0
 80086c2:	d0dd      	beq.n	8008680 <_puts_r+0x40>
 80086c4:	f04f 35ff 	mov.w	r5, #4294967295
 80086c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086ca:	07da      	lsls	r2, r3, #31
 80086cc:	d405      	bmi.n	80086da <_puts_r+0x9a>
 80086ce:	89a3      	ldrh	r3, [r4, #12]
 80086d0:	059b      	lsls	r3, r3, #22
 80086d2:	d402      	bmi.n	80086da <_puts_r+0x9a>
 80086d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086d6:	f000 faa2 	bl	8008c1e <__retarget_lock_release_recursive>
 80086da:	4628      	mov	r0, r5
 80086dc:	bd70      	pop	{r4, r5, r6, pc}
 80086de:	2b00      	cmp	r3, #0
 80086e0:	da04      	bge.n	80086ec <_puts_r+0xac>
 80086e2:	69a2      	ldr	r2, [r4, #24]
 80086e4:	429a      	cmp	r2, r3
 80086e6:	dc06      	bgt.n	80086f6 <_puts_r+0xb6>
 80086e8:	290a      	cmp	r1, #10
 80086ea:	d004      	beq.n	80086f6 <_puts_r+0xb6>
 80086ec:	6823      	ldr	r3, [r4, #0]
 80086ee:	1c5a      	adds	r2, r3, #1
 80086f0:	6022      	str	r2, [r4, #0]
 80086f2:	7019      	strb	r1, [r3, #0]
 80086f4:	e7c5      	b.n	8008682 <_puts_r+0x42>
 80086f6:	4622      	mov	r2, r4
 80086f8:	4628      	mov	r0, r5
 80086fa:	f000 f817 	bl	800872c <__swbuf_r>
 80086fe:	3001      	adds	r0, #1
 8008700:	d1bf      	bne.n	8008682 <_puts_r+0x42>
 8008702:	e7df      	b.n	80086c4 <_puts_r+0x84>
 8008704:	6823      	ldr	r3, [r4, #0]
 8008706:	250a      	movs	r5, #10
 8008708:	1c5a      	adds	r2, r3, #1
 800870a:	6022      	str	r2, [r4, #0]
 800870c:	701d      	strb	r5, [r3, #0]
 800870e:	e7db      	b.n	80086c8 <_puts_r+0x88>
 8008710:	08009ed8 	.word	0x08009ed8
 8008714:	08009ef8 	.word	0x08009ef8
 8008718:	08009eb8 	.word	0x08009eb8

0800871c <puts>:
 800871c:	4b02      	ldr	r3, [pc, #8]	; (8008728 <puts+0xc>)
 800871e:	4601      	mov	r1, r0
 8008720:	6818      	ldr	r0, [r3, #0]
 8008722:	f7ff bf8d 	b.w	8008640 <_puts_r>
 8008726:	bf00      	nop
 8008728:	2000000c 	.word	0x2000000c

0800872c <__swbuf_r>:
 800872c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800872e:	460e      	mov	r6, r1
 8008730:	4614      	mov	r4, r2
 8008732:	4605      	mov	r5, r0
 8008734:	b118      	cbz	r0, 800873e <__swbuf_r+0x12>
 8008736:	6983      	ldr	r3, [r0, #24]
 8008738:	b90b      	cbnz	r3, 800873e <__swbuf_r+0x12>
 800873a:	f000 f9d1 	bl	8008ae0 <__sinit>
 800873e:	4b21      	ldr	r3, [pc, #132]	; (80087c4 <__swbuf_r+0x98>)
 8008740:	429c      	cmp	r4, r3
 8008742:	d12b      	bne.n	800879c <__swbuf_r+0x70>
 8008744:	686c      	ldr	r4, [r5, #4]
 8008746:	69a3      	ldr	r3, [r4, #24]
 8008748:	60a3      	str	r3, [r4, #8]
 800874a:	89a3      	ldrh	r3, [r4, #12]
 800874c:	071a      	lsls	r2, r3, #28
 800874e:	d52f      	bpl.n	80087b0 <__swbuf_r+0x84>
 8008750:	6923      	ldr	r3, [r4, #16]
 8008752:	b36b      	cbz	r3, 80087b0 <__swbuf_r+0x84>
 8008754:	6923      	ldr	r3, [r4, #16]
 8008756:	6820      	ldr	r0, [r4, #0]
 8008758:	1ac0      	subs	r0, r0, r3
 800875a:	6963      	ldr	r3, [r4, #20]
 800875c:	b2f6      	uxtb	r6, r6
 800875e:	4283      	cmp	r3, r0
 8008760:	4637      	mov	r7, r6
 8008762:	dc04      	bgt.n	800876e <__swbuf_r+0x42>
 8008764:	4621      	mov	r1, r4
 8008766:	4628      	mov	r0, r5
 8008768:	f000 f926 	bl	80089b8 <_fflush_r>
 800876c:	bb30      	cbnz	r0, 80087bc <__swbuf_r+0x90>
 800876e:	68a3      	ldr	r3, [r4, #8]
 8008770:	3b01      	subs	r3, #1
 8008772:	60a3      	str	r3, [r4, #8]
 8008774:	6823      	ldr	r3, [r4, #0]
 8008776:	1c5a      	adds	r2, r3, #1
 8008778:	6022      	str	r2, [r4, #0]
 800877a:	701e      	strb	r6, [r3, #0]
 800877c:	6963      	ldr	r3, [r4, #20]
 800877e:	3001      	adds	r0, #1
 8008780:	4283      	cmp	r3, r0
 8008782:	d004      	beq.n	800878e <__swbuf_r+0x62>
 8008784:	89a3      	ldrh	r3, [r4, #12]
 8008786:	07db      	lsls	r3, r3, #31
 8008788:	d506      	bpl.n	8008798 <__swbuf_r+0x6c>
 800878a:	2e0a      	cmp	r6, #10
 800878c:	d104      	bne.n	8008798 <__swbuf_r+0x6c>
 800878e:	4621      	mov	r1, r4
 8008790:	4628      	mov	r0, r5
 8008792:	f000 f911 	bl	80089b8 <_fflush_r>
 8008796:	b988      	cbnz	r0, 80087bc <__swbuf_r+0x90>
 8008798:	4638      	mov	r0, r7
 800879a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800879c:	4b0a      	ldr	r3, [pc, #40]	; (80087c8 <__swbuf_r+0x9c>)
 800879e:	429c      	cmp	r4, r3
 80087a0:	d101      	bne.n	80087a6 <__swbuf_r+0x7a>
 80087a2:	68ac      	ldr	r4, [r5, #8]
 80087a4:	e7cf      	b.n	8008746 <__swbuf_r+0x1a>
 80087a6:	4b09      	ldr	r3, [pc, #36]	; (80087cc <__swbuf_r+0xa0>)
 80087a8:	429c      	cmp	r4, r3
 80087aa:	bf08      	it	eq
 80087ac:	68ec      	ldreq	r4, [r5, #12]
 80087ae:	e7ca      	b.n	8008746 <__swbuf_r+0x1a>
 80087b0:	4621      	mov	r1, r4
 80087b2:	4628      	mov	r0, r5
 80087b4:	f000 f80c 	bl	80087d0 <__swsetup_r>
 80087b8:	2800      	cmp	r0, #0
 80087ba:	d0cb      	beq.n	8008754 <__swbuf_r+0x28>
 80087bc:	f04f 37ff 	mov.w	r7, #4294967295
 80087c0:	e7ea      	b.n	8008798 <__swbuf_r+0x6c>
 80087c2:	bf00      	nop
 80087c4:	08009ed8 	.word	0x08009ed8
 80087c8:	08009ef8 	.word	0x08009ef8
 80087cc:	08009eb8 	.word	0x08009eb8

080087d0 <__swsetup_r>:
 80087d0:	4b32      	ldr	r3, [pc, #200]	; (800889c <__swsetup_r+0xcc>)
 80087d2:	b570      	push	{r4, r5, r6, lr}
 80087d4:	681d      	ldr	r5, [r3, #0]
 80087d6:	4606      	mov	r6, r0
 80087d8:	460c      	mov	r4, r1
 80087da:	b125      	cbz	r5, 80087e6 <__swsetup_r+0x16>
 80087dc:	69ab      	ldr	r3, [r5, #24]
 80087de:	b913      	cbnz	r3, 80087e6 <__swsetup_r+0x16>
 80087e0:	4628      	mov	r0, r5
 80087e2:	f000 f97d 	bl	8008ae0 <__sinit>
 80087e6:	4b2e      	ldr	r3, [pc, #184]	; (80088a0 <__swsetup_r+0xd0>)
 80087e8:	429c      	cmp	r4, r3
 80087ea:	d10f      	bne.n	800880c <__swsetup_r+0x3c>
 80087ec:	686c      	ldr	r4, [r5, #4]
 80087ee:	89a3      	ldrh	r3, [r4, #12]
 80087f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80087f4:	0719      	lsls	r1, r3, #28
 80087f6:	d42c      	bmi.n	8008852 <__swsetup_r+0x82>
 80087f8:	06dd      	lsls	r5, r3, #27
 80087fa:	d411      	bmi.n	8008820 <__swsetup_r+0x50>
 80087fc:	2309      	movs	r3, #9
 80087fe:	6033      	str	r3, [r6, #0]
 8008800:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008804:	81a3      	strh	r3, [r4, #12]
 8008806:	f04f 30ff 	mov.w	r0, #4294967295
 800880a:	e03e      	b.n	800888a <__swsetup_r+0xba>
 800880c:	4b25      	ldr	r3, [pc, #148]	; (80088a4 <__swsetup_r+0xd4>)
 800880e:	429c      	cmp	r4, r3
 8008810:	d101      	bne.n	8008816 <__swsetup_r+0x46>
 8008812:	68ac      	ldr	r4, [r5, #8]
 8008814:	e7eb      	b.n	80087ee <__swsetup_r+0x1e>
 8008816:	4b24      	ldr	r3, [pc, #144]	; (80088a8 <__swsetup_r+0xd8>)
 8008818:	429c      	cmp	r4, r3
 800881a:	bf08      	it	eq
 800881c:	68ec      	ldreq	r4, [r5, #12]
 800881e:	e7e6      	b.n	80087ee <__swsetup_r+0x1e>
 8008820:	0758      	lsls	r0, r3, #29
 8008822:	d512      	bpl.n	800884a <__swsetup_r+0x7a>
 8008824:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008826:	b141      	cbz	r1, 800883a <__swsetup_r+0x6a>
 8008828:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800882c:	4299      	cmp	r1, r3
 800882e:	d002      	beq.n	8008836 <__swsetup_r+0x66>
 8008830:	4630      	mov	r0, r6
 8008832:	f000 fa59 	bl	8008ce8 <_free_r>
 8008836:	2300      	movs	r3, #0
 8008838:	6363      	str	r3, [r4, #52]	; 0x34
 800883a:	89a3      	ldrh	r3, [r4, #12]
 800883c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008840:	81a3      	strh	r3, [r4, #12]
 8008842:	2300      	movs	r3, #0
 8008844:	6063      	str	r3, [r4, #4]
 8008846:	6923      	ldr	r3, [r4, #16]
 8008848:	6023      	str	r3, [r4, #0]
 800884a:	89a3      	ldrh	r3, [r4, #12]
 800884c:	f043 0308 	orr.w	r3, r3, #8
 8008850:	81a3      	strh	r3, [r4, #12]
 8008852:	6923      	ldr	r3, [r4, #16]
 8008854:	b94b      	cbnz	r3, 800886a <__swsetup_r+0x9a>
 8008856:	89a3      	ldrh	r3, [r4, #12]
 8008858:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800885c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008860:	d003      	beq.n	800886a <__swsetup_r+0x9a>
 8008862:	4621      	mov	r1, r4
 8008864:	4630      	mov	r0, r6
 8008866:	f000 f9ff 	bl	8008c68 <__smakebuf_r>
 800886a:	89a0      	ldrh	r0, [r4, #12]
 800886c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008870:	f010 0301 	ands.w	r3, r0, #1
 8008874:	d00a      	beq.n	800888c <__swsetup_r+0xbc>
 8008876:	2300      	movs	r3, #0
 8008878:	60a3      	str	r3, [r4, #8]
 800887a:	6963      	ldr	r3, [r4, #20]
 800887c:	425b      	negs	r3, r3
 800887e:	61a3      	str	r3, [r4, #24]
 8008880:	6923      	ldr	r3, [r4, #16]
 8008882:	b943      	cbnz	r3, 8008896 <__swsetup_r+0xc6>
 8008884:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008888:	d1ba      	bne.n	8008800 <__swsetup_r+0x30>
 800888a:	bd70      	pop	{r4, r5, r6, pc}
 800888c:	0781      	lsls	r1, r0, #30
 800888e:	bf58      	it	pl
 8008890:	6963      	ldrpl	r3, [r4, #20]
 8008892:	60a3      	str	r3, [r4, #8]
 8008894:	e7f4      	b.n	8008880 <__swsetup_r+0xb0>
 8008896:	2000      	movs	r0, #0
 8008898:	e7f7      	b.n	800888a <__swsetup_r+0xba>
 800889a:	bf00      	nop
 800889c:	2000000c 	.word	0x2000000c
 80088a0:	08009ed8 	.word	0x08009ed8
 80088a4:	08009ef8 	.word	0x08009ef8
 80088a8:	08009eb8 	.word	0x08009eb8

080088ac <__sflush_r>:
 80088ac:	898a      	ldrh	r2, [r1, #12]
 80088ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088b2:	4605      	mov	r5, r0
 80088b4:	0710      	lsls	r0, r2, #28
 80088b6:	460c      	mov	r4, r1
 80088b8:	d458      	bmi.n	800896c <__sflush_r+0xc0>
 80088ba:	684b      	ldr	r3, [r1, #4]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	dc05      	bgt.n	80088cc <__sflush_r+0x20>
 80088c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	dc02      	bgt.n	80088cc <__sflush_r+0x20>
 80088c6:	2000      	movs	r0, #0
 80088c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088ce:	2e00      	cmp	r6, #0
 80088d0:	d0f9      	beq.n	80088c6 <__sflush_r+0x1a>
 80088d2:	2300      	movs	r3, #0
 80088d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80088d8:	682f      	ldr	r7, [r5, #0]
 80088da:	602b      	str	r3, [r5, #0]
 80088dc:	d032      	beq.n	8008944 <__sflush_r+0x98>
 80088de:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80088e0:	89a3      	ldrh	r3, [r4, #12]
 80088e2:	075a      	lsls	r2, r3, #29
 80088e4:	d505      	bpl.n	80088f2 <__sflush_r+0x46>
 80088e6:	6863      	ldr	r3, [r4, #4]
 80088e8:	1ac0      	subs	r0, r0, r3
 80088ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80088ec:	b10b      	cbz	r3, 80088f2 <__sflush_r+0x46>
 80088ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80088f0:	1ac0      	subs	r0, r0, r3
 80088f2:	2300      	movs	r3, #0
 80088f4:	4602      	mov	r2, r0
 80088f6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088f8:	6a21      	ldr	r1, [r4, #32]
 80088fa:	4628      	mov	r0, r5
 80088fc:	47b0      	blx	r6
 80088fe:	1c43      	adds	r3, r0, #1
 8008900:	89a3      	ldrh	r3, [r4, #12]
 8008902:	d106      	bne.n	8008912 <__sflush_r+0x66>
 8008904:	6829      	ldr	r1, [r5, #0]
 8008906:	291d      	cmp	r1, #29
 8008908:	d82c      	bhi.n	8008964 <__sflush_r+0xb8>
 800890a:	4a2a      	ldr	r2, [pc, #168]	; (80089b4 <__sflush_r+0x108>)
 800890c:	40ca      	lsrs	r2, r1
 800890e:	07d6      	lsls	r6, r2, #31
 8008910:	d528      	bpl.n	8008964 <__sflush_r+0xb8>
 8008912:	2200      	movs	r2, #0
 8008914:	6062      	str	r2, [r4, #4]
 8008916:	04d9      	lsls	r1, r3, #19
 8008918:	6922      	ldr	r2, [r4, #16]
 800891a:	6022      	str	r2, [r4, #0]
 800891c:	d504      	bpl.n	8008928 <__sflush_r+0x7c>
 800891e:	1c42      	adds	r2, r0, #1
 8008920:	d101      	bne.n	8008926 <__sflush_r+0x7a>
 8008922:	682b      	ldr	r3, [r5, #0]
 8008924:	b903      	cbnz	r3, 8008928 <__sflush_r+0x7c>
 8008926:	6560      	str	r0, [r4, #84]	; 0x54
 8008928:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800892a:	602f      	str	r7, [r5, #0]
 800892c:	2900      	cmp	r1, #0
 800892e:	d0ca      	beq.n	80088c6 <__sflush_r+0x1a>
 8008930:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008934:	4299      	cmp	r1, r3
 8008936:	d002      	beq.n	800893e <__sflush_r+0x92>
 8008938:	4628      	mov	r0, r5
 800893a:	f000 f9d5 	bl	8008ce8 <_free_r>
 800893e:	2000      	movs	r0, #0
 8008940:	6360      	str	r0, [r4, #52]	; 0x34
 8008942:	e7c1      	b.n	80088c8 <__sflush_r+0x1c>
 8008944:	6a21      	ldr	r1, [r4, #32]
 8008946:	2301      	movs	r3, #1
 8008948:	4628      	mov	r0, r5
 800894a:	47b0      	blx	r6
 800894c:	1c41      	adds	r1, r0, #1
 800894e:	d1c7      	bne.n	80088e0 <__sflush_r+0x34>
 8008950:	682b      	ldr	r3, [r5, #0]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d0c4      	beq.n	80088e0 <__sflush_r+0x34>
 8008956:	2b1d      	cmp	r3, #29
 8008958:	d001      	beq.n	800895e <__sflush_r+0xb2>
 800895a:	2b16      	cmp	r3, #22
 800895c:	d101      	bne.n	8008962 <__sflush_r+0xb6>
 800895e:	602f      	str	r7, [r5, #0]
 8008960:	e7b1      	b.n	80088c6 <__sflush_r+0x1a>
 8008962:	89a3      	ldrh	r3, [r4, #12]
 8008964:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008968:	81a3      	strh	r3, [r4, #12]
 800896a:	e7ad      	b.n	80088c8 <__sflush_r+0x1c>
 800896c:	690f      	ldr	r7, [r1, #16]
 800896e:	2f00      	cmp	r7, #0
 8008970:	d0a9      	beq.n	80088c6 <__sflush_r+0x1a>
 8008972:	0793      	lsls	r3, r2, #30
 8008974:	680e      	ldr	r6, [r1, #0]
 8008976:	bf08      	it	eq
 8008978:	694b      	ldreq	r3, [r1, #20]
 800897a:	600f      	str	r7, [r1, #0]
 800897c:	bf18      	it	ne
 800897e:	2300      	movne	r3, #0
 8008980:	eba6 0807 	sub.w	r8, r6, r7
 8008984:	608b      	str	r3, [r1, #8]
 8008986:	f1b8 0f00 	cmp.w	r8, #0
 800898a:	dd9c      	ble.n	80088c6 <__sflush_r+0x1a>
 800898c:	6a21      	ldr	r1, [r4, #32]
 800898e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008990:	4643      	mov	r3, r8
 8008992:	463a      	mov	r2, r7
 8008994:	4628      	mov	r0, r5
 8008996:	47b0      	blx	r6
 8008998:	2800      	cmp	r0, #0
 800899a:	dc06      	bgt.n	80089aa <__sflush_r+0xfe>
 800899c:	89a3      	ldrh	r3, [r4, #12]
 800899e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089a2:	81a3      	strh	r3, [r4, #12]
 80089a4:	f04f 30ff 	mov.w	r0, #4294967295
 80089a8:	e78e      	b.n	80088c8 <__sflush_r+0x1c>
 80089aa:	4407      	add	r7, r0
 80089ac:	eba8 0800 	sub.w	r8, r8, r0
 80089b0:	e7e9      	b.n	8008986 <__sflush_r+0xda>
 80089b2:	bf00      	nop
 80089b4:	20400001 	.word	0x20400001

080089b8 <_fflush_r>:
 80089b8:	b538      	push	{r3, r4, r5, lr}
 80089ba:	690b      	ldr	r3, [r1, #16]
 80089bc:	4605      	mov	r5, r0
 80089be:	460c      	mov	r4, r1
 80089c0:	b913      	cbnz	r3, 80089c8 <_fflush_r+0x10>
 80089c2:	2500      	movs	r5, #0
 80089c4:	4628      	mov	r0, r5
 80089c6:	bd38      	pop	{r3, r4, r5, pc}
 80089c8:	b118      	cbz	r0, 80089d2 <_fflush_r+0x1a>
 80089ca:	6983      	ldr	r3, [r0, #24]
 80089cc:	b90b      	cbnz	r3, 80089d2 <_fflush_r+0x1a>
 80089ce:	f000 f887 	bl	8008ae0 <__sinit>
 80089d2:	4b14      	ldr	r3, [pc, #80]	; (8008a24 <_fflush_r+0x6c>)
 80089d4:	429c      	cmp	r4, r3
 80089d6:	d11b      	bne.n	8008a10 <_fflush_r+0x58>
 80089d8:	686c      	ldr	r4, [r5, #4]
 80089da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d0ef      	beq.n	80089c2 <_fflush_r+0xa>
 80089e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80089e4:	07d0      	lsls	r0, r2, #31
 80089e6:	d404      	bmi.n	80089f2 <_fflush_r+0x3a>
 80089e8:	0599      	lsls	r1, r3, #22
 80089ea:	d402      	bmi.n	80089f2 <_fflush_r+0x3a>
 80089ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089ee:	f000 f915 	bl	8008c1c <__retarget_lock_acquire_recursive>
 80089f2:	4628      	mov	r0, r5
 80089f4:	4621      	mov	r1, r4
 80089f6:	f7ff ff59 	bl	80088ac <__sflush_r>
 80089fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80089fc:	07da      	lsls	r2, r3, #31
 80089fe:	4605      	mov	r5, r0
 8008a00:	d4e0      	bmi.n	80089c4 <_fflush_r+0xc>
 8008a02:	89a3      	ldrh	r3, [r4, #12]
 8008a04:	059b      	lsls	r3, r3, #22
 8008a06:	d4dd      	bmi.n	80089c4 <_fflush_r+0xc>
 8008a08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a0a:	f000 f908 	bl	8008c1e <__retarget_lock_release_recursive>
 8008a0e:	e7d9      	b.n	80089c4 <_fflush_r+0xc>
 8008a10:	4b05      	ldr	r3, [pc, #20]	; (8008a28 <_fflush_r+0x70>)
 8008a12:	429c      	cmp	r4, r3
 8008a14:	d101      	bne.n	8008a1a <_fflush_r+0x62>
 8008a16:	68ac      	ldr	r4, [r5, #8]
 8008a18:	e7df      	b.n	80089da <_fflush_r+0x22>
 8008a1a:	4b04      	ldr	r3, [pc, #16]	; (8008a2c <_fflush_r+0x74>)
 8008a1c:	429c      	cmp	r4, r3
 8008a1e:	bf08      	it	eq
 8008a20:	68ec      	ldreq	r4, [r5, #12]
 8008a22:	e7da      	b.n	80089da <_fflush_r+0x22>
 8008a24:	08009ed8 	.word	0x08009ed8
 8008a28:	08009ef8 	.word	0x08009ef8
 8008a2c:	08009eb8 	.word	0x08009eb8

08008a30 <std>:
 8008a30:	2300      	movs	r3, #0
 8008a32:	b510      	push	{r4, lr}
 8008a34:	4604      	mov	r4, r0
 8008a36:	e9c0 3300 	strd	r3, r3, [r0]
 8008a3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a3e:	6083      	str	r3, [r0, #8]
 8008a40:	8181      	strh	r1, [r0, #12]
 8008a42:	6643      	str	r3, [r0, #100]	; 0x64
 8008a44:	81c2      	strh	r2, [r0, #14]
 8008a46:	6183      	str	r3, [r0, #24]
 8008a48:	4619      	mov	r1, r3
 8008a4a:	2208      	movs	r2, #8
 8008a4c:	305c      	adds	r0, #92	; 0x5c
 8008a4e:	f7ff fdd7 	bl	8008600 <memset>
 8008a52:	4b05      	ldr	r3, [pc, #20]	; (8008a68 <std+0x38>)
 8008a54:	6263      	str	r3, [r4, #36]	; 0x24
 8008a56:	4b05      	ldr	r3, [pc, #20]	; (8008a6c <std+0x3c>)
 8008a58:	62a3      	str	r3, [r4, #40]	; 0x28
 8008a5a:	4b05      	ldr	r3, [pc, #20]	; (8008a70 <std+0x40>)
 8008a5c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008a5e:	4b05      	ldr	r3, [pc, #20]	; (8008a74 <std+0x44>)
 8008a60:	6224      	str	r4, [r4, #32]
 8008a62:	6323      	str	r3, [r4, #48]	; 0x30
 8008a64:	bd10      	pop	{r4, pc}
 8008a66:	bf00      	nop
 8008a68:	08009439 	.word	0x08009439
 8008a6c:	0800945b 	.word	0x0800945b
 8008a70:	08009493 	.word	0x08009493
 8008a74:	080094b7 	.word	0x080094b7

08008a78 <_cleanup_r>:
 8008a78:	4901      	ldr	r1, [pc, #4]	; (8008a80 <_cleanup_r+0x8>)
 8008a7a:	f000 b8af 	b.w	8008bdc <_fwalk_reent>
 8008a7e:	bf00      	nop
 8008a80:	080089b9 	.word	0x080089b9

08008a84 <__sfmoreglue>:
 8008a84:	b570      	push	{r4, r5, r6, lr}
 8008a86:	1e4a      	subs	r2, r1, #1
 8008a88:	2568      	movs	r5, #104	; 0x68
 8008a8a:	4355      	muls	r5, r2
 8008a8c:	460e      	mov	r6, r1
 8008a8e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008a92:	f000 f979 	bl	8008d88 <_malloc_r>
 8008a96:	4604      	mov	r4, r0
 8008a98:	b140      	cbz	r0, 8008aac <__sfmoreglue+0x28>
 8008a9a:	2100      	movs	r1, #0
 8008a9c:	e9c0 1600 	strd	r1, r6, [r0]
 8008aa0:	300c      	adds	r0, #12
 8008aa2:	60a0      	str	r0, [r4, #8]
 8008aa4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008aa8:	f7ff fdaa 	bl	8008600 <memset>
 8008aac:	4620      	mov	r0, r4
 8008aae:	bd70      	pop	{r4, r5, r6, pc}

08008ab0 <__sfp_lock_acquire>:
 8008ab0:	4801      	ldr	r0, [pc, #4]	; (8008ab8 <__sfp_lock_acquire+0x8>)
 8008ab2:	f000 b8b3 	b.w	8008c1c <__retarget_lock_acquire_recursive>
 8008ab6:	bf00      	nop
 8008ab8:	200004c8 	.word	0x200004c8

08008abc <__sfp_lock_release>:
 8008abc:	4801      	ldr	r0, [pc, #4]	; (8008ac4 <__sfp_lock_release+0x8>)
 8008abe:	f000 b8ae 	b.w	8008c1e <__retarget_lock_release_recursive>
 8008ac2:	bf00      	nop
 8008ac4:	200004c8 	.word	0x200004c8

08008ac8 <__sinit_lock_acquire>:
 8008ac8:	4801      	ldr	r0, [pc, #4]	; (8008ad0 <__sinit_lock_acquire+0x8>)
 8008aca:	f000 b8a7 	b.w	8008c1c <__retarget_lock_acquire_recursive>
 8008ace:	bf00      	nop
 8008ad0:	200004c3 	.word	0x200004c3

08008ad4 <__sinit_lock_release>:
 8008ad4:	4801      	ldr	r0, [pc, #4]	; (8008adc <__sinit_lock_release+0x8>)
 8008ad6:	f000 b8a2 	b.w	8008c1e <__retarget_lock_release_recursive>
 8008ada:	bf00      	nop
 8008adc:	200004c3 	.word	0x200004c3

08008ae0 <__sinit>:
 8008ae0:	b510      	push	{r4, lr}
 8008ae2:	4604      	mov	r4, r0
 8008ae4:	f7ff fff0 	bl	8008ac8 <__sinit_lock_acquire>
 8008ae8:	69a3      	ldr	r3, [r4, #24]
 8008aea:	b11b      	cbz	r3, 8008af4 <__sinit+0x14>
 8008aec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008af0:	f7ff bff0 	b.w	8008ad4 <__sinit_lock_release>
 8008af4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008af8:	6523      	str	r3, [r4, #80]	; 0x50
 8008afa:	4b13      	ldr	r3, [pc, #76]	; (8008b48 <__sinit+0x68>)
 8008afc:	4a13      	ldr	r2, [pc, #76]	; (8008b4c <__sinit+0x6c>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	62a2      	str	r2, [r4, #40]	; 0x28
 8008b02:	42a3      	cmp	r3, r4
 8008b04:	bf04      	itt	eq
 8008b06:	2301      	moveq	r3, #1
 8008b08:	61a3      	streq	r3, [r4, #24]
 8008b0a:	4620      	mov	r0, r4
 8008b0c:	f000 f820 	bl	8008b50 <__sfp>
 8008b10:	6060      	str	r0, [r4, #4]
 8008b12:	4620      	mov	r0, r4
 8008b14:	f000 f81c 	bl	8008b50 <__sfp>
 8008b18:	60a0      	str	r0, [r4, #8]
 8008b1a:	4620      	mov	r0, r4
 8008b1c:	f000 f818 	bl	8008b50 <__sfp>
 8008b20:	2200      	movs	r2, #0
 8008b22:	60e0      	str	r0, [r4, #12]
 8008b24:	2104      	movs	r1, #4
 8008b26:	6860      	ldr	r0, [r4, #4]
 8008b28:	f7ff ff82 	bl	8008a30 <std>
 8008b2c:	68a0      	ldr	r0, [r4, #8]
 8008b2e:	2201      	movs	r2, #1
 8008b30:	2109      	movs	r1, #9
 8008b32:	f7ff ff7d 	bl	8008a30 <std>
 8008b36:	68e0      	ldr	r0, [r4, #12]
 8008b38:	2202      	movs	r2, #2
 8008b3a:	2112      	movs	r1, #18
 8008b3c:	f7ff ff78 	bl	8008a30 <std>
 8008b40:	2301      	movs	r3, #1
 8008b42:	61a3      	str	r3, [r4, #24]
 8008b44:	e7d2      	b.n	8008aec <__sinit+0xc>
 8008b46:	bf00      	nop
 8008b48:	08009eb4 	.word	0x08009eb4
 8008b4c:	08008a79 	.word	0x08008a79

08008b50 <__sfp>:
 8008b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b52:	4607      	mov	r7, r0
 8008b54:	f7ff ffac 	bl	8008ab0 <__sfp_lock_acquire>
 8008b58:	4b1e      	ldr	r3, [pc, #120]	; (8008bd4 <__sfp+0x84>)
 8008b5a:	681e      	ldr	r6, [r3, #0]
 8008b5c:	69b3      	ldr	r3, [r6, #24]
 8008b5e:	b913      	cbnz	r3, 8008b66 <__sfp+0x16>
 8008b60:	4630      	mov	r0, r6
 8008b62:	f7ff ffbd 	bl	8008ae0 <__sinit>
 8008b66:	3648      	adds	r6, #72	; 0x48
 8008b68:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008b6c:	3b01      	subs	r3, #1
 8008b6e:	d503      	bpl.n	8008b78 <__sfp+0x28>
 8008b70:	6833      	ldr	r3, [r6, #0]
 8008b72:	b30b      	cbz	r3, 8008bb8 <__sfp+0x68>
 8008b74:	6836      	ldr	r6, [r6, #0]
 8008b76:	e7f7      	b.n	8008b68 <__sfp+0x18>
 8008b78:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008b7c:	b9d5      	cbnz	r5, 8008bb4 <__sfp+0x64>
 8008b7e:	4b16      	ldr	r3, [pc, #88]	; (8008bd8 <__sfp+0x88>)
 8008b80:	60e3      	str	r3, [r4, #12]
 8008b82:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008b86:	6665      	str	r5, [r4, #100]	; 0x64
 8008b88:	f000 f847 	bl	8008c1a <__retarget_lock_init_recursive>
 8008b8c:	f7ff ff96 	bl	8008abc <__sfp_lock_release>
 8008b90:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008b94:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008b98:	6025      	str	r5, [r4, #0]
 8008b9a:	61a5      	str	r5, [r4, #24]
 8008b9c:	2208      	movs	r2, #8
 8008b9e:	4629      	mov	r1, r5
 8008ba0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008ba4:	f7ff fd2c 	bl	8008600 <memset>
 8008ba8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008bac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008bb0:	4620      	mov	r0, r4
 8008bb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bb4:	3468      	adds	r4, #104	; 0x68
 8008bb6:	e7d9      	b.n	8008b6c <__sfp+0x1c>
 8008bb8:	2104      	movs	r1, #4
 8008bba:	4638      	mov	r0, r7
 8008bbc:	f7ff ff62 	bl	8008a84 <__sfmoreglue>
 8008bc0:	4604      	mov	r4, r0
 8008bc2:	6030      	str	r0, [r6, #0]
 8008bc4:	2800      	cmp	r0, #0
 8008bc6:	d1d5      	bne.n	8008b74 <__sfp+0x24>
 8008bc8:	f7ff ff78 	bl	8008abc <__sfp_lock_release>
 8008bcc:	230c      	movs	r3, #12
 8008bce:	603b      	str	r3, [r7, #0]
 8008bd0:	e7ee      	b.n	8008bb0 <__sfp+0x60>
 8008bd2:	bf00      	nop
 8008bd4:	08009eb4 	.word	0x08009eb4
 8008bd8:	ffff0001 	.word	0xffff0001

08008bdc <_fwalk_reent>:
 8008bdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008be0:	4606      	mov	r6, r0
 8008be2:	4688      	mov	r8, r1
 8008be4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008be8:	2700      	movs	r7, #0
 8008bea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008bee:	f1b9 0901 	subs.w	r9, r9, #1
 8008bf2:	d505      	bpl.n	8008c00 <_fwalk_reent+0x24>
 8008bf4:	6824      	ldr	r4, [r4, #0]
 8008bf6:	2c00      	cmp	r4, #0
 8008bf8:	d1f7      	bne.n	8008bea <_fwalk_reent+0xe>
 8008bfa:	4638      	mov	r0, r7
 8008bfc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c00:	89ab      	ldrh	r3, [r5, #12]
 8008c02:	2b01      	cmp	r3, #1
 8008c04:	d907      	bls.n	8008c16 <_fwalk_reent+0x3a>
 8008c06:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	d003      	beq.n	8008c16 <_fwalk_reent+0x3a>
 8008c0e:	4629      	mov	r1, r5
 8008c10:	4630      	mov	r0, r6
 8008c12:	47c0      	blx	r8
 8008c14:	4307      	orrs	r7, r0
 8008c16:	3568      	adds	r5, #104	; 0x68
 8008c18:	e7e9      	b.n	8008bee <_fwalk_reent+0x12>

08008c1a <__retarget_lock_init_recursive>:
 8008c1a:	4770      	bx	lr

08008c1c <__retarget_lock_acquire_recursive>:
 8008c1c:	4770      	bx	lr

08008c1e <__retarget_lock_release_recursive>:
 8008c1e:	4770      	bx	lr

08008c20 <__swhatbuf_r>:
 8008c20:	b570      	push	{r4, r5, r6, lr}
 8008c22:	460e      	mov	r6, r1
 8008c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c28:	2900      	cmp	r1, #0
 8008c2a:	b096      	sub	sp, #88	; 0x58
 8008c2c:	4614      	mov	r4, r2
 8008c2e:	461d      	mov	r5, r3
 8008c30:	da07      	bge.n	8008c42 <__swhatbuf_r+0x22>
 8008c32:	2300      	movs	r3, #0
 8008c34:	602b      	str	r3, [r5, #0]
 8008c36:	89b3      	ldrh	r3, [r6, #12]
 8008c38:	061a      	lsls	r2, r3, #24
 8008c3a:	d410      	bmi.n	8008c5e <__swhatbuf_r+0x3e>
 8008c3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c40:	e00e      	b.n	8008c60 <__swhatbuf_r+0x40>
 8008c42:	466a      	mov	r2, sp
 8008c44:	f000 fc5e 	bl	8009504 <_fstat_r>
 8008c48:	2800      	cmp	r0, #0
 8008c4a:	dbf2      	blt.n	8008c32 <__swhatbuf_r+0x12>
 8008c4c:	9a01      	ldr	r2, [sp, #4]
 8008c4e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008c52:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008c56:	425a      	negs	r2, r3
 8008c58:	415a      	adcs	r2, r3
 8008c5a:	602a      	str	r2, [r5, #0]
 8008c5c:	e7ee      	b.n	8008c3c <__swhatbuf_r+0x1c>
 8008c5e:	2340      	movs	r3, #64	; 0x40
 8008c60:	2000      	movs	r0, #0
 8008c62:	6023      	str	r3, [r4, #0]
 8008c64:	b016      	add	sp, #88	; 0x58
 8008c66:	bd70      	pop	{r4, r5, r6, pc}

08008c68 <__smakebuf_r>:
 8008c68:	898b      	ldrh	r3, [r1, #12]
 8008c6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008c6c:	079d      	lsls	r5, r3, #30
 8008c6e:	4606      	mov	r6, r0
 8008c70:	460c      	mov	r4, r1
 8008c72:	d507      	bpl.n	8008c84 <__smakebuf_r+0x1c>
 8008c74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008c78:	6023      	str	r3, [r4, #0]
 8008c7a:	6123      	str	r3, [r4, #16]
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	6163      	str	r3, [r4, #20]
 8008c80:	b002      	add	sp, #8
 8008c82:	bd70      	pop	{r4, r5, r6, pc}
 8008c84:	ab01      	add	r3, sp, #4
 8008c86:	466a      	mov	r2, sp
 8008c88:	f7ff ffca 	bl	8008c20 <__swhatbuf_r>
 8008c8c:	9900      	ldr	r1, [sp, #0]
 8008c8e:	4605      	mov	r5, r0
 8008c90:	4630      	mov	r0, r6
 8008c92:	f000 f879 	bl	8008d88 <_malloc_r>
 8008c96:	b948      	cbnz	r0, 8008cac <__smakebuf_r+0x44>
 8008c98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c9c:	059a      	lsls	r2, r3, #22
 8008c9e:	d4ef      	bmi.n	8008c80 <__smakebuf_r+0x18>
 8008ca0:	f023 0303 	bic.w	r3, r3, #3
 8008ca4:	f043 0302 	orr.w	r3, r3, #2
 8008ca8:	81a3      	strh	r3, [r4, #12]
 8008caa:	e7e3      	b.n	8008c74 <__smakebuf_r+0xc>
 8008cac:	4b0d      	ldr	r3, [pc, #52]	; (8008ce4 <__smakebuf_r+0x7c>)
 8008cae:	62b3      	str	r3, [r6, #40]	; 0x28
 8008cb0:	89a3      	ldrh	r3, [r4, #12]
 8008cb2:	6020      	str	r0, [r4, #0]
 8008cb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008cb8:	81a3      	strh	r3, [r4, #12]
 8008cba:	9b00      	ldr	r3, [sp, #0]
 8008cbc:	6163      	str	r3, [r4, #20]
 8008cbe:	9b01      	ldr	r3, [sp, #4]
 8008cc0:	6120      	str	r0, [r4, #16]
 8008cc2:	b15b      	cbz	r3, 8008cdc <__smakebuf_r+0x74>
 8008cc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008cc8:	4630      	mov	r0, r6
 8008cca:	f000 fc2d 	bl	8009528 <_isatty_r>
 8008cce:	b128      	cbz	r0, 8008cdc <__smakebuf_r+0x74>
 8008cd0:	89a3      	ldrh	r3, [r4, #12]
 8008cd2:	f023 0303 	bic.w	r3, r3, #3
 8008cd6:	f043 0301 	orr.w	r3, r3, #1
 8008cda:	81a3      	strh	r3, [r4, #12]
 8008cdc:	89a0      	ldrh	r0, [r4, #12]
 8008cde:	4305      	orrs	r5, r0
 8008ce0:	81a5      	strh	r5, [r4, #12]
 8008ce2:	e7cd      	b.n	8008c80 <__smakebuf_r+0x18>
 8008ce4:	08008a79 	.word	0x08008a79

08008ce8 <_free_r>:
 8008ce8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008cea:	2900      	cmp	r1, #0
 8008cec:	d048      	beq.n	8008d80 <_free_r+0x98>
 8008cee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cf2:	9001      	str	r0, [sp, #4]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	f1a1 0404 	sub.w	r4, r1, #4
 8008cfa:	bfb8      	it	lt
 8008cfc:	18e4      	addlt	r4, r4, r3
 8008cfe:	f000 fc35 	bl	800956c <__malloc_lock>
 8008d02:	4a20      	ldr	r2, [pc, #128]	; (8008d84 <_free_r+0x9c>)
 8008d04:	9801      	ldr	r0, [sp, #4]
 8008d06:	6813      	ldr	r3, [r2, #0]
 8008d08:	4615      	mov	r5, r2
 8008d0a:	b933      	cbnz	r3, 8008d1a <_free_r+0x32>
 8008d0c:	6063      	str	r3, [r4, #4]
 8008d0e:	6014      	str	r4, [r2, #0]
 8008d10:	b003      	add	sp, #12
 8008d12:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008d16:	f000 bc2f 	b.w	8009578 <__malloc_unlock>
 8008d1a:	42a3      	cmp	r3, r4
 8008d1c:	d90b      	bls.n	8008d36 <_free_r+0x4e>
 8008d1e:	6821      	ldr	r1, [r4, #0]
 8008d20:	1862      	adds	r2, r4, r1
 8008d22:	4293      	cmp	r3, r2
 8008d24:	bf04      	itt	eq
 8008d26:	681a      	ldreq	r2, [r3, #0]
 8008d28:	685b      	ldreq	r3, [r3, #4]
 8008d2a:	6063      	str	r3, [r4, #4]
 8008d2c:	bf04      	itt	eq
 8008d2e:	1852      	addeq	r2, r2, r1
 8008d30:	6022      	streq	r2, [r4, #0]
 8008d32:	602c      	str	r4, [r5, #0]
 8008d34:	e7ec      	b.n	8008d10 <_free_r+0x28>
 8008d36:	461a      	mov	r2, r3
 8008d38:	685b      	ldr	r3, [r3, #4]
 8008d3a:	b10b      	cbz	r3, 8008d40 <_free_r+0x58>
 8008d3c:	42a3      	cmp	r3, r4
 8008d3e:	d9fa      	bls.n	8008d36 <_free_r+0x4e>
 8008d40:	6811      	ldr	r1, [r2, #0]
 8008d42:	1855      	adds	r5, r2, r1
 8008d44:	42a5      	cmp	r5, r4
 8008d46:	d10b      	bne.n	8008d60 <_free_r+0x78>
 8008d48:	6824      	ldr	r4, [r4, #0]
 8008d4a:	4421      	add	r1, r4
 8008d4c:	1854      	adds	r4, r2, r1
 8008d4e:	42a3      	cmp	r3, r4
 8008d50:	6011      	str	r1, [r2, #0]
 8008d52:	d1dd      	bne.n	8008d10 <_free_r+0x28>
 8008d54:	681c      	ldr	r4, [r3, #0]
 8008d56:	685b      	ldr	r3, [r3, #4]
 8008d58:	6053      	str	r3, [r2, #4]
 8008d5a:	4421      	add	r1, r4
 8008d5c:	6011      	str	r1, [r2, #0]
 8008d5e:	e7d7      	b.n	8008d10 <_free_r+0x28>
 8008d60:	d902      	bls.n	8008d68 <_free_r+0x80>
 8008d62:	230c      	movs	r3, #12
 8008d64:	6003      	str	r3, [r0, #0]
 8008d66:	e7d3      	b.n	8008d10 <_free_r+0x28>
 8008d68:	6825      	ldr	r5, [r4, #0]
 8008d6a:	1961      	adds	r1, r4, r5
 8008d6c:	428b      	cmp	r3, r1
 8008d6e:	bf04      	itt	eq
 8008d70:	6819      	ldreq	r1, [r3, #0]
 8008d72:	685b      	ldreq	r3, [r3, #4]
 8008d74:	6063      	str	r3, [r4, #4]
 8008d76:	bf04      	itt	eq
 8008d78:	1949      	addeq	r1, r1, r5
 8008d7a:	6021      	streq	r1, [r4, #0]
 8008d7c:	6054      	str	r4, [r2, #4]
 8008d7e:	e7c7      	b.n	8008d10 <_free_r+0x28>
 8008d80:	b003      	add	sp, #12
 8008d82:	bd30      	pop	{r4, r5, pc}
 8008d84:	2000009c 	.word	0x2000009c

08008d88 <_malloc_r>:
 8008d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d8a:	1ccd      	adds	r5, r1, #3
 8008d8c:	f025 0503 	bic.w	r5, r5, #3
 8008d90:	3508      	adds	r5, #8
 8008d92:	2d0c      	cmp	r5, #12
 8008d94:	bf38      	it	cc
 8008d96:	250c      	movcc	r5, #12
 8008d98:	2d00      	cmp	r5, #0
 8008d9a:	4606      	mov	r6, r0
 8008d9c:	db01      	blt.n	8008da2 <_malloc_r+0x1a>
 8008d9e:	42a9      	cmp	r1, r5
 8008da0:	d903      	bls.n	8008daa <_malloc_r+0x22>
 8008da2:	230c      	movs	r3, #12
 8008da4:	6033      	str	r3, [r6, #0]
 8008da6:	2000      	movs	r0, #0
 8008da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008daa:	f000 fbdf 	bl	800956c <__malloc_lock>
 8008dae:	4921      	ldr	r1, [pc, #132]	; (8008e34 <_malloc_r+0xac>)
 8008db0:	680a      	ldr	r2, [r1, #0]
 8008db2:	4614      	mov	r4, r2
 8008db4:	b99c      	cbnz	r4, 8008dde <_malloc_r+0x56>
 8008db6:	4f20      	ldr	r7, [pc, #128]	; (8008e38 <_malloc_r+0xb0>)
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	b923      	cbnz	r3, 8008dc6 <_malloc_r+0x3e>
 8008dbc:	4621      	mov	r1, r4
 8008dbe:	4630      	mov	r0, r6
 8008dc0:	f000 fb2a 	bl	8009418 <_sbrk_r>
 8008dc4:	6038      	str	r0, [r7, #0]
 8008dc6:	4629      	mov	r1, r5
 8008dc8:	4630      	mov	r0, r6
 8008dca:	f000 fb25 	bl	8009418 <_sbrk_r>
 8008dce:	1c43      	adds	r3, r0, #1
 8008dd0:	d123      	bne.n	8008e1a <_malloc_r+0x92>
 8008dd2:	230c      	movs	r3, #12
 8008dd4:	6033      	str	r3, [r6, #0]
 8008dd6:	4630      	mov	r0, r6
 8008dd8:	f000 fbce 	bl	8009578 <__malloc_unlock>
 8008ddc:	e7e3      	b.n	8008da6 <_malloc_r+0x1e>
 8008dde:	6823      	ldr	r3, [r4, #0]
 8008de0:	1b5b      	subs	r3, r3, r5
 8008de2:	d417      	bmi.n	8008e14 <_malloc_r+0x8c>
 8008de4:	2b0b      	cmp	r3, #11
 8008de6:	d903      	bls.n	8008df0 <_malloc_r+0x68>
 8008de8:	6023      	str	r3, [r4, #0]
 8008dea:	441c      	add	r4, r3
 8008dec:	6025      	str	r5, [r4, #0]
 8008dee:	e004      	b.n	8008dfa <_malloc_r+0x72>
 8008df0:	6863      	ldr	r3, [r4, #4]
 8008df2:	42a2      	cmp	r2, r4
 8008df4:	bf0c      	ite	eq
 8008df6:	600b      	streq	r3, [r1, #0]
 8008df8:	6053      	strne	r3, [r2, #4]
 8008dfa:	4630      	mov	r0, r6
 8008dfc:	f000 fbbc 	bl	8009578 <__malloc_unlock>
 8008e00:	f104 000b 	add.w	r0, r4, #11
 8008e04:	1d23      	adds	r3, r4, #4
 8008e06:	f020 0007 	bic.w	r0, r0, #7
 8008e0a:	1ac2      	subs	r2, r0, r3
 8008e0c:	d0cc      	beq.n	8008da8 <_malloc_r+0x20>
 8008e0e:	1a1b      	subs	r3, r3, r0
 8008e10:	50a3      	str	r3, [r4, r2]
 8008e12:	e7c9      	b.n	8008da8 <_malloc_r+0x20>
 8008e14:	4622      	mov	r2, r4
 8008e16:	6864      	ldr	r4, [r4, #4]
 8008e18:	e7cc      	b.n	8008db4 <_malloc_r+0x2c>
 8008e1a:	1cc4      	adds	r4, r0, #3
 8008e1c:	f024 0403 	bic.w	r4, r4, #3
 8008e20:	42a0      	cmp	r0, r4
 8008e22:	d0e3      	beq.n	8008dec <_malloc_r+0x64>
 8008e24:	1a21      	subs	r1, r4, r0
 8008e26:	4630      	mov	r0, r6
 8008e28:	f000 faf6 	bl	8009418 <_sbrk_r>
 8008e2c:	3001      	adds	r0, #1
 8008e2e:	d1dd      	bne.n	8008dec <_malloc_r+0x64>
 8008e30:	e7cf      	b.n	8008dd2 <_malloc_r+0x4a>
 8008e32:	bf00      	nop
 8008e34:	2000009c 	.word	0x2000009c
 8008e38:	200000a0 	.word	0x200000a0

08008e3c <__sfputc_r>:
 8008e3c:	6893      	ldr	r3, [r2, #8]
 8008e3e:	3b01      	subs	r3, #1
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	b410      	push	{r4}
 8008e44:	6093      	str	r3, [r2, #8]
 8008e46:	da08      	bge.n	8008e5a <__sfputc_r+0x1e>
 8008e48:	6994      	ldr	r4, [r2, #24]
 8008e4a:	42a3      	cmp	r3, r4
 8008e4c:	db01      	blt.n	8008e52 <__sfputc_r+0x16>
 8008e4e:	290a      	cmp	r1, #10
 8008e50:	d103      	bne.n	8008e5a <__sfputc_r+0x1e>
 8008e52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e56:	f7ff bc69 	b.w	800872c <__swbuf_r>
 8008e5a:	6813      	ldr	r3, [r2, #0]
 8008e5c:	1c58      	adds	r0, r3, #1
 8008e5e:	6010      	str	r0, [r2, #0]
 8008e60:	7019      	strb	r1, [r3, #0]
 8008e62:	4608      	mov	r0, r1
 8008e64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e68:	4770      	bx	lr

08008e6a <__sfputs_r>:
 8008e6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e6c:	4606      	mov	r6, r0
 8008e6e:	460f      	mov	r7, r1
 8008e70:	4614      	mov	r4, r2
 8008e72:	18d5      	adds	r5, r2, r3
 8008e74:	42ac      	cmp	r4, r5
 8008e76:	d101      	bne.n	8008e7c <__sfputs_r+0x12>
 8008e78:	2000      	movs	r0, #0
 8008e7a:	e007      	b.n	8008e8c <__sfputs_r+0x22>
 8008e7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e80:	463a      	mov	r2, r7
 8008e82:	4630      	mov	r0, r6
 8008e84:	f7ff ffda 	bl	8008e3c <__sfputc_r>
 8008e88:	1c43      	adds	r3, r0, #1
 8008e8a:	d1f3      	bne.n	8008e74 <__sfputs_r+0xa>
 8008e8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008e90 <_vfiprintf_r>:
 8008e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e94:	460d      	mov	r5, r1
 8008e96:	b09d      	sub	sp, #116	; 0x74
 8008e98:	4614      	mov	r4, r2
 8008e9a:	4698      	mov	r8, r3
 8008e9c:	4606      	mov	r6, r0
 8008e9e:	b118      	cbz	r0, 8008ea8 <_vfiprintf_r+0x18>
 8008ea0:	6983      	ldr	r3, [r0, #24]
 8008ea2:	b90b      	cbnz	r3, 8008ea8 <_vfiprintf_r+0x18>
 8008ea4:	f7ff fe1c 	bl	8008ae0 <__sinit>
 8008ea8:	4b89      	ldr	r3, [pc, #548]	; (80090d0 <_vfiprintf_r+0x240>)
 8008eaa:	429d      	cmp	r5, r3
 8008eac:	d11b      	bne.n	8008ee6 <_vfiprintf_r+0x56>
 8008eae:	6875      	ldr	r5, [r6, #4]
 8008eb0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008eb2:	07d9      	lsls	r1, r3, #31
 8008eb4:	d405      	bmi.n	8008ec2 <_vfiprintf_r+0x32>
 8008eb6:	89ab      	ldrh	r3, [r5, #12]
 8008eb8:	059a      	lsls	r2, r3, #22
 8008eba:	d402      	bmi.n	8008ec2 <_vfiprintf_r+0x32>
 8008ebc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008ebe:	f7ff fead 	bl	8008c1c <__retarget_lock_acquire_recursive>
 8008ec2:	89ab      	ldrh	r3, [r5, #12]
 8008ec4:	071b      	lsls	r3, r3, #28
 8008ec6:	d501      	bpl.n	8008ecc <_vfiprintf_r+0x3c>
 8008ec8:	692b      	ldr	r3, [r5, #16]
 8008eca:	b9eb      	cbnz	r3, 8008f08 <_vfiprintf_r+0x78>
 8008ecc:	4629      	mov	r1, r5
 8008ece:	4630      	mov	r0, r6
 8008ed0:	f7ff fc7e 	bl	80087d0 <__swsetup_r>
 8008ed4:	b1c0      	cbz	r0, 8008f08 <_vfiprintf_r+0x78>
 8008ed6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ed8:	07dc      	lsls	r4, r3, #31
 8008eda:	d50e      	bpl.n	8008efa <_vfiprintf_r+0x6a>
 8008edc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee0:	b01d      	add	sp, #116	; 0x74
 8008ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ee6:	4b7b      	ldr	r3, [pc, #492]	; (80090d4 <_vfiprintf_r+0x244>)
 8008ee8:	429d      	cmp	r5, r3
 8008eea:	d101      	bne.n	8008ef0 <_vfiprintf_r+0x60>
 8008eec:	68b5      	ldr	r5, [r6, #8]
 8008eee:	e7df      	b.n	8008eb0 <_vfiprintf_r+0x20>
 8008ef0:	4b79      	ldr	r3, [pc, #484]	; (80090d8 <_vfiprintf_r+0x248>)
 8008ef2:	429d      	cmp	r5, r3
 8008ef4:	bf08      	it	eq
 8008ef6:	68f5      	ldreq	r5, [r6, #12]
 8008ef8:	e7da      	b.n	8008eb0 <_vfiprintf_r+0x20>
 8008efa:	89ab      	ldrh	r3, [r5, #12]
 8008efc:	0598      	lsls	r0, r3, #22
 8008efe:	d4ed      	bmi.n	8008edc <_vfiprintf_r+0x4c>
 8008f00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f02:	f7ff fe8c 	bl	8008c1e <__retarget_lock_release_recursive>
 8008f06:	e7e9      	b.n	8008edc <_vfiprintf_r+0x4c>
 8008f08:	2300      	movs	r3, #0
 8008f0a:	9309      	str	r3, [sp, #36]	; 0x24
 8008f0c:	2320      	movs	r3, #32
 8008f0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f12:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f16:	2330      	movs	r3, #48	; 0x30
 8008f18:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80090dc <_vfiprintf_r+0x24c>
 8008f1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f20:	f04f 0901 	mov.w	r9, #1
 8008f24:	4623      	mov	r3, r4
 8008f26:	469a      	mov	sl, r3
 8008f28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f2c:	b10a      	cbz	r2, 8008f32 <_vfiprintf_r+0xa2>
 8008f2e:	2a25      	cmp	r2, #37	; 0x25
 8008f30:	d1f9      	bne.n	8008f26 <_vfiprintf_r+0x96>
 8008f32:	ebba 0b04 	subs.w	fp, sl, r4
 8008f36:	d00b      	beq.n	8008f50 <_vfiprintf_r+0xc0>
 8008f38:	465b      	mov	r3, fp
 8008f3a:	4622      	mov	r2, r4
 8008f3c:	4629      	mov	r1, r5
 8008f3e:	4630      	mov	r0, r6
 8008f40:	f7ff ff93 	bl	8008e6a <__sfputs_r>
 8008f44:	3001      	adds	r0, #1
 8008f46:	f000 80aa 	beq.w	800909e <_vfiprintf_r+0x20e>
 8008f4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f4c:	445a      	add	r2, fp
 8008f4e:	9209      	str	r2, [sp, #36]	; 0x24
 8008f50:	f89a 3000 	ldrb.w	r3, [sl]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	f000 80a2 	beq.w	800909e <_vfiprintf_r+0x20e>
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f64:	f10a 0a01 	add.w	sl, sl, #1
 8008f68:	9304      	str	r3, [sp, #16]
 8008f6a:	9307      	str	r3, [sp, #28]
 8008f6c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008f70:	931a      	str	r3, [sp, #104]	; 0x68
 8008f72:	4654      	mov	r4, sl
 8008f74:	2205      	movs	r2, #5
 8008f76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f7a:	4858      	ldr	r0, [pc, #352]	; (80090dc <_vfiprintf_r+0x24c>)
 8008f7c:	f7f7 f950 	bl	8000220 <memchr>
 8008f80:	9a04      	ldr	r2, [sp, #16]
 8008f82:	b9d8      	cbnz	r0, 8008fbc <_vfiprintf_r+0x12c>
 8008f84:	06d1      	lsls	r1, r2, #27
 8008f86:	bf44      	itt	mi
 8008f88:	2320      	movmi	r3, #32
 8008f8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f8e:	0713      	lsls	r3, r2, #28
 8008f90:	bf44      	itt	mi
 8008f92:	232b      	movmi	r3, #43	; 0x2b
 8008f94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f98:	f89a 3000 	ldrb.w	r3, [sl]
 8008f9c:	2b2a      	cmp	r3, #42	; 0x2a
 8008f9e:	d015      	beq.n	8008fcc <_vfiprintf_r+0x13c>
 8008fa0:	9a07      	ldr	r2, [sp, #28]
 8008fa2:	4654      	mov	r4, sl
 8008fa4:	2000      	movs	r0, #0
 8008fa6:	f04f 0c0a 	mov.w	ip, #10
 8008faa:	4621      	mov	r1, r4
 8008fac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fb0:	3b30      	subs	r3, #48	; 0x30
 8008fb2:	2b09      	cmp	r3, #9
 8008fb4:	d94e      	bls.n	8009054 <_vfiprintf_r+0x1c4>
 8008fb6:	b1b0      	cbz	r0, 8008fe6 <_vfiprintf_r+0x156>
 8008fb8:	9207      	str	r2, [sp, #28]
 8008fba:	e014      	b.n	8008fe6 <_vfiprintf_r+0x156>
 8008fbc:	eba0 0308 	sub.w	r3, r0, r8
 8008fc0:	fa09 f303 	lsl.w	r3, r9, r3
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	9304      	str	r3, [sp, #16]
 8008fc8:	46a2      	mov	sl, r4
 8008fca:	e7d2      	b.n	8008f72 <_vfiprintf_r+0xe2>
 8008fcc:	9b03      	ldr	r3, [sp, #12]
 8008fce:	1d19      	adds	r1, r3, #4
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	9103      	str	r1, [sp, #12]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	bfbb      	ittet	lt
 8008fd8:	425b      	neglt	r3, r3
 8008fda:	f042 0202 	orrlt.w	r2, r2, #2
 8008fde:	9307      	strge	r3, [sp, #28]
 8008fe0:	9307      	strlt	r3, [sp, #28]
 8008fe2:	bfb8      	it	lt
 8008fe4:	9204      	strlt	r2, [sp, #16]
 8008fe6:	7823      	ldrb	r3, [r4, #0]
 8008fe8:	2b2e      	cmp	r3, #46	; 0x2e
 8008fea:	d10c      	bne.n	8009006 <_vfiprintf_r+0x176>
 8008fec:	7863      	ldrb	r3, [r4, #1]
 8008fee:	2b2a      	cmp	r3, #42	; 0x2a
 8008ff0:	d135      	bne.n	800905e <_vfiprintf_r+0x1ce>
 8008ff2:	9b03      	ldr	r3, [sp, #12]
 8008ff4:	1d1a      	adds	r2, r3, #4
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	9203      	str	r2, [sp, #12]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	bfb8      	it	lt
 8008ffe:	f04f 33ff 	movlt.w	r3, #4294967295
 8009002:	3402      	adds	r4, #2
 8009004:	9305      	str	r3, [sp, #20]
 8009006:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80090ec <_vfiprintf_r+0x25c>
 800900a:	7821      	ldrb	r1, [r4, #0]
 800900c:	2203      	movs	r2, #3
 800900e:	4650      	mov	r0, sl
 8009010:	f7f7 f906 	bl	8000220 <memchr>
 8009014:	b140      	cbz	r0, 8009028 <_vfiprintf_r+0x198>
 8009016:	2340      	movs	r3, #64	; 0x40
 8009018:	eba0 000a 	sub.w	r0, r0, sl
 800901c:	fa03 f000 	lsl.w	r0, r3, r0
 8009020:	9b04      	ldr	r3, [sp, #16]
 8009022:	4303      	orrs	r3, r0
 8009024:	3401      	adds	r4, #1
 8009026:	9304      	str	r3, [sp, #16]
 8009028:	f814 1b01 	ldrb.w	r1, [r4], #1
 800902c:	482c      	ldr	r0, [pc, #176]	; (80090e0 <_vfiprintf_r+0x250>)
 800902e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009032:	2206      	movs	r2, #6
 8009034:	f7f7 f8f4 	bl	8000220 <memchr>
 8009038:	2800      	cmp	r0, #0
 800903a:	d03f      	beq.n	80090bc <_vfiprintf_r+0x22c>
 800903c:	4b29      	ldr	r3, [pc, #164]	; (80090e4 <_vfiprintf_r+0x254>)
 800903e:	bb1b      	cbnz	r3, 8009088 <_vfiprintf_r+0x1f8>
 8009040:	9b03      	ldr	r3, [sp, #12]
 8009042:	3307      	adds	r3, #7
 8009044:	f023 0307 	bic.w	r3, r3, #7
 8009048:	3308      	adds	r3, #8
 800904a:	9303      	str	r3, [sp, #12]
 800904c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800904e:	443b      	add	r3, r7
 8009050:	9309      	str	r3, [sp, #36]	; 0x24
 8009052:	e767      	b.n	8008f24 <_vfiprintf_r+0x94>
 8009054:	fb0c 3202 	mla	r2, ip, r2, r3
 8009058:	460c      	mov	r4, r1
 800905a:	2001      	movs	r0, #1
 800905c:	e7a5      	b.n	8008faa <_vfiprintf_r+0x11a>
 800905e:	2300      	movs	r3, #0
 8009060:	3401      	adds	r4, #1
 8009062:	9305      	str	r3, [sp, #20]
 8009064:	4619      	mov	r1, r3
 8009066:	f04f 0c0a 	mov.w	ip, #10
 800906a:	4620      	mov	r0, r4
 800906c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009070:	3a30      	subs	r2, #48	; 0x30
 8009072:	2a09      	cmp	r2, #9
 8009074:	d903      	bls.n	800907e <_vfiprintf_r+0x1ee>
 8009076:	2b00      	cmp	r3, #0
 8009078:	d0c5      	beq.n	8009006 <_vfiprintf_r+0x176>
 800907a:	9105      	str	r1, [sp, #20]
 800907c:	e7c3      	b.n	8009006 <_vfiprintf_r+0x176>
 800907e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009082:	4604      	mov	r4, r0
 8009084:	2301      	movs	r3, #1
 8009086:	e7f0      	b.n	800906a <_vfiprintf_r+0x1da>
 8009088:	ab03      	add	r3, sp, #12
 800908a:	9300      	str	r3, [sp, #0]
 800908c:	462a      	mov	r2, r5
 800908e:	4b16      	ldr	r3, [pc, #88]	; (80090e8 <_vfiprintf_r+0x258>)
 8009090:	a904      	add	r1, sp, #16
 8009092:	4630      	mov	r0, r6
 8009094:	f3af 8000 	nop.w
 8009098:	4607      	mov	r7, r0
 800909a:	1c78      	adds	r0, r7, #1
 800909c:	d1d6      	bne.n	800904c <_vfiprintf_r+0x1bc>
 800909e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80090a0:	07d9      	lsls	r1, r3, #31
 80090a2:	d405      	bmi.n	80090b0 <_vfiprintf_r+0x220>
 80090a4:	89ab      	ldrh	r3, [r5, #12]
 80090a6:	059a      	lsls	r2, r3, #22
 80090a8:	d402      	bmi.n	80090b0 <_vfiprintf_r+0x220>
 80090aa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090ac:	f7ff fdb7 	bl	8008c1e <__retarget_lock_release_recursive>
 80090b0:	89ab      	ldrh	r3, [r5, #12]
 80090b2:	065b      	lsls	r3, r3, #25
 80090b4:	f53f af12 	bmi.w	8008edc <_vfiprintf_r+0x4c>
 80090b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80090ba:	e711      	b.n	8008ee0 <_vfiprintf_r+0x50>
 80090bc:	ab03      	add	r3, sp, #12
 80090be:	9300      	str	r3, [sp, #0]
 80090c0:	462a      	mov	r2, r5
 80090c2:	4b09      	ldr	r3, [pc, #36]	; (80090e8 <_vfiprintf_r+0x258>)
 80090c4:	a904      	add	r1, sp, #16
 80090c6:	4630      	mov	r0, r6
 80090c8:	f000 f880 	bl	80091cc <_printf_i>
 80090cc:	e7e4      	b.n	8009098 <_vfiprintf_r+0x208>
 80090ce:	bf00      	nop
 80090d0:	08009ed8 	.word	0x08009ed8
 80090d4:	08009ef8 	.word	0x08009ef8
 80090d8:	08009eb8 	.word	0x08009eb8
 80090dc:	08009f18 	.word	0x08009f18
 80090e0:	08009f22 	.word	0x08009f22
 80090e4:	00000000 	.word	0x00000000
 80090e8:	08008e6b 	.word	0x08008e6b
 80090ec:	08009f1e 	.word	0x08009f1e

080090f0 <_printf_common>:
 80090f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090f4:	4616      	mov	r6, r2
 80090f6:	4699      	mov	r9, r3
 80090f8:	688a      	ldr	r2, [r1, #8]
 80090fa:	690b      	ldr	r3, [r1, #16]
 80090fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009100:	4293      	cmp	r3, r2
 8009102:	bfb8      	it	lt
 8009104:	4613      	movlt	r3, r2
 8009106:	6033      	str	r3, [r6, #0]
 8009108:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800910c:	4607      	mov	r7, r0
 800910e:	460c      	mov	r4, r1
 8009110:	b10a      	cbz	r2, 8009116 <_printf_common+0x26>
 8009112:	3301      	adds	r3, #1
 8009114:	6033      	str	r3, [r6, #0]
 8009116:	6823      	ldr	r3, [r4, #0]
 8009118:	0699      	lsls	r1, r3, #26
 800911a:	bf42      	ittt	mi
 800911c:	6833      	ldrmi	r3, [r6, #0]
 800911e:	3302      	addmi	r3, #2
 8009120:	6033      	strmi	r3, [r6, #0]
 8009122:	6825      	ldr	r5, [r4, #0]
 8009124:	f015 0506 	ands.w	r5, r5, #6
 8009128:	d106      	bne.n	8009138 <_printf_common+0x48>
 800912a:	f104 0a19 	add.w	sl, r4, #25
 800912e:	68e3      	ldr	r3, [r4, #12]
 8009130:	6832      	ldr	r2, [r6, #0]
 8009132:	1a9b      	subs	r3, r3, r2
 8009134:	42ab      	cmp	r3, r5
 8009136:	dc26      	bgt.n	8009186 <_printf_common+0x96>
 8009138:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800913c:	1e13      	subs	r3, r2, #0
 800913e:	6822      	ldr	r2, [r4, #0]
 8009140:	bf18      	it	ne
 8009142:	2301      	movne	r3, #1
 8009144:	0692      	lsls	r2, r2, #26
 8009146:	d42b      	bmi.n	80091a0 <_printf_common+0xb0>
 8009148:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800914c:	4649      	mov	r1, r9
 800914e:	4638      	mov	r0, r7
 8009150:	47c0      	blx	r8
 8009152:	3001      	adds	r0, #1
 8009154:	d01e      	beq.n	8009194 <_printf_common+0xa4>
 8009156:	6823      	ldr	r3, [r4, #0]
 8009158:	68e5      	ldr	r5, [r4, #12]
 800915a:	6832      	ldr	r2, [r6, #0]
 800915c:	f003 0306 	and.w	r3, r3, #6
 8009160:	2b04      	cmp	r3, #4
 8009162:	bf08      	it	eq
 8009164:	1aad      	subeq	r5, r5, r2
 8009166:	68a3      	ldr	r3, [r4, #8]
 8009168:	6922      	ldr	r2, [r4, #16]
 800916a:	bf0c      	ite	eq
 800916c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009170:	2500      	movne	r5, #0
 8009172:	4293      	cmp	r3, r2
 8009174:	bfc4      	itt	gt
 8009176:	1a9b      	subgt	r3, r3, r2
 8009178:	18ed      	addgt	r5, r5, r3
 800917a:	2600      	movs	r6, #0
 800917c:	341a      	adds	r4, #26
 800917e:	42b5      	cmp	r5, r6
 8009180:	d11a      	bne.n	80091b8 <_printf_common+0xc8>
 8009182:	2000      	movs	r0, #0
 8009184:	e008      	b.n	8009198 <_printf_common+0xa8>
 8009186:	2301      	movs	r3, #1
 8009188:	4652      	mov	r2, sl
 800918a:	4649      	mov	r1, r9
 800918c:	4638      	mov	r0, r7
 800918e:	47c0      	blx	r8
 8009190:	3001      	adds	r0, #1
 8009192:	d103      	bne.n	800919c <_printf_common+0xac>
 8009194:	f04f 30ff 	mov.w	r0, #4294967295
 8009198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800919c:	3501      	adds	r5, #1
 800919e:	e7c6      	b.n	800912e <_printf_common+0x3e>
 80091a0:	18e1      	adds	r1, r4, r3
 80091a2:	1c5a      	adds	r2, r3, #1
 80091a4:	2030      	movs	r0, #48	; 0x30
 80091a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80091aa:	4422      	add	r2, r4
 80091ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80091b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80091b4:	3302      	adds	r3, #2
 80091b6:	e7c7      	b.n	8009148 <_printf_common+0x58>
 80091b8:	2301      	movs	r3, #1
 80091ba:	4622      	mov	r2, r4
 80091bc:	4649      	mov	r1, r9
 80091be:	4638      	mov	r0, r7
 80091c0:	47c0      	blx	r8
 80091c2:	3001      	adds	r0, #1
 80091c4:	d0e6      	beq.n	8009194 <_printf_common+0xa4>
 80091c6:	3601      	adds	r6, #1
 80091c8:	e7d9      	b.n	800917e <_printf_common+0x8e>
	...

080091cc <_printf_i>:
 80091cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80091d0:	460c      	mov	r4, r1
 80091d2:	4691      	mov	r9, r2
 80091d4:	7e27      	ldrb	r7, [r4, #24]
 80091d6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80091d8:	2f78      	cmp	r7, #120	; 0x78
 80091da:	4680      	mov	r8, r0
 80091dc:	469a      	mov	sl, r3
 80091de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80091e2:	d807      	bhi.n	80091f4 <_printf_i+0x28>
 80091e4:	2f62      	cmp	r7, #98	; 0x62
 80091e6:	d80a      	bhi.n	80091fe <_printf_i+0x32>
 80091e8:	2f00      	cmp	r7, #0
 80091ea:	f000 80d8 	beq.w	800939e <_printf_i+0x1d2>
 80091ee:	2f58      	cmp	r7, #88	; 0x58
 80091f0:	f000 80a3 	beq.w	800933a <_printf_i+0x16e>
 80091f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80091f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80091fc:	e03a      	b.n	8009274 <_printf_i+0xa8>
 80091fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009202:	2b15      	cmp	r3, #21
 8009204:	d8f6      	bhi.n	80091f4 <_printf_i+0x28>
 8009206:	a001      	add	r0, pc, #4	; (adr r0, 800920c <_printf_i+0x40>)
 8009208:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800920c:	08009265 	.word	0x08009265
 8009210:	08009279 	.word	0x08009279
 8009214:	080091f5 	.word	0x080091f5
 8009218:	080091f5 	.word	0x080091f5
 800921c:	080091f5 	.word	0x080091f5
 8009220:	080091f5 	.word	0x080091f5
 8009224:	08009279 	.word	0x08009279
 8009228:	080091f5 	.word	0x080091f5
 800922c:	080091f5 	.word	0x080091f5
 8009230:	080091f5 	.word	0x080091f5
 8009234:	080091f5 	.word	0x080091f5
 8009238:	08009385 	.word	0x08009385
 800923c:	080092a9 	.word	0x080092a9
 8009240:	08009367 	.word	0x08009367
 8009244:	080091f5 	.word	0x080091f5
 8009248:	080091f5 	.word	0x080091f5
 800924c:	080093a7 	.word	0x080093a7
 8009250:	080091f5 	.word	0x080091f5
 8009254:	080092a9 	.word	0x080092a9
 8009258:	080091f5 	.word	0x080091f5
 800925c:	080091f5 	.word	0x080091f5
 8009260:	0800936f 	.word	0x0800936f
 8009264:	680b      	ldr	r3, [r1, #0]
 8009266:	1d1a      	adds	r2, r3, #4
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	600a      	str	r2, [r1, #0]
 800926c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009270:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009274:	2301      	movs	r3, #1
 8009276:	e0a3      	b.n	80093c0 <_printf_i+0x1f4>
 8009278:	6825      	ldr	r5, [r4, #0]
 800927a:	6808      	ldr	r0, [r1, #0]
 800927c:	062e      	lsls	r6, r5, #24
 800927e:	f100 0304 	add.w	r3, r0, #4
 8009282:	d50a      	bpl.n	800929a <_printf_i+0xce>
 8009284:	6805      	ldr	r5, [r0, #0]
 8009286:	600b      	str	r3, [r1, #0]
 8009288:	2d00      	cmp	r5, #0
 800928a:	da03      	bge.n	8009294 <_printf_i+0xc8>
 800928c:	232d      	movs	r3, #45	; 0x2d
 800928e:	426d      	negs	r5, r5
 8009290:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009294:	485e      	ldr	r0, [pc, #376]	; (8009410 <_printf_i+0x244>)
 8009296:	230a      	movs	r3, #10
 8009298:	e019      	b.n	80092ce <_printf_i+0x102>
 800929a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800929e:	6805      	ldr	r5, [r0, #0]
 80092a0:	600b      	str	r3, [r1, #0]
 80092a2:	bf18      	it	ne
 80092a4:	b22d      	sxthne	r5, r5
 80092a6:	e7ef      	b.n	8009288 <_printf_i+0xbc>
 80092a8:	680b      	ldr	r3, [r1, #0]
 80092aa:	6825      	ldr	r5, [r4, #0]
 80092ac:	1d18      	adds	r0, r3, #4
 80092ae:	6008      	str	r0, [r1, #0]
 80092b0:	0628      	lsls	r0, r5, #24
 80092b2:	d501      	bpl.n	80092b8 <_printf_i+0xec>
 80092b4:	681d      	ldr	r5, [r3, #0]
 80092b6:	e002      	b.n	80092be <_printf_i+0xf2>
 80092b8:	0669      	lsls	r1, r5, #25
 80092ba:	d5fb      	bpl.n	80092b4 <_printf_i+0xe8>
 80092bc:	881d      	ldrh	r5, [r3, #0]
 80092be:	4854      	ldr	r0, [pc, #336]	; (8009410 <_printf_i+0x244>)
 80092c0:	2f6f      	cmp	r7, #111	; 0x6f
 80092c2:	bf0c      	ite	eq
 80092c4:	2308      	moveq	r3, #8
 80092c6:	230a      	movne	r3, #10
 80092c8:	2100      	movs	r1, #0
 80092ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80092ce:	6866      	ldr	r6, [r4, #4]
 80092d0:	60a6      	str	r6, [r4, #8]
 80092d2:	2e00      	cmp	r6, #0
 80092d4:	bfa2      	ittt	ge
 80092d6:	6821      	ldrge	r1, [r4, #0]
 80092d8:	f021 0104 	bicge.w	r1, r1, #4
 80092dc:	6021      	strge	r1, [r4, #0]
 80092de:	b90d      	cbnz	r5, 80092e4 <_printf_i+0x118>
 80092e0:	2e00      	cmp	r6, #0
 80092e2:	d04d      	beq.n	8009380 <_printf_i+0x1b4>
 80092e4:	4616      	mov	r6, r2
 80092e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80092ea:	fb03 5711 	mls	r7, r3, r1, r5
 80092ee:	5dc7      	ldrb	r7, [r0, r7]
 80092f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80092f4:	462f      	mov	r7, r5
 80092f6:	42bb      	cmp	r3, r7
 80092f8:	460d      	mov	r5, r1
 80092fa:	d9f4      	bls.n	80092e6 <_printf_i+0x11a>
 80092fc:	2b08      	cmp	r3, #8
 80092fe:	d10b      	bne.n	8009318 <_printf_i+0x14c>
 8009300:	6823      	ldr	r3, [r4, #0]
 8009302:	07df      	lsls	r7, r3, #31
 8009304:	d508      	bpl.n	8009318 <_printf_i+0x14c>
 8009306:	6923      	ldr	r3, [r4, #16]
 8009308:	6861      	ldr	r1, [r4, #4]
 800930a:	4299      	cmp	r1, r3
 800930c:	bfde      	ittt	le
 800930e:	2330      	movle	r3, #48	; 0x30
 8009310:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009314:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009318:	1b92      	subs	r2, r2, r6
 800931a:	6122      	str	r2, [r4, #16]
 800931c:	f8cd a000 	str.w	sl, [sp]
 8009320:	464b      	mov	r3, r9
 8009322:	aa03      	add	r2, sp, #12
 8009324:	4621      	mov	r1, r4
 8009326:	4640      	mov	r0, r8
 8009328:	f7ff fee2 	bl	80090f0 <_printf_common>
 800932c:	3001      	adds	r0, #1
 800932e:	d14c      	bne.n	80093ca <_printf_i+0x1fe>
 8009330:	f04f 30ff 	mov.w	r0, #4294967295
 8009334:	b004      	add	sp, #16
 8009336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800933a:	4835      	ldr	r0, [pc, #212]	; (8009410 <_printf_i+0x244>)
 800933c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009340:	6823      	ldr	r3, [r4, #0]
 8009342:	680e      	ldr	r6, [r1, #0]
 8009344:	061f      	lsls	r7, r3, #24
 8009346:	f856 5b04 	ldr.w	r5, [r6], #4
 800934a:	600e      	str	r6, [r1, #0]
 800934c:	d514      	bpl.n	8009378 <_printf_i+0x1ac>
 800934e:	07d9      	lsls	r1, r3, #31
 8009350:	bf44      	itt	mi
 8009352:	f043 0320 	orrmi.w	r3, r3, #32
 8009356:	6023      	strmi	r3, [r4, #0]
 8009358:	b91d      	cbnz	r5, 8009362 <_printf_i+0x196>
 800935a:	6823      	ldr	r3, [r4, #0]
 800935c:	f023 0320 	bic.w	r3, r3, #32
 8009360:	6023      	str	r3, [r4, #0]
 8009362:	2310      	movs	r3, #16
 8009364:	e7b0      	b.n	80092c8 <_printf_i+0xfc>
 8009366:	6823      	ldr	r3, [r4, #0]
 8009368:	f043 0320 	orr.w	r3, r3, #32
 800936c:	6023      	str	r3, [r4, #0]
 800936e:	2378      	movs	r3, #120	; 0x78
 8009370:	4828      	ldr	r0, [pc, #160]	; (8009414 <_printf_i+0x248>)
 8009372:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009376:	e7e3      	b.n	8009340 <_printf_i+0x174>
 8009378:	065e      	lsls	r6, r3, #25
 800937a:	bf48      	it	mi
 800937c:	b2ad      	uxthmi	r5, r5
 800937e:	e7e6      	b.n	800934e <_printf_i+0x182>
 8009380:	4616      	mov	r6, r2
 8009382:	e7bb      	b.n	80092fc <_printf_i+0x130>
 8009384:	680b      	ldr	r3, [r1, #0]
 8009386:	6826      	ldr	r6, [r4, #0]
 8009388:	6960      	ldr	r0, [r4, #20]
 800938a:	1d1d      	adds	r5, r3, #4
 800938c:	600d      	str	r5, [r1, #0]
 800938e:	0635      	lsls	r5, r6, #24
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	d501      	bpl.n	8009398 <_printf_i+0x1cc>
 8009394:	6018      	str	r0, [r3, #0]
 8009396:	e002      	b.n	800939e <_printf_i+0x1d2>
 8009398:	0671      	lsls	r1, r6, #25
 800939a:	d5fb      	bpl.n	8009394 <_printf_i+0x1c8>
 800939c:	8018      	strh	r0, [r3, #0]
 800939e:	2300      	movs	r3, #0
 80093a0:	6123      	str	r3, [r4, #16]
 80093a2:	4616      	mov	r6, r2
 80093a4:	e7ba      	b.n	800931c <_printf_i+0x150>
 80093a6:	680b      	ldr	r3, [r1, #0]
 80093a8:	1d1a      	adds	r2, r3, #4
 80093aa:	600a      	str	r2, [r1, #0]
 80093ac:	681e      	ldr	r6, [r3, #0]
 80093ae:	6862      	ldr	r2, [r4, #4]
 80093b0:	2100      	movs	r1, #0
 80093b2:	4630      	mov	r0, r6
 80093b4:	f7f6 ff34 	bl	8000220 <memchr>
 80093b8:	b108      	cbz	r0, 80093be <_printf_i+0x1f2>
 80093ba:	1b80      	subs	r0, r0, r6
 80093bc:	6060      	str	r0, [r4, #4]
 80093be:	6863      	ldr	r3, [r4, #4]
 80093c0:	6123      	str	r3, [r4, #16]
 80093c2:	2300      	movs	r3, #0
 80093c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093c8:	e7a8      	b.n	800931c <_printf_i+0x150>
 80093ca:	6923      	ldr	r3, [r4, #16]
 80093cc:	4632      	mov	r2, r6
 80093ce:	4649      	mov	r1, r9
 80093d0:	4640      	mov	r0, r8
 80093d2:	47d0      	blx	sl
 80093d4:	3001      	adds	r0, #1
 80093d6:	d0ab      	beq.n	8009330 <_printf_i+0x164>
 80093d8:	6823      	ldr	r3, [r4, #0]
 80093da:	079b      	lsls	r3, r3, #30
 80093dc:	d413      	bmi.n	8009406 <_printf_i+0x23a>
 80093de:	68e0      	ldr	r0, [r4, #12]
 80093e0:	9b03      	ldr	r3, [sp, #12]
 80093e2:	4298      	cmp	r0, r3
 80093e4:	bfb8      	it	lt
 80093e6:	4618      	movlt	r0, r3
 80093e8:	e7a4      	b.n	8009334 <_printf_i+0x168>
 80093ea:	2301      	movs	r3, #1
 80093ec:	4632      	mov	r2, r6
 80093ee:	4649      	mov	r1, r9
 80093f0:	4640      	mov	r0, r8
 80093f2:	47d0      	blx	sl
 80093f4:	3001      	adds	r0, #1
 80093f6:	d09b      	beq.n	8009330 <_printf_i+0x164>
 80093f8:	3501      	adds	r5, #1
 80093fa:	68e3      	ldr	r3, [r4, #12]
 80093fc:	9903      	ldr	r1, [sp, #12]
 80093fe:	1a5b      	subs	r3, r3, r1
 8009400:	42ab      	cmp	r3, r5
 8009402:	dcf2      	bgt.n	80093ea <_printf_i+0x21e>
 8009404:	e7eb      	b.n	80093de <_printf_i+0x212>
 8009406:	2500      	movs	r5, #0
 8009408:	f104 0619 	add.w	r6, r4, #25
 800940c:	e7f5      	b.n	80093fa <_printf_i+0x22e>
 800940e:	bf00      	nop
 8009410:	08009f29 	.word	0x08009f29
 8009414:	08009f3a 	.word	0x08009f3a

08009418 <_sbrk_r>:
 8009418:	b538      	push	{r3, r4, r5, lr}
 800941a:	4d06      	ldr	r5, [pc, #24]	; (8009434 <_sbrk_r+0x1c>)
 800941c:	2300      	movs	r3, #0
 800941e:	4604      	mov	r4, r0
 8009420:	4608      	mov	r0, r1
 8009422:	602b      	str	r3, [r5, #0]
 8009424:	f7f9 f89a 	bl	800255c <_sbrk>
 8009428:	1c43      	adds	r3, r0, #1
 800942a:	d102      	bne.n	8009432 <_sbrk_r+0x1a>
 800942c:	682b      	ldr	r3, [r5, #0]
 800942e:	b103      	cbz	r3, 8009432 <_sbrk_r+0x1a>
 8009430:	6023      	str	r3, [r4, #0]
 8009432:	bd38      	pop	{r3, r4, r5, pc}
 8009434:	200004cc 	.word	0x200004cc

08009438 <__sread>:
 8009438:	b510      	push	{r4, lr}
 800943a:	460c      	mov	r4, r1
 800943c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009440:	f000 f8a0 	bl	8009584 <_read_r>
 8009444:	2800      	cmp	r0, #0
 8009446:	bfab      	itete	ge
 8009448:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800944a:	89a3      	ldrhlt	r3, [r4, #12]
 800944c:	181b      	addge	r3, r3, r0
 800944e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009452:	bfac      	ite	ge
 8009454:	6563      	strge	r3, [r4, #84]	; 0x54
 8009456:	81a3      	strhlt	r3, [r4, #12]
 8009458:	bd10      	pop	{r4, pc}

0800945a <__swrite>:
 800945a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800945e:	461f      	mov	r7, r3
 8009460:	898b      	ldrh	r3, [r1, #12]
 8009462:	05db      	lsls	r3, r3, #23
 8009464:	4605      	mov	r5, r0
 8009466:	460c      	mov	r4, r1
 8009468:	4616      	mov	r6, r2
 800946a:	d505      	bpl.n	8009478 <__swrite+0x1e>
 800946c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009470:	2302      	movs	r3, #2
 8009472:	2200      	movs	r2, #0
 8009474:	f000 f868 	bl	8009548 <_lseek_r>
 8009478:	89a3      	ldrh	r3, [r4, #12]
 800947a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800947e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009482:	81a3      	strh	r3, [r4, #12]
 8009484:	4632      	mov	r2, r6
 8009486:	463b      	mov	r3, r7
 8009488:	4628      	mov	r0, r5
 800948a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800948e:	f000 b817 	b.w	80094c0 <_write_r>

08009492 <__sseek>:
 8009492:	b510      	push	{r4, lr}
 8009494:	460c      	mov	r4, r1
 8009496:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800949a:	f000 f855 	bl	8009548 <_lseek_r>
 800949e:	1c43      	adds	r3, r0, #1
 80094a0:	89a3      	ldrh	r3, [r4, #12]
 80094a2:	bf15      	itete	ne
 80094a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80094a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80094aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80094ae:	81a3      	strheq	r3, [r4, #12]
 80094b0:	bf18      	it	ne
 80094b2:	81a3      	strhne	r3, [r4, #12]
 80094b4:	bd10      	pop	{r4, pc}

080094b6 <__sclose>:
 80094b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094ba:	f000 b813 	b.w	80094e4 <_close_r>
	...

080094c0 <_write_r>:
 80094c0:	b538      	push	{r3, r4, r5, lr}
 80094c2:	4d07      	ldr	r5, [pc, #28]	; (80094e0 <_write_r+0x20>)
 80094c4:	4604      	mov	r4, r0
 80094c6:	4608      	mov	r0, r1
 80094c8:	4611      	mov	r1, r2
 80094ca:	2200      	movs	r2, #0
 80094cc:	602a      	str	r2, [r5, #0]
 80094ce:	461a      	mov	r2, r3
 80094d0:	f7f7 fe89 	bl	80011e6 <_write>
 80094d4:	1c43      	adds	r3, r0, #1
 80094d6:	d102      	bne.n	80094de <_write_r+0x1e>
 80094d8:	682b      	ldr	r3, [r5, #0]
 80094da:	b103      	cbz	r3, 80094de <_write_r+0x1e>
 80094dc:	6023      	str	r3, [r4, #0]
 80094de:	bd38      	pop	{r3, r4, r5, pc}
 80094e0:	200004cc 	.word	0x200004cc

080094e4 <_close_r>:
 80094e4:	b538      	push	{r3, r4, r5, lr}
 80094e6:	4d06      	ldr	r5, [pc, #24]	; (8009500 <_close_r+0x1c>)
 80094e8:	2300      	movs	r3, #0
 80094ea:	4604      	mov	r4, r0
 80094ec:	4608      	mov	r0, r1
 80094ee:	602b      	str	r3, [r5, #0]
 80094f0:	f7f8 ffff 	bl	80024f2 <_close>
 80094f4:	1c43      	adds	r3, r0, #1
 80094f6:	d102      	bne.n	80094fe <_close_r+0x1a>
 80094f8:	682b      	ldr	r3, [r5, #0]
 80094fa:	b103      	cbz	r3, 80094fe <_close_r+0x1a>
 80094fc:	6023      	str	r3, [r4, #0]
 80094fe:	bd38      	pop	{r3, r4, r5, pc}
 8009500:	200004cc 	.word	0x200004cc

08009504 <_fstat_r>:
 8009504:	b538      	push	{r3, r4, r5, lr}
 8009506:	4d07      	ldr	r5, [pc, #28]	; (8009524 <_fstat_r+0x20>)
 8009508:	2300      	movs	r3, #0
 800950a:	4604      	mov	r4, r0
 800950c:	4608      	mov	r0, r1
 800950e:	4611      	mov	r1, r2
 8009510:	602b      	str	r3, [r5, #0]
 8009512:	f7f8 fffa 	bl	800250a <_fstat>
 8009516:	1c43      	adds	r3, r0, #1
 8009518:	d102      	bne.n	8009520 <_fstat_r+0x1c>
 800951a:	682b      	ldr	r3, [r5, #0]
 800951c:	b103      	cbz	r3, 8009520 <_fstat_r+0x1c>
 800951e:	6023      	str	r3, [r4, #0]
 8009520:	bd38      	pop	{r3, r4, r5, pc}
 8009522:	bf00      	nop
 8009524:	200004cc 	.word	0x200004cc

08009528 <_isatty_r>:
 8009528:	b538      	push	{r3, r4, r5, lr}
 800952a:	4d06      	ldr	r5, [pc, #24]	; (8009544 <_isatty_r+0x1c>)
 800952c:	2300      	movs	r3, #0
 800952e:	4604      	mov	r4, r0
 8009530:	4608      	mov	r0, r1
 8009532:	602b      	str	r3, [r5, #0]
 8009534:	f7f8 fff9 	bl	800252a <_isatty>
 8009538:	1c43      	adds	r3, r0, #1
 800953a:	d102      	bne.n	8009542 <_isatty_r+0x1a>
 800953c:	682b      	ldr	r3, [r5, #0]
 800953e:	b103      	cbz	r3, 8009542 <_isatty_r+0x1a>
 8009540:	6023      	str	r3, [r4, #0]
 8009542:	bd38      	pop	{r3, r4, r5, pc}
 8009544:	200004cc 	.word	0x200004cc

08009548 <_lseek_r>:
 8009548:	b538      	push	{r3, r4, r5, lr}
 800954a:	4d07      	ldr	r5, [pc, #28]	; (8009568 <_lseek_r+0x20>)
 800954c:	4604      	mov	r4, r0
 800954e:	4608      	mov	r0, r1
 8009550:	4611      	mov	r1, r2
 8009552:	2200      	movs	r2, #0
 8009554:	602a      	str	r2, [r5, #0]
 8009556:	461a      	mov	r2, r3
 8009558:	f7f8 fff2 	bl	8002540 <_lseek>
 800955c:	1c43      	adds	r3, r0, #1
 800955e:	d102      	bne.n	8009566 <_lseek_r+0x1e>
 8009560:	682b      	ldr	r3, [r5, #0]
 8009562:	b103      	cbz	r3, 8009566 <_lseek_r+0x1e>
 8009564:	6023      	str	r3, [r4, #0]
 8009566:	bd38      	pop	{r3, r4, r5, pc}
 8009568:	200004cc 	.word	0x200004cc

0800956c <__malloc_lock>:
 800956c:	4801      	ldr	r0, [pc, #4]	; (8009574 <__malloc_lock+0x8>)
 800956e:	f7ff bb55 	b.w	8008c1c <__retarget_lock_acquire_recursive>
 8009572:	bf00      	nop
 8009574:	200004c4 	.word	0x200004c4

08009578 <__malloc_unlock>:
 8009578:	4801      	ldr	r0, [pc, #4]	; (8009580 <__malloc_unlock+0x8>)
 800957a:	f7ff bb50 	b.w	8008c1e <__retarget_lock_release_recursive>
 800957e:	bf00      	nop
 8009580:	200004c4 	.word	0x200004c4

08009584 <_read_r>:
 8009584:	b538      	push	{r3, r4, r5, lr}
 8009586:	4d07      	ldr	r5, [pc, #28]	; (80095a4 <_read_r+0x20>)
 8009588:	4604      	mov	r4, r0
 800958a:	4608      	mov	r0, r1
 800958c:	4611      	mov	r1, r2
 800958e:	2200      	movs	r2, #0
 8009590:	602a      	str	r2, [r5, #0]
 8009592:	461a      	mov	r2, r3
 8009594:	f7f8 ff90 	bl	80024b8 <_read>
 8009598:	1c43      	adds	r3, r0, #1
 800959a:	d102      	bne.n	80095a2 <_read_r+0x1e>
 800959c:	682b      	ldr	r3, [r5, #0]
 800959e:	b103      	cbz	r3, 80095a2 <_read_r+0x1e>
 80095a0:	6023      	str	r3, [r4, #0]
 80095a2:	bd38      	pop	{r3, r4, r5, pc}
 80095a4:	200004cc 	.word	0x200004cc

080095a8 <floor>:
 80095a8:	ec51 0b10 	vmov	r0, r1, d0
 80095ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095b0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80095b4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80095b8:	2e13      	cmp	r6, #19
 80095ba:	ee10 5a10 	vmov	r5, s0
 80095be:	ee10 8a10 	vmov	r8, s0
 80095c2:	460c      	mov	r4, r1
 80095c4:	dc32      	bgt.n	800962c <floor+0x84>
 80095c6:	2e00      	cmp	r6, #0
 80095c8:	da14      	bge.n	80095f4 <floor+0x4c>
 80095ca:	a333      	add	r3, pc, #204	; (adr r3, 8009698 <floor+0xf0>)
 80095cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d0:	f7f6 ffa6 	bl	8000520 <__adddf3>
 80095d4:	2200      	movs	r2, #0
 80095d6:	2300      	movs	r3, #0
 80095d8:	f7f7 f9d6 	bl	8000988 <__aeabi_dcmpgt>
 80095dc:	b138      	cbz	r0, 80095ee <floor+0x46>
 80095de:	2c00      	cmp	r4, #0
 80095e0:	da57      	bge.n	8009692 <floor+0xea>
 80095e2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80095e6:	431d      	orrs	r5, r3
 80095e8:	d001      	beq.n	80095ee <floor+0x46>
 80095ea:	4c2d      	ldr	r4, [pc, #180]	; (80096a0 <floor+0xf8>)
 80095ec:	2500      	movs	r5, #0
 80095ee:	4621      	mov	r1, r4
 80095f0:	4628      	mov	r0, r5
 80095f2:	e025      	b.n	8009640 <floor+0x98>
 80095f4:	4f2b      	ldr	r7, [pc, #172]	; (80096a4 <floor+0xfc>)
 80095f6:	4137      	asrs	r7, r6
 80095f8:	ea01 0307 	and.w	r3, r1, r7
 80095fc:	4303      	orrs	r3, r0
 80095fe:	d01f      	beq.n	8009640 <floor+0x98>
 8009600:	a325      	add	r3, pc, #148	; (adr r3, 8009698 <floor+0xf0>)
 8009602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009606:	f7f6 ff8b 	bl	8000520 <__adddf3>
 800960a:	2200      	movs	r2, #0
 800960c:	2300      	movs	r3, #0
 800960e:	f7f7 f9bb 	bl	8000988 <__aeabi_dcmpgt>
 8009612:	2800      	cmp	r0, #0
 8009614:	d0eb      	beq.n	80095ee <floor+0x46>
 8009616:	2c00      	cmp	r4, #0
 8009618:	bfbe      	ittt	lt
 800961a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800961e:	fa43 f606 	asrlt.w	r6, r3, r6
 8009622:	19a4      	addlt	r4, r4, r6
 8009624:	ea24 0407 	bic.w	r4, r4, r7
 8009628:	2500      	movs	r5, #0
 800962a:	e7e0      	b.n	80095ee <floor+0x46>
 800962c:	2e33      	cmp	r6, #51	; 0x33
 800962e:	dd0b      	ble.n	8009648 <floor+0xa0>
 8009630:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009634:	d104      	bne.n	8009640 <floor+0x98>
 8009636:	ee10 2a10 	vmov	r2, s0
 800963a:	460b      	mov	r3, r1
 800963c:	f7f6 ff70 	bl	8000520 <__adddf3>
 8009640:	ec41 0b10 	vmov	d0, r0, r1
 8009644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009648:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800964c:	f04f 33ff 	mov.w	r3, #4294967295
 8009650:	fa23 f707 	lsr.w	r7, r3, r7
 8009654:	4207      	tst	r7, r0
 8009656:	d0f3      	beq.n	8009640 <floor+0x98>
 8009658:	a30f      	add	r3, pc, #60	; (adr r3, 8009698 <floor+0xf0>)
 800965a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800965e:	f7f6 ff5f 	bl	8000520 <__adddf3>
 8009662:	2200      	movs	r2, #0
 8009664:	2300      	movs	r3, #0
 8009666:	f7f7 f98f 	bl	8000988 <__aeabi_dcmpgt>
 800966a:	2800      	cmp	r0, #0
 800966c:	d0bf      	beq.n	80095ee <floor+0x46>
 800966e:	2c00      	cmp	r4, #0
 8009670:	da02      	bge.n	8009678 <floor+0xd0>
 8009672:	2e14      	cmp	r6, #20
 8009674:	d103      	bne.n	800967e <floor+0xd6>
 8009676:	3401      	adds	r4, #1
 8009678:	ea25 0507 	bic.w	r5, r5, r7
 800967c:	e7b7      	b.n	80095ee <floor+0x46>
 800967e:	2301      	movs	r3, #1
 8009680:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8009684:	fa03 f606 	lsl.w	r6, r3, r6
 8009688:	4435      	add	r5, r6
 800968a:	4545      	cmp	r5, r8
 800968c:	bf38      	it	cc
 800968e:	18e4      	addcc	r4, r4, r3
 8009690:	e7f2      	b.n	8009678 <floor+0xd0>
 8009692:	2500      	movs	r5, #0
 8009694:	462c      	mov	r4, r5
 8009696:	e7aa      	b.n	80095ee <floor+0x46>
 8009698:	8800759c 	.word	0x8800759c
 800969c:	7e37e43c 	.word	0x7e37e43c
 80096a0:	bff00000 	.word	0xbff00000
 80096a4:	000fffff 	.word	0x000fffff

080096a8 <fmodf>:
 80096a8:	b508      	push	{r3, lr}
 80096aa:	ed2d 8b02 	vpush	{d8}
 80096ae:	eef0 8a40 	vmov.f32	s17, s0
 80096b2:	eeb0 8a60 	vmov.f32	s16, s1
 80096b6:	f000 f823 	bl	8009700 <__ieee754_fmodf>
 80096ba:	4b0f      	ldr	r3, [pc, #60]	; (80096f8 <fmodf+0x50>)
 80096bc:	f993 3000 	ldrsb.w	r3, [r3]
 80096c0:	3301      	adds	r3, #1
 80096c2:	d016      	beq.n	80096f2 <fmodf+0x4a>
 80096c4:	eeb4 8a48 	vcmp.f32	s16, s16
 80096c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096cc:	d611      	bvs.n	80096f2 <fmodf+0x4a>
 80096ce:	eef4 8a68 	vcmp.f32	s17, s17
 80096d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096d6:	d60c      	bvs.n	80096f2 <fmodf+0x4a>
 80096d8:	eddf 8a08 	vldr	s17, [pc, #32]	; 80096fc <fmodf+0x54>
 80096dc:	eeb4 8a68 	vcmp.f32	s16, s17
 80096e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096e4:	d105      	bne.n	80096f2 <fmodf+0x4a>
 80096e6:	f7fe ff61 	bl	80085ac <__errno>
 80096ea:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80096ee:	2321      	movs	r3, #33	; 0x21
 80096f0:	6003      	str	r3, [r0, #0]
 80096f2:	ecbd 8b02 	vpop	{d8}
 80096f6:	bd08      	pop	{r3, pc}
 80096f8:	20000070 	.word	0x20000070
 80096fc:	00000000 	.word	0x00000000

08009700 <__ieee754_fmodf>:
 8009700:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009702:	ee10 6a90 	vmov	r6, s1
 8009706:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 800970a:	d009      	beq.n	8009720 <__ieee754_fmodf+0x20>
 800970c:	ee10 2a10 	vmov	r2, s0
 8009710:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8009714:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009718:	da02      	bge.n	8009720 <__ieee754_fmodf+0x20>
 800971a:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800971e:	dd04      	ble.n	800972a <__ieee754_fmodf+0x2a>
 8009720:	ee60 0a20 	vmul.f32	s1, s0, s1
 8009724:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8009728:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800972a:	42ab      	cmp	r3, r5
 800972c:	dbfc      	blt.n	8009728 <__ieee754_fmodf+0x28>
 800972e:	f002 4400 	and.w	r4, r2, #2147483648	; 0x80000000
 8009732:	d106      	bne.n	8009742 <__ieee754_fmodf+0x42>
 8009734:	4a32      	ldr	r2, [pc, #200]	; (8009800 <__ieee754_fmodf+0x100>)
 8009736:	0fe3      	lsrs	r3, r4, #31
 8009738:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800973c:	ed93 0a00 	vldr	s0, [r3]
 8009740:	e7f2      	b.n	8009728 <__ieee754_fmodf+0x28>
 8009742:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8009746:	d13f      	bne.n	80097c8 <__ieee754_fmodf+0xc8>
 8009748:	0219      	lsls	r1, r3, #8
 800974a:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 800974e:	2900      	cmp	r1, #0
 8009750:	dc37      	bgt.n	80097c2 <__ieee754_fmodf+0xc2>
 8009752:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8009756:	d13d      	bne.n	80097d4 <__ieee754_fmodf+0xd4>
 8009758:	022f      	lsls	r7, r5, #8
 800975a:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 800975e:	2f00      	cmp	r7, #0
 8009760:	da35      	bge.n	80097ce <__ieee754_fmodf+0xce>
 8009762:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8009766:	bfbb      	ittet	lt
 8009768:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800976c:	1a12      	sublt	r2, r2, r0
 800976e:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8009772:	4093      	lsllt	r3, r2
 8009774:	bfa8      	it	ge
 8009776:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800977a:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800977e:	bfb5      	itete	lt
 8009780:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8009784:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 8009788:	1a52      	sublt	r2, r2, r1
 800978a:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 800978e:	bfb8      	it	lt
 8009790:	4095      	lsllt	r5, r2
 8009792:	1a40      	subs	r0, r0, r1
 8009794:	1b5a      	subs	r2, r3, r5
 8009796:	bb00      	cbnz	r0, 80097da <__ieee754_fmodf+0xda>
 8009798:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800979c:	bf38      	it	cc
 800979e:	4613      	movcc	r3, r2
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d0c7      	beq.n	8009734 <__ieee754_fmodf+0x34>
 80097a4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80097a8:	db1f      	blt.n	80097ea <__ieee754_fmodf+0xea>
 80097aa:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 80097ae:	db1f      	blt.n	80097f0 <__ieee754_fmodf+0xf0>
 80097b0:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80097b4:	317f      	adds	r1, #127	; 0x7f
 80097b6:	4323      	orrs	r3, r4
 80097b8:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 80097bc:	ee00 3a10 	vmov	s0, r3
 80097c0:	e7b2      	b.n	8009728 <__ieee754_fmodf+0x28>
 80097c2:	3801      	subs	r0, #1
 80097c4:	0049      	lsls	r1, r1, #1
 80097c6:	e7c2      	b.n	800974e <__ieee754_fmodf+0x4e>
 80097c8:	15d8      	asrs	r0, r3, #23
 80097ca:	387f      	subs	r0, #127	; 0x7f
 80097cc:	e7c1      	b.n	8009752 <__ieee754_fmodf+0x52>
 80097ce:	3901      	subs	r1, #1
 80097d0:	007f      	lsls	r7, r7, #1
 80097d2:	e7c4      	b.n	800975e <__ieee754_fmodf+0x5e>
 80097d4:	15e9      	asrs	r1, r5, #23
 80097d6:	397f      	subs	r1, #127	; 0x7f
 80097d8:	e7c3      	b.n	8009762 <__ieee754_fmodf+0x62>
 80097da:	2a00      	cmp	r2, #0
 80097dc:	da02      	bge.n	80097e4 <__ieee754_fmodf+0xe4>
 80097de:	005b      	lsls	r3, r3, #1
 80097e0:	3801      	subs	r0, #1
 80097e2:	e7d7      	b.n	8009794 <__ieee754_fmodf+0x94>
 80097e4:	d0a6      	beq.n	8009734 <__ieee754_fmodf+0x34>
 80097e6:	0053      	lsls	r3, r2, #1
 80097e8:	e7fa      	b.n	80097e0 <__ieee754_fmodf+0xe0>
 80097ea:	005b      	lsls	r3, r3, #1
 80097ec:	3901      	subs	r1, #1
 80097ee:	e7d9      	b.n	80097a4 <__ieee754_fmodf+0xa4>
 80097f0:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 80097f4:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 80097f8:	3182      	adds	r1, #130	; 0x82
 80097fa:	410b      	asrs	r3, r1
 80097fc:	4323      	orrs	r3, r4
 80097fe:	e7dd      	b.n	80097bc <__ieee754_fmodf+0xbc>
 8009800:	08009f4c 	.word	0x08009f4c

08009804 <_init>:
 8009804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009806:	bf00      	nop
 8009808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800980a:	bc08      	pop	{r3}
 800980c:	469e      	mov	lr, r3
 800980e:	4770      	bx	lr

08009810 <_fini>:
 8009810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009812:	bf00      	nop
 8009814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009816:	bc08      	pop	{r3}
 8009818:	469e      	mov	lr, r3
 800981a:	4770      	bx	lr
