#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 15 01:03:21 2018
# Process ID: 6204
# Current directory: F:/pci dream/PCI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5900 F:\pci dream\PCI\PCI.xpr
# Log file: F:/pci dream/PCI/vivado.log
# Journal file: F:/pci dream/PCI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/pci dream/PCI/PCI.xpr}
INFO: [Project 1-313] Project file moved from 'E:/Faculty of Engineering Ain Shams University/3rd CSE 2018 - 2019/Lectures/Computer Organization/Project/CO2018/PCI' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 850.266 ; gain = 121.223
update_compile_order -fileset sources_1
set_property top tb_arbiter_FCFS [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/pci dream/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_FCFS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                  12 REQ = 11111101  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 11111101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  22 REQ = 11110101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  25 REQ = 11110101  FRAME = 1  GNT = 11111101  RST = 1
                  32 REQ = 10010111  FRAME = 0  GNT = 11111101  RST = 1
                  42 REQ = 10010110  FRAME = 1  GNT = 11111101  RST = 1
                  45 REQ = 10010110  FRAME = 1  GNT = 11111111  RST = 1
                  52 REQ = 10011110  FRAME = 0  GNT = 11111111  RST = 1
                  62 REQ = 10111010  FRAME = 1  GNT = 11111111  RST = 1
                  72 REQ = 11111010  FRAME = 1  GNT = 11111111  RST = 1
                  82 REQ = 11111011  FRAME = 1  GNT = 11111111  RST = 1
                  92 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 895.145 ; gain = 19.492
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/pci dream/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_FCFS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 943.789 ; gain = 34.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/pci dream/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_FCFS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                  12 REQ = 11111101  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 11111101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  22 REQ = 11110101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  32 REQ = 10010111  FRAME = 0  GNT = xxxxxxxx  RST = 1
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 42 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 943.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/pci dream/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_FCFS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                  12 REQ = 11111101  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 11111101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  22 REQ = 11110101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  25 REQ = 11110101  FRAME = 1  GNT = 11111111  RST = 1
                  32 REQ = 10010111  FRAME = 0  GNT = 11111111  RST = 1
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 42 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/pci dream/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_FCFS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                  12 REQ = 11111101  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 11111101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  22 REQ = 11110101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  25 REQ = 11110101  FRAME = 1  GNT = 11111111  RST = 1
                  32 REQ = 10010111  FRAME = 0  GNT = 11111111  RST = 1
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 42 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 943.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/pci dream/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_FCFS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                  12 REQ = 11111101  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 11111101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  22 REQ = 11110101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  25 REQ = 11110101  FRAME = 1  GNT = 11111111  RST = 1
                  32 REQ = 10010111  FRAME = 0  GNT = 11111111  RST = 1
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 42 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 943.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/pci dream/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_FCFS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                  12 REQ = 11111101  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 11111101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  22 REQ = 11110101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  25 REQ = 11110101  FRAME = 1  GNT = 11111111  RST = 1
                  32 REQ = 10010111  FRAME = 0  GNT = 11111111  RST = 1
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 42 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/pci dream/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_FCFS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                  12 REQ = 11111101  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 11111101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  22 REQ = 11110101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  25 REQ = 11110101  FRAME = 1  GNT = 11111111  RST = 1
                  32 REQ = 10010111  FRAME = 0  GNT = 11111111  RST = 1
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 42 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 943.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/pci dream/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_FCFS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                  12 REQ = 11111101  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 11111101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  22 REQ = 11110101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  25 REQ = 11110101  FRAME = 1  GNT = 11111101  RST = 1
                  32 REQ = 10010111  FRAME = 0  GNT = 11111101  RST = 1
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 42 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/pci dream/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_FCFS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                  12 REQ = 11111101  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 11111101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  22 REQ = 11110101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  25 REQ = 11110101  FRAME = 1  GNT = 11111101  RST = 1
                  32 REQ = 10010111  FRAME = 0  GNT = 11111101  RST = 1
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 42 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/pci dream/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_FCFS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                  12 REQ = 11111101  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 11111101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  22 REQ = 11110101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  25 REQ = 11110101  FRAME = 1  GNT = 11111101  RST = 1
                  32 REQ = 10010111  FRAME = 0  GNT = 11111101  RST = 1
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 42 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 943.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/pci dream/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_FCFS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                  12 REQ = 11111101  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 11111101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  22 REQ = 11110101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  25 REQ = 11110101  FRAME = 1  GNT = 11111101  RST = 1
                  32 REQ = 10010111  FRAME = 0  GNT = 11111101  RST = 1
                  42 REQ = 10010110  FRAME = 1  GNT = 11111101  RST = 1
                  45 REQ = 10010110  FRAME = 1  GNT = 11110111  RST = 1
                  52 REQ = 10011110  FRAME = 0  GNT = 11110111  RST = 1
                  62 REQ = 10111010  FRAME = 1  GNT = 11110111  RST = 1
                  65 REQ = 10111010  FRAME = 1  GNT = 10111111  RST = 1
                  72 REQ = 11111010  FRAME = 1  GNT = 10111111  RST = 1
                  75 REQ = 11111010  FRAME = 1  GNT = 11111110  RST = 1
                  82 REQ = 11111011  FRAME = 1  GNT = 11111110  RST = 1
                  85 REQ = 11111011  FRAME = 1  GNT = 11111011  RST = 1
                  92 REQ = 11111111  FRAME = 1  GNT = 11111011  RST = 1
                 105 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/pci dream/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_FCFS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/pci dream/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                  12 REQ = 11111101  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 11111101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  22 REQ = 11110101  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  25 REQ = 11110101  FRAME = 1  GNT = 11111101  RST = 1
                  32 REQ = 10010111  FRAME = 0  GNT = 11111101  RST = 1
                  42 REQ = 10010110  FRAME = 1  GNT = 11111101  RST = 1
                  45 REQ = 10010110  FRAME = 1  GNT = 11110111  RST = 1
                  52 REQ = 10011110  FRAME = 0  GNT = 11110111  RST = 1
                  62 REQ = 10111010  FRAME = 1  GNT = 11110111  RST = 1
                  65 REQ = 10111010  FRAME = 1  GNT = 10111111  RST = 1
                  72 REQ = 11111010  FRAME = 1  GNT = 10111111  RST = 1
                  75 REQ = 11111010  FRAME = 1  GNT = 11111110  RST = 1
                  82 REQ = 11111011  FRAME = 1  GNT = 11111110  RST = 1
                  85 REQ = 11111011  FRAME = 1  GNT = 11111011  RST = 1
                  92 REQ = 11111111  FRAME = 1  GNT = 11111011  RST = 1
                 105 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 15 01:30:55 2018...
