// Seed: 2868163505
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout tri id_1;
  wire id_6;
  assign id_1 = 1'b0;
  assign id_1 = (-1 == id_2);
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    output wire id_6,
    input uwire id_7,
    output wor id_8,
    input tri1 id_9,
    output uwire id_10,
    input wand id_11,
    output tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    output wor id_15,
    input tri id_16,
    output wire id_17,
    input wand id_18,
    output wire id_19,
    output wor id_20,
    input uwire id_21,
    output wire id_22,
    input tri1 id_23,
    input tri1 id_24,
    input tri1 id_25,
    input tri id_26,
    input tri0 id_27,
    input supply0 id_28,
    output wand id_29
    , id_32,
    input uwire id_30
);
  assign id_8 = (1);
  module_0 modCall_1 (
      id_32,
      id_32,
      id_32,
      id_32,
      id_32
  );
endmodule
