{"Source Block": ["verilog-ethernet/rtl/eth_mac_1g_tx.v@76:86@HdlIdDef", "reg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_1g_tx.v@76:86", "reg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@77:87", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@75:85", "reg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@73:83", "\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@81:91", "reg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign gmii_txd = gmii_txd_reg;\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@79:89", "\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@79:89", "\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@73:83", "\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@75:85", "reg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@77:87", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n"]], "Diff Content": {"Delete": [[81, "reg gmii_tx_en_reg = 0, gmii_tx_en_next;\n"]], "Add": []}}