---
title: Unified Transistor and Resistor Summary (0.18μm CMOS)
layout: default
---

# 🧾 Unified Transistor and Resistor Summary  
**Process Node: 0.18μm CMOS / Gate Width $W = 10\,\mu\mathrm{m}$**

This document summarizes:

- Transistor characteristics (NMOS / PMOS) for 1.8V, 3.3V, and 5.0V operation  
- Sheet and contact resistances for diffusions, polysilicon, and metals  
- $T_{\text{ox}}$ values per voltage domain  

---

## 📐 Gate Oxide Thickness by Voltage  
**酸化膜厚と電圧の関係**

| Voltage | $T_{\text{ox}}$ (nm) | Notes                        |
|---------|----------------------|------------------------------|
| 1.8V    | ~3.5                 | Core logic transistors       |
| 3.3V    | ~7.0                 | I/O and ESD protection       |
| 5.0V    | ~15.0                | Analog / high-voltage blocks |

> 📎 Dielectric: SiO₂ assumed ( $\varepsilon_{\text{ox}} \approx 3.9$ )

---

## 🔋 Transistor Characteristics (W = 10μm)  
**各電圧領域におけるNMOS / PMOS特性**

| VDD  | $L$ (μm) | Device | $T_{\text{ox}}$ (nm) | $V_{\text{th}}$ (V) | $I_{\text{dlin}}$ (μA/μm) | $I_{\text{dsat}}$ (μA/μm) | $I_{\text{off}}$ (nA/μm) | $I_{\text{cutoff}}$ (pA/μm) | $B_{\text{vds}}$ (V) |
|------|----------|--------|----------------------|----------------------|----------------------------|----------------------------|---------------------------|------------------------------|----------------------|
| 1.8V | 0.16     | NMOS   | 3.5                  | 0.42                 | 300.0                      | 500.0                      | 100.00                    | 1000.0                       | 1.60                 |
| 1.8V | 0.16     | PMOS   | 3.5                  | 0.62                 | 150.0                      | 250.0                      | 80.00                     | 800.0                        | 1.60                 |
| 1.8V | 0.18     | NMOS   | 3.5                  | 0.42                 | 298.8                      | 498.0                      | 92.31                     | 941.8                        | 1.68                 |
| 1.8V | 0.18     | PMOS   | 3.5                  | 0.62                 | 149.4                      | 249.0                      | 73.85                     | 753.4                        | 1.68                 |
| 3.3V | 0.25     | NMOS   | 7.0                  | 0.68                 | 120.0                      | 200.0                      | 20.00                     | 50.0                         | 3.50                 |
| 3.3V | 0.25     | PMOS   | 7.0                  | 0.88                 | 60.0                       | 100.0                      | 16.00                     | 40.0                         | 3.50                 |
| 5.0V | 2.0      | NMOS   | 15.0                 | 1.00                 | 100.0                      | 150.0                      | 5.00                      | 20.0                         | 8.00                 |
| 5.0V | 2.0      | PMOS   | 15.0                 | 1.20                 | 50.0                       | 75.0                       | 4.00                      | 16.0                         | 8.00                 |

---

## 🧿 Estimated Mobility Table  
**キャリア移動度（参考）**

| Carrier Type | $\mu$ (cm²/V·s) | Notes                       |
|--------------|------------------|-----------------------------|
| Electron (NMOS) | ~450             | Inversion layer, effective mobility |
| Hole (PMOS)     | ~200             | ~0.45× NMOS (typical)      |

---

## 🧪 Sheet Resistance (Ω/□)  
**シート抵抗（ポリ・拡散・金属層）**

| Structure             | $R_{\text{sheet}}$ (Ω/□) | Notes                                   |
|-----------------------|--------------------------|------------------------------------------|
| N+ Diffusion          | ~70                     | Shallow implant, moderate Rs             |
| P+ Diffusion          | ~100                    | Higher resistivity                       |
| N+ Poly               | ~60                     | Doped polysilicon                        |
| P+ Poly               | ~80                     | Higher than N+ poly                      |
| ALA (Metal-1)         | ~0.05–0.08              | Core routing                             |
| ALB / HLA (Metal-2)   | ~0.03–0.06              | Intermediate routing                     |
| ALC / HLB (Metal-3)   | ~0.02–0.05              | Power stripe, major signal distribution  |
| ALD / HLC (Metal-4)   | ~0.015–0.03             | Pad-level or wide global power bus       |

---

## 🔧 Contact Resistance  
**コンタクト抵抗**

| Contact Type      | $R_{\text{contact}}$ (μΩ·cm²)<br>Kelvin | $R_{\text{chain}}$ (Ω)<br>10 elements | Notes |
|-------------------|-------------------------------------------|-----------------------------------------|---------------------------------------------------|
| CNT (N+ Poly)     | ~1.2                                      | ~90                                     | Gate contact (N+ Poly → W plug)                  |
| CNT (P+ Poly)     | ~1.6                                      | ~130                                    | Gate contact (P+ Poly → W plug)                  |
| CNT (N+ Diff)     | ~1.0                                      | ~80                                     | Source/Drain contact (N+ Diff → W plug)          |
| CNT (P+ Diff)     | ~1.4                                      | ~110                                    | Source/Drain contact (P+ Diff → W plug)          |
| HLA               | ~0.8                                      | ~80                                     | W plug to Metal-2 (ALA layer)                    |
| HLB               | ~0.7                                      | ~70                                     | W plug to Metal-3 (ALB layer)                    |
| HLC               | ~0.6                                      | ~60                                     | W plug to Metal-4 (ALC layer, global power bus)  |

> 📎  $R_{\text{contact}}$  is the intrinsic contact resistance per unit area (Kelvin measurement).  
>  $R_{\text{chain}}$  represents total resistance of 10 serial contacts in test structures.

---

## 🧮 MOS Capacitor Characteristics (Reference)  
**酸化膜厚と容量の関係（参考）**

| Voltage | $T_{\text{ox}}$ (nm) | $C_{\text{ox}}$ (fF/μm²) | Total Cap (10μm × 10μm) | Notes             |
|---------|----------------------|---------------------------|--------------------------|--------------------|
| 1.8V    | 3.5                  | ~10.0                | ~1000 fF (1.0 pF)        | Core device level  |
| 3.3V    | 7.0                  | ~5.0                      | ~500 fF                  | I/O buffer use     |
| 5.0V    | 15.0                 | ~2.3                  | ~230 fF                  | Analog / HV block  |

> 🔍 **Calculation Note:**  
> The gate oxide capacitance per unit area is calculated as:
>
> $$
> C_{\text{ox}} = \frac{\varepsilon_0 \cdot \varepsilon_{\text{ox}}}{T_{\text{ox}}}
> $$
>
> where:
>
> - $\varepsilon_0 = 8.854 \times 10^{-14}~\mathrm{F/cm}$ (vacuum permittivity)  
> - $\varepsilon_{\text{ox}} \approx 3.9$ for SiO₂  
> - $T_{\text{ox}}$ is in **cm**
>
> Thus:
>
> $$
> C_{\text{ox}} \approx \frac{3.45 \times 10^{-13}}{T_{\text{ox}}~[\mathrm{cm}]}
> $$
>
> For $T_{\text{ox}} = 3.5~\mathrm{nm} = 3.5 \times 10^{-7}~\mathrm{cm}$:
>
> $$
> C_{\text{ox}} \approx \frac{3.45 \times 10^{-13}}{3.5 \times 10^{-7}} = 9.86 \times 10^{-7}~\mathrm{F/cm^2}
> $$
>
> Convert to fF/μm² (1 F/cm² = 10 fF/μm²):
>
> $$
> C_{\text{ox}} \approx 9.86~\mathrm{fF}/\mu\mathrm{m}^2
> $$
>
> 💡 **Result:**  
> When $T_{\text{ox}} = 3.5$ nm, then $C_{\text{ox}} \approx \mathbf{9.86~\mathrm{fF}/\mu\mathrm{m}^2}$.

---

## 📏 Units and Symbols  
**単位と記号の凡例**

| Symbol | Unit         | Meaning                          |
|--------|--------------|----------------------------------|
| $W$    | μm           | Gate width                       |
| $L$    | μm           | Gate length                      |
| $T_{\text{ox}}$ | nm | Gate oxide thickness             |
| $I_{\text{dlin}}$ | μA/μm | Linear-region drain current |
| $I_{\text{dsat}}$ | μA/μm | Saturation-region drain current |
| $I_{\text{off}}$ | nA/μm | Off-state leakage current       |
| $I_{\text{cutoff}}$ | pA/μm | Subthreshold leakage         |
| $B_{\text{vds}}$ | V     | Drain-source breakdown voltage |
| $R_{\text{sheet}}$ | Ω/□ | Sheet resistance               |
| $R_{\text{contact}}$ | μΩ·cm² | Contact resistance (Kelvin) |
| $R_{\text{chain}}$ | Ω     | Contact chain resistance (10×) |
| $C_{\text{ox}}$ | fF/μm² | Gate oxide capacitance density |

---

## 📚 Basis of Parameters and Estimation Methods  
**出力根拠と補足**

本ドキュメントの値は、以下の資料・推定法・物理モデルに基づいて構成されています：

### 1. 📖 公開プロセス資料・ベンダーデータ  
- TSMC / UMC / TowerJazz / GlobalFoundries 等の 0.18μm PDKやプロセス概要資料  
- IEDM, VLSI Symposia 等の論文発表における0.18μm CMOS特性の代表値  
- TI / ADI / NXPなどアナログ回路用0.18μm世代のリファレンスデータ

### 2. 🔬 推定モデルによる補完（ $W = 10\,\mu\mathrm{m}$ 正規化）  
- 電流値は以下の簡易モデルに基づく：

$$
I_{\text{dsat}} \approx \mu \cdot C_{\text{ox}} \cdot \frac{W}{L} \cdot (V_{\text{gs}} - V_{\text{th}})^2
$$

- $I_{\text{dlin}}$ は $V_{\text{ds}}$ 小時の近似  
- PMOS は NMOS の $\sim 0.5 \times$ スケーリングで近似  
- $V_{\text{th}}$, $T_{\text{ox}}$, $I_{\text{off}}$ 等は物理整合およびLeakage対策から設定

### 3. 🧪 抵抗・容量の値  
- $R_{\text{sheet}}$ は技術ノード共通の代表値を参照  
- Contact resistance は Kelvin測定またはベンダーモデルから抽出  
- Metal層の抵抗値は配線幅・CMP・温度依存性を平均化した範囲で提示

> ⚠️ 本データは絶対値を保証するものではなく、教育・設計演習を主目的とする参考値です。
