<stg><name>jacobi_1d_Pipeline_VITIS_LOOP_11_2</name>


<trans_list>

<trans id="114" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %icmp_ln11 = icmp_eq  i7 %i_2, i7 119

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 118, i64 118, i64 118

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln11 = br i1 %icmp_ln11, void %for.inc.split, void %for.inc28.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:0 %i_cast1 = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
for.inc.split:2 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %i_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:3 %add_ln12 = add i10 %shl_ln, i10 1016

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %lshr_ln12_1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %add_ln12, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln12_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:5 %zext_ln12 = zext i7 %lshr_ln12_1

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:7 %A_load = load i7 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %A_addr_1 = getelementptr i64 %A, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:10 %A_load_1 = load i7 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:13 %add_ln12_1 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:14 %add_ln12_2 = add i10 %shl_ln, i10 8

]]></Node>
<StgValue><ssdm name="add_ln12_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:15 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %add_ln12_2, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:25 %store_ln11 = store i7 %add_ln12_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:7 %A_load = load i7 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:10 %A_load_1 = load i7 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:8 %bitcast_ln12 = bitcast i64 %A_load

]]></Node>
<StgValue><ssdm name="bitcast_ln12"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:11 %bitcast_ln12_1 = bitcast i64 %A_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln12_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %add = dadd i64 %bitcast_ln12, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="49" st_id="4" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %add = dadd i64 %bitcast_ln12, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="50" st_id="5" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %add = dadd i64 %bitcast_ln12, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="51" st_id="6" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %add = dadd i64 %bitcast_ln12, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:16 %zext_ln12_1 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln12_1"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %A_addr_2 = getelementptr i64 %A, i64 0, i64 %zext_ln12_1

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:18 %A_load_2 = load i7 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="55" st_id="7" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %add = dadd i64 %bitcast_ln12, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:18 %A_load_2 = load i7 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:19 %bitcast_ln12_2 = bitcast i64 %A_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln12_2"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %add9 = dadd i64 %add, i64 %bitcast_ln12_2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="59" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %add9 = dadd i64 %add, i64 %bitcast_ln12_2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="60" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %add9 = dadd i64 %add, i64 %bitcast_ln12_2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="61" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %add9 = dadd i64 %add, i64 %bitcast_ln12_2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="62" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %add9 = dadd i64 %add, i64 %bitcast_ln12_2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="63" st_id="13" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:21 %mul = dmul i64 %add9, i64 0.33333

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="64" st_id="14" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:21 %mul = dmul i64 %add9, i64 0.33333

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="65" st_id="15" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:21 %mul = dmul i64 %add9, i64 0.33333

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="66" st_id="16" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:21 %mul = dmul i64 %add9, i64 0.33333

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="73" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
for.inc28.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="67" st_id="17" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:21 %mul = dmul i64 %add9, i64 0.33333

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="68" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="69" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:22 %bitcast_ln12_3 = bitcast i64 %mul

]]></Node>
<StgValue><ssdm name="bitcast_ln12_3"/></StgValue>
</operation>

<operation id="70" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:23 %B_addr = getelementptr i64 %B, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="71" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
for.inc.split:24 %store_ln12 = store i64 %bitcast_ln12_3, i7 %B_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="72" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:26 %br_ln11 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="115" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="B" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="B"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="118" from="StgValue_117" to="i" fromId="117" toId="21">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="119" toId="22">
</dataflow>
<dataflow id="121" from="B" to="specinterface_ln0" fromId="116" toId="22">
</dataflow>
<dataflow id="123" from="empty_1" to="specinterface_ln0" fromId="122" toId="22">
</dataflow>
<dataflow id="125" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="22">
</dataflow>
<dataflow id="126" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="22">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="127" toId="22">
</dataflow>
<dataflow id="130" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="22">
</dataflow>
<dataflow id="131" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="22">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="127" toId="22">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="127" toId="22">
</dataflow>
<dataflow id="134" from="empty_0" to="specinterface_ln0" fromId="127" toId="22">
</dataflow>
<dataflow id="135" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="22">
</dataflow>
<dataflow id="137" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="22">
</dataflow>
<dataflow id="138" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="22">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="127" toId="22">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="127" toId="22">
</dataflow>
<dataflow id="141" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="22">
</dataflow>
<dataflow id="142" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="22">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="119" toId="23">
</dataflow>
<dataflow id="144" from="A" to="specinterface_ln0" fromId="115" toId="23">
</dataflow>
<dataflow id="145" from="empty_1" to="specinterface_ln0" fromId="122" toId="23">
</dataflow>
<dataflow id="146" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="23">
</dataflow>
<dataflow id="147" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="23">
</dataflow>
<dataflow id="148" from="empty_0" to="specinterface_ln0" fromId="127" toId="23">
</dataflow>
<dataflow id="149" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="23">
</dataflow>
<dataflow id="150" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="23">
</dataflow>
<dataflow id="151" from="empty_0" to="specinterface_ln0" fromId="127" toId="23">
</dataflow>
<dataflow id="152" from="empty_0" to="specinterface_ln0" fromId="127" toId="23">
</dataflow>
<dataflow id="153" from="empty_0" to="specinterface_ln0" fromId="127" toId="23">
</dataflow>
<dataflow id="154" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="23">
</dataflow>
<dataflow id="155" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="23">
</dataflow>
<dataflow id="156" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="23">
</dataflow>
<dataflow id="157" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="23">
</dataflow>
<dataflow id="158" from="empty_0" to="specinterface_ln0" fromId="127" toId="23">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="127" toId="23">
</dataflow>
<dataflow id="160" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="23">
</dataflow>
<dataflow id="161" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="23">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln0" fromId="162" toId="24">
</dataflow>
<dataflow id="164" from="i" to="store_ln0" fromId="21" toId="24">
</dataflow>
<dataflow id="165" from="i" to="i_2" fromId="21" toId="26">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="166" toId="27">
</dataflow>
<dataflow id="168" from="StgValue_129" to="specpipeline_ln0" fromId="129" toId="27">
</dataflow>
<dataflow id="169" from="StgValue_124" to="specpipeline_ln0" fromId="124" toId="27">
</dataflow>
<dataflow id="170" from="StgValue_117" to="specpipeline_ln0" fromId="117" toId="27">
</dataflow>
<dataflow id="171" from="StgValue_124" to="specpipeline_ln0" fromId="124" toId="27">
</dataflow>
<dataflow id="173" from="p_str" to="specpipeline_ln0" fromId="172" toId="27">
</dataflow>
<dataflow id="174" from="i_2" to="icmp_ln11" fromId="26" toId="28">
</dataflow>
<dataflow id="176" from="StgValue_175" to="icmp_ln11" fromId="175" toId="28">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="177" toId="29">
</dataflow>
<dataflow id="180" from="StgValue_179" to="empty" fromId="179" toId="29">
</dataflow>
<dataflow id="181" from="StgValue_179" to="empty" fromId="179" toId="29">
</dataflow>
<dataflow id="182" from="StgValue_179" to="empty" fromId="179" toId="29">
</dataflow>
<dataflow id="183" from="icmp_ln11" to="br_ln11" fromId="28" toId="30">
</dataflow>
<dataflow id="184" from="i_2" to="i_cast1" fromId="26" toId="31">
</dataflow>
<dataflow id="186" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="shl_ln" fromId="185" toId="32">
</dataflow>
<dataflow id="187" from="i_2" to="shl_ln" fromId="26" toId="32">
</dataflow>
<dataflow id="189" from="StgValue_188" to="shl_ln" fromId="188" toId="32">
</dataflow>
<dataflow id="190" from="shl_ln" to="add_ln12" fromId="32" toId="33">
</dataflow>
<dataflow id="192" from="StgValue_191" to="add_ln12" fromId="191" toId="33">
</dataflow>
<dataflow id="194" from="_ssdm_op_PartSelect.i7.i10.i32.i32" to="lshr_ln12_1" fromId="193" toId="34">
</dataflow>
<dataflow id="195" from="add_ln12" to="lshr_ln12_1" fromId="33" toId="34">
</dataflow>
<dataflow id="197" from="StgValue_196" to="lshr_ln12_1" fromId="196" toId="34">
</dataflow>
<dataflow id="199" from="StgValue_198" to="lshr_ln12_1" fromId="198" toId="34">
</dataflow>
<dataflow id="200" from="lshr_ln12_1" to="zext_ln12" fromId="34" toId="35">
</dataflow>
<dataflow id="201" from="A" to="A_addr" fromId="115" toId="36">
</dataflow>
<dataflow id="203" from="StgValue_202" to="A_addr" fromId="202" toId="36">
</dataflow>
<dataflow id="204" from="zext_ln12" to="A_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="205" from="A_addr" to="A_load" fromId="36" toId="37">
</dataflow>
<dataflow id="206" from="A" to="A_addr_1" fromId="115" toId="38">
</dataflow>
<dataflow id="207" from="StgValue_202" to="A_addr_1" fromId="202" toId="38">
</dataflow>
<dataflow id="208" from="i_cast1" to="A_addr_1" fromId="31" toId="38">
</dataflow>
<dataflow id="209" from="A_addr_1" to="A_load_1" fromId="38" toId="39">
</dataflow>
<dataflow id="210" from="i_2" to="add_ln12_1" fromId="26" toId="40">
</dataflow>
<dataflow id="211" from="StgValue_162" to="add_ln12_1" fromId="162" toId="40">
</dataflow>
<dataflow id="212" from="shl_ln" to="add_ln12_2" fromId="32" toId="41">
</dataflow>
<dataflow id="214" from="StgValue_213" to="add_ln12_2" fromId="213" toId="41">
</dataflow>
<dataflow id="215" from="_ssdm_op_PartSelect.i7.i10.i32.i32" to="lshr_ln" fromId="193" toId="42">
</dataflow>
<dataflow id="216" from="add_ln12_2" to="lshr_ln" fromId="41" toId="42">
</dataflow>
<dataflow id="217" from="StgValue_196" to="lshr_ln" fromId="196" toId="42">
</dataflow>
<dataflow id="218" from="StgValue_198" to="lshr_ln" fromId="198" toId="42">
</dataflow>
<dataflow id="219" from="add_ln12_1" to="store_ln11" fromId="40" toId="43">
</dataflow>
<dataflow id="220" from="i" to="store_ln11" fromId="21" toId="43">
</dataflow>
<dataflow id="221" from="A_addr" to="A_load" fromId="36" toId="44">
</dataflow>
<dataflow id="222" from="A_addr_1" to="A_load_1" fromId="38" toId="45">
</dataflow>
<dataflow id="223" from="A_load" to="bitcast_ln12" fromId="44" toId="46">
</dataflow>
<dataflow id="224" from="A_load_1" to="bitcast_ln12_1" fromId="45" toId="47">
</dataflow>
<dataflow id="225" from="bitcast_ln12" to="add" fromId="46" toId="48">
</dataflow>
<dataflow id="226" from="bitcast_ln12_1" to="add" fromId="47" toId="48">
</dataflow>
<dataflow id="227" from="bitcast_ln12" to="add" fromId="46" toId="49">
</dataflow>
<dataflow id="228" from="bitcast_ln12_1" to="add" fromId="47" toId="49">
</dataflow>
<dataflow id="229" from="bitcast_ln12" to="add" fromId="46" toId="50">
</dataflow>
<dataflow id="230" from="bitcast_ln12_1" to="add" fromId="47" toId="50">
</dataflow>
<dataflow id="231" from="bitcast_ln12" to="add" fromId="46" toId="51">
</dataflow>
<dataflow id="232" from="bitcast_ln12_1" to="add" fromId="47" toId="51">
</dataflow>
<dataflow id="233" from="lshr_ln" to="zext_ln12_1" fromId="42" toId="52">
</dataflow>
<dataflow id="234" from="A" to="A_addr_2" fromId="115" toId="53">
</dataflow>
<dataflow id="235" from="StgValue_202" to="A_addr_2" fromId="202" toId="53">
</dataflow>
<dataflow id="236" from="zext_ln12_1" to="A_addr_2" fromId="52" toId="53">
</dataflow>
<dataflow id="237" from="A_addr_2" to="A_load_2" fromId="53" toId="54">
</dataflow>
<dataflow id="238" from="bitcast_ln12" to="add" fromId="46" toId="55">
</dataflow>
<dataflow id="239" from="bitcast_ln12_1" to="add" fromId="47" toId="55">
</dataflow>
<dataflow id="240" from="A_addr_2" to="A_load_2" fromId="53" toId="56">
</dataflow>
<dataflow id="241" from="A_load_2" to="bitcast_ln12_2" fromId="56" toId="57">
</dataflow>
<dataflow id="242" from="add" to="add9" fromId="55" toId="58">
</dataflow>
<dataflow id="243" from="bitcast_ln12_2" to="add9" fromId="57" toId="58">
</dataflow>
<dataflow id="244" from="add" to="add9" fromId="55" toId="59">
</dataflow>
<dataflow id="245" from="bitcast_ln12_2" to="add9" fromId="57" toId="59">
</dataflow>
<dataflow id="246" from="add" to="add9" fromId="55" toId="60">
</dataflow>
<dataflow id="247" from="bitcast_ln12_2" to="add9" fromId="57" toId="60">
</dataflow>
<dataflow id="248" from="add" to="add9" fromId="55" toId="61">
</dataflow>
<dataflow id="249" from="bitcast_ln12_2" to="add9" fromId="57" toId="61">
</dataflow>
<dataflow id="250" from="add" to="add9" fromId="55" toId="62">
</dataflow>
<dataflow id="251" from="bitcast_ln12_2" to="add9" fromId="57" toId="62">
</dataflow>
<dataflow id="252" from="add9" to="mul" fromId="62" toId="63">
</dataflow>
<dataflow id="254" from="StgValue_253" to="mul" fromId="253" toId="63">
</dataflow>
<dataflow id="255" from="add9" to="mul" fromId="62" toId="64">
</dataflow>
<dataflow id="256" from="StgValue_253" to="mul" fromId="253" toId="64">
</dataflow>
<dataflow id="257" from="add9" to="mul" fromId="62" toId="65">
</dataflow>
<dataflow id="258" from="StgValue_253" to="mul" fromId="253" toId="65">
</dataflow>
<dataflow id="259" from="add9" to="mul" fromId="62" toId="66">
</dataflow>
<dataflow id="260" from="StgValue_253" to="mul" fromId="253" toId="66">
</dataflow>
<dataflow id="261" from="add9" to="mul" fromId="62" toId="67">
</dataflow>
<dataflow id="262" from="StgValue_253" to="mul" fromId="253" toId="67">
</dataflow>
<dataflow id="264" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="263" toId="68">
</dataflow>
<dataflow id="266" from="empty_3" to="specloopname_ln5" fromId="265" toId="68">
</dataflow>
<dataflow id="267" from="mul" to="bitcast_ln12_3" fromId="67" toId="69">
</dataflow>
<dataflow id="268" from="B" to="B_addr" fromId="116" toId="70">
</dataflow>
<dataflow id="269" from="StgValue_202" to="B_addr" fromId="202" toId="70">
</dataflow>
<dataflow id="270" from="i_cast1" to="B_addr" fromId="31" toId="70">
</dataflow>
<dataflow id="271" from="bitcast_ln12_3" to="store_ln12" fromId="69" toId="71">
</dataflow>
<dataflow id="272" from="B_addr" to="store_ln12" fromId="70" toId="71">
</dataflow>
<dataflow id="273" from="icmp_ln11" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="274" from="icmp_ln11" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="275" from="icmp_ln11" to="StgValue_17" fromId="28" toId="17">
</dataflow>
</dataflows>


</stg>
