<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/impl/gwsynthesis/DDS_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/DDS_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/DDS_project.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Sep  3 18:26:49 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2606</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>801</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK_27M</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>input_clk_27M </td>
</tr>
<tr>
<td>CLK_PLL</td>
<td>Base</td>
<td>20.833</td>
<td>48.001
<td>0.000</td>
<td>10.416</td>
<td></td>
<td></td>
<td>PLL_module/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>CLK_24M</td>
<td>Generated</td>
<td>41.666</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>PLL_module/rpll_inst/CLKOUT </td>
<td>CLK_PLL</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK_27M</td>
<td>27.000(MHz)</td>
<td>73.934(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CLK_PLL</td>
<td>48.001(MHz)</td>
<td>670.005(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>CLK_24M</td>
<td>24.000(MHz)</td>
<td>33.263(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK_27M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_27M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_PLL</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_PLL</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_24M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_24M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>11.602</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_1_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>29.664</td>
</tr>
<tr>
<td>2</td>
<td>11.669</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_9_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>29.597</td>
</tr>
<tr>
<td>3</td>
<td>11.816</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_0_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>29.450</td>
</tr>
<tr>
<td>4</td>
<td>11.816</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_4_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>29.450</td>
</tr>
<tr>
<td>5</td>
<td>11.816</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_7_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>29.450</td>
</tr>
<tr>
<td>6</td>
<td>12.309</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_2_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>28.957</td>
</tr>
<tr>
<td>7</td>
<td>12.309</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_3_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>28.957</td>
</tr>
<tr>
<td>8</td>
<td>12.309</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_6_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>28.957</td>
</tr>
<tr>
<td>9</td>
<td>12.314</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_5_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>28.952</td>
</tr>
<tr>
<td>10</td>
<td>12.314</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_8_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>28.952</td>
</tr>
<tr>
<td>11</td>
<td>12.314</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_12_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>28.952</td>
</tr>
<tr>
<td>12</td>
<td>12.519</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_13_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>28.747</td>
</tr>
<tr>
<td>13</td>
<td>12.555</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_11_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>28.711</td>
</tr>
<tr>
<td>14</td>
<td>12.765</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_10_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>28.501</td>
</tr>
<tr>
<td>15</td>
<td>12.765</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_14_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>28.501</td>
</tr>
<tr>
<td>16</td>
<td>12.978</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/Enable_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>28.288</td>
</tr>
<tr>
<td>17</td>
<td>19.340</td>
<td>CLK_DIV_module/Dac_CLK_s0/Q</td>
<td>CLK_DIV_module/Dac_CLK_s0/D</td>
<td>CLK_PLL:[F]</td>
<td>CLK_PLL:[F]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.093</td>
</tr>
<tr>
<td>18</td>
<td>20.013</td>
<td>CLK_DIV_module/n7_s2/I0</td>
<td>CLK_DIV_module/Fg_CLK_s0/D</td>
<td>CLK_24M:[F]</td>
<td>CLK_PLL:[R]</td>
<td>20.833</td>
<td>-0.244</td>
<td>0.634</td>
</tr>
<tr>
<td>19</td>
<td>23.511</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0/D</td>
<td>CLK_27M:[R]</td>
<td>CLK_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>13.126</td>
</tr>
<tr>
<td>20</td>
<td>23.511</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_21_s0/D</td>
<td>CLK_27M:[R]</td>
<td>CLK_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>13.126</td>
</tr>
<tr>
<td>21</td>
<td>23.516</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_22_s0/D</td>
<td>CLK_27M:[R]</td>
<td>CLK_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>13.121</td>
</tr>
<tr>
<td>22</td>
<td>24.793</td>
<td>lookup_module/rom_module/prom_inst_3/DO[1]</td>
<td>OSC_module/out1_26_s1/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>16.473</td>
</tr>
<tr>
<td>23</td>
<td>24.828</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_19_s0/D</td>
<td>CLK_27M:[R]</td>
<td>CLK_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.809</td>
</tr>
<tr>
<td>24</td>
<td>24.963</td>
<td>lookup_module/rom_module/prom_inst_3/DO[1]</td>
<td>OSC_module/out1_28_s1/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>16.303</td>
</tr>
<tr>
<td>25</td>
<td>24.963</td>
<td>lookup_module/rom_module/prom_inst_3/DO[1]</td>
<td>OSC_module/out1_29_s1/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>41.666</td>
<td>0.000</td>
<td>16.303</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.160</td>
<td>CLK_DIV_module/n7_s2/I0</td>
<td>CLK_DIV_module/Fg_CLK_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_PLL:[R]</td>
<td>0.000</td>
<td>-0.185</td>
<td>0.374</td>
</tr>
<tr>
<td>2</td>
<td>0.449</td>
<td>ROTARY_module/Address_8_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_0/AD[11]</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>3</td>
<td>0.563</td>
<td>ROTARY_module/counter_pulse_s1/Q</td>
<td>ROTARY_module/Address_1_s0/CE</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>4</td>
<td>0.563</td>
<td>ROTARY_module/counter_pulse_s1/Q</td>
<td>ROTARY_module/Address_2_s0/CE</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>5</td>
<td>0.563</td>
<td>ROTARY_module/counter_pulse_s1/Q</td>
<td>ROTARY_module/Address_4_s0/CE</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>6</td>
<td>0.563</td>
<td>ROTARY_module/counter_pulse_s1/Q</td>
<td>ROTARY_module/Address_5_s0/CE</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>7</td>
<td>0.685</td>
<td>ROTARY_module/Address_1_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_0/AD[4]</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.839</td>
</tr>
<tr>
<td>8</td>
<td>0.687</td>
<td>ROTARY_module/Address_3_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_0/AD[6]</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.841</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>CLK_DIV_module/Dac_CLK_s0/Q</td>
<td>CLK_DIV_module/Dac_CLK_s0/D</td>
<td>CLK_PLL:[F]</td>
<td>CLK_PLL:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>RESETGEN_module/rHoldCnt_1_s0/Q</td>
<td>RESETGEN_module/rHoldCnt_1_s0/D</td>
<td>CLK_27M:[R]</td>
<td>CLK_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>RESETGEN_module/rExtIgnoreCnt_22_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_22_s0/D</td>
<td>CLK_27M:[R]</td>
<td>CLK_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>ROTARY_module/counter_7_s0/Q</td>
<td>ROTARY_module/counter_7_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>ROTARY_module/counter_8_s0/Q</td>
<td>ROTARY_module/counter_8_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>ROTARY_module/counter_11_s0/Q</td>
<td>ROTARY_module/counter_11_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>STEP_BTN_module/counter_6_s0/Q</td>
<td>STEP_BTN_module/counter_6_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>STEP_BTN_module/counter_11_s0/Q</td>
<td>STEP_BTN_module/counter_11_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>SAMP_module/counter_Enable_5_s0/Q</td>
<td>SAMP_module/counter_Enable_5_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>MODE_BTN_module/counter_14_s0/Q</td>
<td>MODE_BTN_module/counter_14_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>MODE_BTN_module/counter_22_s0/Q</td>
<td>MODE_BTN_module/counter_22_s0/D</td>
<td>CLK_24M:[R]</td>
<td>CLK_24M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>RESETGEN_module/rHoldCnt_0_s1/Q</td>
<td>RESETGEN_module/rHoldCnt_0_s1/D</td>
<td>CLK_27M:[R]</td>
<td>CLK_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/D</td>
<td>CLK_27M:[R]</td>
<td>CLK_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>RESETGEN_module/rExtIgnoreCnt_7_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_7_s0/D</td>
<td>CLK_27M:[R]</td>
<td>CLK_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>RESETGEN_module/rExtIgnoreCnt_10_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_10_s0/D</td>
<td>CLK_27M:[R]</td>
<td>CLK_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>RESETGEN_module/rExtIgnoreCnt_14_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_14_s0/D</td>
<td>CLK_27M:[R]</td>
<td>CLK_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>RESETGEN_module/rExtIgnoreCnt_17_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_17_s0/D</td>
<td>CLK_27M:[R]</td>
<td>CLK_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>9.089</td>
<td>10.339</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK_PLL</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td>2</td>
<td>9.089</td>
<td>10.339</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK_PLL</td>
<td>CLK_DIV_module/Dac_CLK_s0</td>
</tr>
<tr>
<td>3</td>
<td>9.117</td>
<td>10.367</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK_PLL</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td>4</td>
<td>9.117</td>
<td>10.367</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK_PLL</td>
<td>CLK_DIV_module/Dac_CLK_s0</td>
</tr>
<tr>
<td>5</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK_27M</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0</td>
</tr>
<tr>
<td>6</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK_27M</td>
<td>RESETGEN_module/rExtIgnoreCnt_16_s0</td>
</tr>
<tr>
<td>7</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK_27M</td>
<td>RESETGEN_module/rExtIgnoreCnt_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK_27M</td>
<td>RESETGEN_module/rStartupCnt_1_s1</td>
</tr>
<tr>
<td>9</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK_27M</td>
<td>RESETGEN_module/rStartupCnt_2_s1</td>
</tr>
<tr>
<td>10</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK_27M</td>
<td>RESETGEN_module/rExtIgnoreCnt_9_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.038</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.343</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[2][A]</td>
<td>SAMP_module/n125_s3/I0</td>
</tr>
<tr>
<td>31.442</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C14[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n125_s3/F</td>
</tr>
<tr>
<td>31.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[2][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[2][A]</td>
<td>SAMP_module/counter_Enable_1_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14[2][A]</td>
<td>SAMP_module/counter_Enable_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.332, 51.684%; route: 13.874, 46.771%; tC2Q: 0.458, 1.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.038</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.343</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>SAMP_module/n117_s5/I0</td>
</tr>
<tr>
<td>31.375</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n117_s5/F</td>
</tr>
<tr>
<td>31.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>SAMP_module/counter_Enable_9_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>SAMP_module/counter_Enable_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.264, 51.575%; route: 13.874, 46.877%; tC2Q: 0.458, 1.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.038</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.406</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[2][B]</td>
<td>SAMP_module/n126_s3/I1</td>
</tr>
<tr>
<td>31.228</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n126_s3/F</td>
</tr>
<tr>
<td>31.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[2][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[2][B]</td>
<td>SAMP_module/counter_Enable_0_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14[2][B]</td>
<td>SAMP_module/counter_Enable_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.055, 51.118%; route: 13.937, 47.325%; tC2Q: 0.458, 1.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.038</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.406</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>SAMP_module/n122_s3/I0</td>
</tr>
<tr>
<td>31.228</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n122_s3/F</td>
</tr>
<tr>
<td>31.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>SAMP_module/counter_Enable_4_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>SAMP_module/counter_Enable_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.055, 51.118%; route: 13.937, 47.325%; tC2Q: 0.458, 1.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.038</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.406</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[0][B]</td>
<td>SAMP_module/n119_s36/I0</td>
</tr>
<tr>
<td>31.228</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n119_s36/F</td>
</tr>
<tr>
<td>31.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[0][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[0][B]</td>
<td>SAMP_module/counter_Enable_7_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14[0][B]</td>
<td>SAMP_module/counter_Enable_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.055, 51.118%; route: 13.937, 47.325%; tC2Q: 0.458, 1.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.038</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.912</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>SAMP_module/n124_s3/I2</td>
</tr>
<tr>
<td>30.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n124_s3/F</td>
</tr>
<tr>
<td>30.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>SAMP_module/counter_Enable_2_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>SAMP_module/counter_Enable_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.055, 51.990%; route: 13.444, 46.427%; tC2Q: 0.458, 1.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.038</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.912</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][B]</td>
<td>SAMP_module/n123_s3/I2</td>
</tr>
<tr>
<td>30.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n123_s3/F</td>
</tr>
<tr>
<td>30.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][B]</td>
<td>SAMP_module/counter_Enable_3_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C15[1][B]</td>
<td>SAMP_module/counter_Enable_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.055, 51.990%; route: 13.444, 46.427%; tC2Q: 0.458, 1.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.038</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.912</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[0][B]</td>
<td>SAMP_module/n120_s3/I2</td>
</tr>
<tr>
<td>30.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n120_s3/F</td>
</tr>
<tr>
<td>30.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[0][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][B]</td>
<td>SAMP_module/counter_Enable_6_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C15[0][B]</td>
<td>SAMP_module/counter_Enable_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.055, 51.990%; route: 13.444, 46.427%; tC2Q: 0.458, 1.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.038</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.908</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>SAMP_module/n121_s3/I2</td>
</tr>
<tr>
<td>30.730</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n121_s3/F</td>
</tr>
<tr>
<td>30.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>SAMP_module/counter_Enable_5_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>SAMP_module/counter_Enable_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.055, 51.998%; route: 13.439, 46.419%; tC2Q: 0.458, 1.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.038</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.908</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>SAMP_module/n118_s5/I2</td>
</tr>
<tr>
<td>30.730</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n118_s5/F</td>
</tr>
<tr>
<td>30.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>SAMP_module/counter_Enable_8_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>SAMP_module/counter_Enable_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.055, 51.998%; route: 13.439, 46.419%; tC2Q: 0.458, 1.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.038</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.908</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td>SAMP_module/n114_s5/I0</td>
</tr>
<tr>
<td>30.730</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n114_s5/F</td>
</tr>
<tr>
<td>30.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td>SAMP_module/counter_Enable_12_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[1][B]</td>
<td>SAMP_module/counter_Enable_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.055, 51.998%; route: 13.439, 46.419%; tC2Q: 0.458, 1.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.038</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.899</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td>SAMP_module/n113_s5/I0</td>
</tr>
<tr>
<td>30.525</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n113_s5/F</td>
</tr>
<tr>
<td>30.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td>SAMP_module/counter_Enable_13_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[2][A]</td>
<td>SAMP_module/counter_Enable_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.859, 51.687%; route: 13.430, 46.718%; tC2Q: 0.458, 1.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.018</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.457</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td>SAMP_module/n115_s5/I2</td>
</tr>
<tr>
<td>30.489</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n115_s5/F</td>
</tr>
<tr>
<td>30.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td>SAMP_module/counter_Enable_11_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[2][A]</td>
<td>SAMP_module/counter_Enable_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.244, 53.096%; route: 13.008, 45.307%; tC2Q: 0.458, 1.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.018</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.457</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td>SAMP_module/n116_s5/I0</td>
</tr>
<tr>
<td>30.279</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n116_s5/F</td>
</tr>
<tr>
<td>30.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td>SAMP_module/counter_Enable_10_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[1][B]</td>
<td>SAMP_module/counter_Enable_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.035, 52.751%; route: 13.008, 45.641%; tC2Q: 0.458, 1.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.018</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.457</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td>SAMP_module/n112_s5/I2</td>
</tr>
<tr>
<td>30.279</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n112_s5/F</td>
</tr>
<tr>
<td>30.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td>SAMP_module/counter_Enable_14_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[0][B]</td>
<td>SAMP_module/counter_Enable_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.035, 52.751%; route: 13.008, 45.641%; tC2Q: 0.458, 1.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/Enable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.071</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>7.147</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[17]</td>
</tr>
<tr>
<td>9.084</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n179_s1/B[17]</td>
</tr>
<tr>
<td>9.366</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.285</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>13.346</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>14.391</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>15.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>18.020</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>21.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>22.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>23.148</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>25.632</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>26.693</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>27.112</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>28.211</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>28.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>29.018</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.066</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" font-weight:bold;">SAMP_module/Enable_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td>SAMP_module/Enable_s0/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[2][B]</td>
<td>SAMP_module/Enable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.212, 50.242%; route: 13.617, 48.138%; tC2Q: 0.458, 1.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV_module/Dac_CLK_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV_module/Dac_CLK_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_PLL:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_PLL:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.416</td>
<td>10.416</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_PLL</td>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>PLL_R</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.678</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>CLK_DIV_module/Dac_CLK_s0/CLK</td>
</tr>
<tr>
<td>11.137</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">CLK_DIV_module/Dac_CLK_s0/Q</td>
</tr>
<tr>
<td>11.145</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>CLK_DIV_module/n13_s2/I0</td>
</tr>
<tr>
<td>11.771</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n13_s2/F</td>
</tr>
<tr>
<td>11.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">CLK_DIV_module/Dac_CLK_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>31.249</td>
<td>31.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_PLL</td>
</tr>
<tr>
<td>31.249</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>PLL_R</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.511</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>CLK_DIV_module/Dac_CLK_s0/CLK</td>
</tr>
<tr>
<td>31.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>CLK_DIV_module/Dac_CLK_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 57.298%; route: 0.008, 0.750%; tC2Q: 0.458, 41.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV_module/n7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_PLL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>20.841</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV_module/n7_s2/I0</td>
</tr>
<tr>
<td>21.467</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n7_s2/F</td>
</tr>
<tr>
<td>21.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV_module/Fg_CLK_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_PLL</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>PLL_R</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.910</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/CLK</td>
</tr>
<tr>
<td>41.880</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td>41.480</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 98.708%; route: 0.000, 0.000%; tC2Q: 0.008, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_1_s0/Q</td>
</tr>
<tr>
<td>2.507</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[3][B]</td>
<td>RESETGEN_module/n54_s4/I1</td>
</tr>
<tr>
<td>3.606</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n54_s4/F</td>
</tr>
<tr>
<td>3.617</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[3][A]</td>
<td>RESETGEN_module/n51_s4/I3</td>
</tr>
<tr>
<td>4.643</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C6[3][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n51_s4/F</td>
</tr>
<tr>
<td>5.073</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>RESETGEN_module/n48_s4/I3</td>
</tr>
<tr>
<td>6.105</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n48_s4/F</td>
</tr>
<tr>
<td>6.924</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][B]</td>
<td>RESETGEN_module/n46_s4/I2</td>
</tr>
<tr>
<td>7.550</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C7[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n46_s4/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td>RESETGEN_module/n43_s4/I3</td>
</tr>
<tr>
<td>9.082</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n43_s4/F</td>
</tr>
<tr>
<td>9.909</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td>RESETGEN_module/n40_s4/I3</td>
</tr>
<tr>
<td>10.935</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C6[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n40_s4/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>RESETGEN_module/n39_s4/I1</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n39_s4/F</td>
</tr>
<tr>
<td>12.409</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>RESETGEN_module/n36_s4/I3</td>
</tr>
<tr>
<td>13.035</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n36_s4/F</td>
</tr>
<tr>
<td>13.529</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>RESETGEN_module/n36_s3/I1</td>
</tr>
<tr>
<td>14.351</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n36_s3/F</td>
</tr>
<tr>
<td>14.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0/CLK</td>
</tr>
<tr>
<td>37.863</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.321, 63.396%; route: 4.346, 33.113%; tC2Q: 0.458, 3.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_1_s0/Q</td>
</tr>
<tr>
<td>2.507</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[3][B]</td>
<td>RESETGEN_module/n54_s4/I1</td>
</tr>
<tr>
<td>3.606</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n54_s4/F</td>
</tr>
<tr>
<td>3.617</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[3][A]</td>
<td>RESETGEN_module/n51_s4/I3</td>
</tr>
<tr>
<td>4.643</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C6[3][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n51_s4/F</td>
</tr>
<tr>
<td>5.073</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>RESETGEN_module/n48_s4/I3</td>
</tr>
<tr>
<td>6.105</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n48_s4/F</td>
</tr>
<tr>
<td>6.924</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][B]</td>
<td>RESETGEN_module/n46_s4/I2</td>
</tr>
<tr>
<td>7.550</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C7[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n46_s4/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td>RESETGEN_module/n43_s4/I3</td>
</tr>
<tr>
<td>9.082</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n43_s4/F</td>
</tr>
<tr>
<td>9.909</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td>RESETGEN_module/n40_s4/I3</td>
</tr>
<tr>
<td>10.935</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C6[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n40_s4/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>RESETGEN_module/n39_s4/I1</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n39_s4/F</td>
</tr>
<tr>
<td>12.409</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>RESETGEN_module/n36_s4/I3</td>
</tr>
<tr>
<td>13.035</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n36_s4/F</td>
</tr>
<tr>
<td>13.529</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>RESETGEN_module/n35_s3/I1</td>
</tr>
<tr>
<td>14.351</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n35_s3/F</td>
</tr>
<tr>
<td>14.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>RESETGEN_module/rExtIgnoreCnt_21_s0/CLK</td>
</tr>
<tr>
<td>37.863</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>RESETGEN_module/rExtIgnoreCnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.321, 63.396%; route: 4.346, 33.113%; tC2Q: 0.458, 3.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_1_s0/Q</td>
</tr>
<tr>
<td>2.507</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[3][B]</td>
<td>RESETGEN_module/n54_s4/I1</td>
</tr>
<tr>
<td>3.606</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n54_s4/F</td>
</tr>
<tr>
<td>3.617</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[3][A]</td>
<td>RESETGEN_module/n51_s4/I3</td>
</tr>
<tr>
<td>4.643</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C6[3][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n51_s4/F</td>
</tr>
<tr>
<td>5.073</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>RESETGEN_module/n48_s4/I3</td>
</tr>
<tr>
<td>6.105</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n48_s4/F</td>
</tr>
<tr>
<td>6.924</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][B]</td>
<td>RESETGEN_module/n46_s4/I2</td>
</tr>
<tr>
<td>7.550</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C7[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n46_s4/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td>RESETGEN_module/n43_s4/I3</td>
</tr>
<tr>
<td>9.082</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n43_s4/F</td>
</tr>
<tr>
<td>9.909</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td>RESETGEN_module/n40_s4/I3</td>
</tr>
<tr>
<td>10.935</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C6[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n40_s4/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>RESETGEN_module/n39_s4/I1</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n39_s4/F</td>
</tr>
<tr>
<td>12.409</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>RESETGEN_module/n36_s4/I3</td>
</tr>
<tr>
<td>13.035</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n36_s4/F</td>
</tr>
<tr>
<td>13.525</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>RESETGEN_module/n34_s2/I2</td>
</tr>
<tr>
<td>14.347</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n34_s2/F</td>
</tr>
<tr>
<td>14.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_22_s0/CLK</td>
</tr>
<tr>
<td>37.863</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.321, 63.418%; route: 4.342, 33.089%; tC2Q: 0.458, 3.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>5.238</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[1]</td>
</tr>
<tr>
<td>8.159</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>OSC_module/n287_s2/I2</td>
</tr>
<tr>
<td>9.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>10.029</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][B]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.040</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>11.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[2][B]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>12.120</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][B]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>12.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>12.981</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.080</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>14.096</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>OSC_module/n266_s3/I3</td>
</tr>
<tr>
<td>14.722</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s3/F</td>
</tr>
<tr>
<td>15.707</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>OSC_module/n271_s1/I1</td>
</tr>
<tr>
<td>16.733</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">OSC_module/n271_s1/F</td>
</tr>
<tr>
<td>17.152</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>OSC_module/n271_s0/I0</td>
</tr>
<tr>
<td>18.251</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n271_s0/F</td>
</tr>
<tr>
<td>18.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">OSC_module/out1_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>OSC_module/out1_26_s1/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>OSC_module/out1_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.590, 52.146%; route: 4.423, 26.850%; tC2Q: 3.460, 21.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_1_s0/Q</td>
</tr>
<tr>
<td>2.507</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[3][B]</td>
<td>RESETGEN_module/n54_s4/I1</td>
</tr>
<tr>
<td>3.606</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n54_s4/F</td>
</tr>
<tr>
<td>3.617</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[3][A]</td>
<td>RESETGEN_module/n51_s4/I3</td>
</tr>
<tr>
<td>4.643</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C6[3][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n51_s4/F</td>
</tr>
<tr>
<td>5.073</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>RESETGEN_module/n48_s4/I3</td>
</tr>
<tr>
<td>6.105</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n48_s4/F</td>
</tr>
<tr>
<td>6.924</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][B]</td>
<td>RESETGEN_module/n46_s4/I2</td>
</tr>
<tr>
<td>7.550</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C7[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n46_s4/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td>RESETGEN_module/n43_s4/I3</td>
</tr>
<tr>
<td>9.082</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n43_s4/F</td>
</tr>
<tr>
<td>9.909</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td>RESETGEN_module/n40_s4/I3</td>
</tr>
<tr>
<td>10.935</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C6[3][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n40_s4/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>RESETGEN_module/n39_s4/I1</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n39_s4/F</td>
</tr>
<tr>
<td>12.409</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>RESETGEN_module/n37_s3/I2</td>
</tr>
<tr>
<td>13.035</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n37_s3/F</td>
</tr>
<tr>
<td>13.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>RESETGEN_module/rExtIgnoreCnt_19_s0/CLK</td>
</tr>
<tr>
<td>37.863</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>RESETGEN_module/rExtIgnoreCnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.499, 63.503%; route: 3.852, 32.616%; tC2Q: 0.458, 3.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>5.238</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[1]</td>
</tr>
<tr>
<td>8.159</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>OSC_module/n287_s2/I2</td>
</tr>
<tr>
<td>9.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>10.029</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][B]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.040</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>11.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[2][B]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>12.120</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][B]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>12.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>12.981</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.080</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>14.096</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>OSC_module/n266_s3/I3</td>
</tr>
<tr>
<td>14.722</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s3/F</td>
</tr>
<tr>
<td>14.733</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>OSC_module/n266_s1/I1</td>
</tr>
<tr>
<td>15.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s1/F</td>
</tr>
<tr>
<td>16.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>OSC_module/n269_s0/I2</td>
</tr>
<tr>
<td>18.081</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n269_s0/F</td>
</tr>
<tr>
<td>18.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out1_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>OSC_module/out1_28_s1/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>OSC_module/out1_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.663, 53.138%; route: 4.180, 25.639%; tC2Q: 3.460, 21.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>5.238</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[1]</td>
</tr>
<tr>
<td>8.159</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>OSC_module/n287_s2/I2</td>
</tr>
<tr>
<td>9.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>10.029</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][B]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.040</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>11.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[2][B]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>12.120</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][B]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>12.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>12.981</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.080</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>14.096</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>OSC_module/n266_s3/I3</td>
</tr>
<tr>
<td>14.722</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s3/F</td>
</tr>
<tr>
<td>14.733</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>OSC_module/n266_s1/I1</td>
</tr>
<tr>
<td>15.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s1/F</td>
</tr>
<tr>
<td>16.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>OSC_module/n268_s0/I2</td>
</tr>
<tr>
<td>18.081</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n268_s0/F</td>
</tr>
<tr>
<td>18.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" font-weight:bold;">OSC_module/out1_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>41.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>43.444</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>OSC_module/out1_29_s1/CLK</td>
</tr>
<tr>
<td>43.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>OSC_module/out1_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.663, 53.138%; route: 4.180, 25.639%; tC2Q: 3.460, 21.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV_module/n7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_PLL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV_module/n7_s2/I0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n7_s2/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV_module/Fg_CLK_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_PLL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>PLL_R</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/CLK</td>
</tr>
<tr>
<td>0.215</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td>0.215</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/Address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td>ROTARY_module/Address_8_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C38[1][B]</td>
<td style=" font-weight:bold;">ROTARY_module/Address_8_s0/Q</td>
</tr>
<tr>
<td>1.853</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_0/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.720%; tC2Q: 0.333, 55.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_pulse_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/Address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>ROTARY_module/counter_pulse_s1/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C39[2][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_pulse_s1/Q</td>
</tr>
<tr>
<td>1.828</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/Address_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>ROTARY_module/Address_1_s0/CLK</td>
</tr>
<tr>
<td>1.265</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>ROTARY_module/Address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_pulse_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/Address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>ROTARY_module/counter_pulse_s1/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C39[2][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_pulse_s1/Q</td>
</tr>
<tr>
<td>1.828</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" font-weight:bold;">ROTARY_module/Address_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>ROTARY_module/Address_2_s0/CLK</td>
</tr>
<tr>
<td>1.265</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>ROTARY_module/Address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_pulse_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/Address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>ROTARY_module/counter_pulse_s1/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C39[2][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_pulse_s1/Q</td>
</tr>
<tr>
<td>1.828</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">ROTARY_module/Address_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>ROTARY_module/Address_4_s0/CLK</td>
</tr>
<tr>
<td>1.265</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>ROTARY_module/Address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_pulse_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/Address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>ROTARY_module/counter_pulse_s1/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C39[2][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_pulse_s1/Q</td>
</tr>
<tr>
<td>1.828</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" font-weight:bold;">ROTARY_module/Address_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>ROTARY_module/Address_5_s0/CLK</td>
</tr>
<tr>
<td>1.265</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>ROTARY_module/Address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/Address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>ROTARY_module/Address_1_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/Address_1_s0/Q</td>
</tr>
<tr>
<td>2.089</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_0/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 60.288%; tC2Q: 0.333, 39.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/Address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>ROTARY_module/Address_3_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">ROTARY_module/Address_3_s0/Q</td>
</tr>
<tr>
<td>2.091</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_0/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 60.354%; tC2Q: 0.333, 39.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV_module/Dac_CLK_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV_module/Dac_CLK_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_PLL:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_PLL:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.416</td>
<td>10.416</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_PLL</td>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>PLL_R</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.611</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>CLK_DIV_module/Dac_CLK_s0/CLK</td>
</tr>
<tr>
<td>10.945</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">CLK_DIV_module/Dac_CLK_s0/Q</td>
</tr>
<tr>
<td>10.947</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>CLK_DIV_module/n13_s2/I0</td>
</tr>
<tr>
<td>11.319</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n13_s2/F</td>
</tr>
<tr>
<td>11.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">CLK_DIV_module/Dac_CLK_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.416</td>
<td>10.416</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_PLL</td>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>PLL_R</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.611</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>CLK_DIV_module/Dac_CLK_s0/CLK</td>
</tr>
<tr>
<td>10.611</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>CLK_DIV_module/Dac_CLK_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rHoldCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rHoldCnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>RESETGEN_module/rHoldCnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rHoldCnt_1_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>RESETGEN_module/n134_s3/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n134_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rHoldCnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>RESETGEN_module/rHoldCnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>RESETGEN_module/rHoldCnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_22_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_22_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>RESETGEN_module/n34_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n34_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_22_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>ROTARY_module/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C36[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_7_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>ROTARY_module/n369_s2/I1</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" background: #97FFFF;">ROTARY_module/n369_s2/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>ROTARY_module/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>ROTARY_module/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>ROTARY_module/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>ROTARY_module/n368_s2/I1</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td style=" background: #97FFFF;">ROTARY_module/n368_s2/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>ROTARY_module/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>ROTARY_module/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>ROTARY_module/counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_11_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>ROTARY_module/n365_s2/I3</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">ROTARY_module/n365_s2/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>ROTARY_module/counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>ROTARY_module/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>STEP_BTN_module/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>STEP_BTN_module/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td>STEP_BTN_module/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C39[1][A]</td>
<td style=" font-weight:bold;">STEP_BTN_module/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td>STEP_BTN_module/n70_s1/I2</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td style=" background: #97FFFF;">STEP_BTN_module/n70_s1/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td style=" font-weight:bold;">STEP_BTN_module/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td>STEP_BTN_module/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C39[1][A]</td>
<td>STEP_BTN_module/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>STEP_BTN_module/counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>STEP_BTN_module/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>STEP_BTN_module/counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C41[0][A]</td>
<td style=" font-weight:bold;">STEP_BTN_module/counter_11_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>STEP_BTN_module/n65_s1/I0</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">STEP_BTN_module/n65_s1/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" font-weight:bold;">STEP_BTN_module/counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>STEP_BTN_module/counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>STEP_BTN_module/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/counter_Enable_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>SAMP_module/counter_Enable_5_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C16[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_5_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>SAMP_module/n121_s3/I3</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n121_s3/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>SAMP_module/counter_Enable_5_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>SAMP_module/counter_Enable_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>MODE_BTN_module/counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MODE_BTN_module/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>MODE_BTN_module/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">MODE_BTN_module/counter_14_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>MODE_BTN_module/n62_s1/I2</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" background: #97FFFF;">MODE_BTN_module/n62_s1/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">MODE_BTN_module/counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>MODE_BTN_module/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>MODE_BTN_module/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>MODE_BTN_module/counter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MODE_BTN_module/counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_24M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>MODE_BTN_module/counter_22_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C37[0][A]</td>
<td style=" font-weight:bold;">MODE_BTN_module/counter_22_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>MODE_BTN_module/n54_s1/I2</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">MODE_BTN_module/n54_s1/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td style=" font-weight:bold;">MODE_BTN_module/counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_24M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R6C38[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>MODE_BTN_module/counter_22_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>MODE_BTN_module/counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rHoldCnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rHoldCnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>RESETGEN_module/rHoldCnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rHoldCnt_0_s1/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>RESETGEN_module/rHoldCnt_0_s4/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/rHoldCnt_0_s4/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rHoldCnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>RESETGEN_module/rHoldCnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>RESETGEN_module/rHoldCnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_1_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>RESETGEN_module/n55_s3/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n55_s3/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_7_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>RESETGEN_module/n49_s3/I3</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n49_s3/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_10_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>RESETGEN_module/n46_s5/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n46_s5/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C6[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_14_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>RESETGEN_module/n42_s3/I2</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n42_s3/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_17_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_17_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>RESETGEN_module/n39_s5/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n39_s5/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOR17[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_17_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.339</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_PLL</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_PLL</td>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.678</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_PLL</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.018</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.339</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_PLL</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CLK_DIV_module/Dac_CLK_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_PLL</td>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.678</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CLK_DIV_module/Dac_CLK_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_PLL</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.018</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CLK_DIV_module/Dac_CLK_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.117</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.367</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_PLL</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_PLL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_PLL</td>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.611</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.117</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.367</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_PLL</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CLK_DIV_module/Dac_CLK_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_PLL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>CLK_DIV_module/Dac_CLK_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_PLL</td>
</tr>
<tr>
<td>10.416</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.611</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>CLK_DIV_module/Dac_CLK_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>RESETGEN_module/rExtIgnoreCnt_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>RESETGEN_module/rExtIgnoreCnt_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>RESETGEN_module/rExtIgnoreCnt_16_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>RESETGEN_module/rExtIgnoreCnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>RESETGEN_module/rExtIgnoreCnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>RESETGEN_module/rExtIgnoreCnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>RESETGEN_module/rStartupCnt_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>RESETGEN_module/rStartupCnt_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>RESETGEN_module/rStartupCnt_1_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>RESETGEN_module/rStartupCnt_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>RESETGEN_module/rStartupCnt_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>RESETGEN_module/rStartupCnt_2_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>RESETGEN_module/rExtIgnoreCnt_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>RESETGEN_module/rExtIgnoreCnt_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>RESETGEN_module/rExtIgnoreCnt_9_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>289</td>
<td>fg_clk</td>
<td>11.602</td>
<td>2.379</td>
</tr>
<tr>
<td>66</td>
<td>n168_15</td>
<td>29.389</td>
<td>2.653</td>
</tr>
<tr>
<td>41</td>
<td>wire_enable</td>
<td>35.105</td>
<td>5.180</td>
</tr>
<tr>
<td>34</td>
<td>input_clk_27M_d</td>
<td>23.511</td>
<td>0.262</td>
</tr>
<tr>
<td>30</td>
<td>Enable_delay</td>
<td>37.606</td>
<td>2.169</td>
</tr>
<tr>
<td>30</td>
<td>wire_mode[2]</td>
<td>11.602</td>
<td>2.323</td>
</tr>
<tr>
<td>28</td>
<td>out1_30_44</td>
<td>32.692</td>
<td>1.329</td>
</tr>
<tr>
<td>27</td>
<td>wire_out2[31]</td>
<td>35.799</td>
<td>1.984</td>
</tr>
<tr>
<td>24</td>
<td>enable_counter_9</td>
<td>32.381</td>
<td>1.383</td>
</tr>
<tr>
<td>24</td>
<td>enable_counter_9</td>
<td>33.199</td>
<td>1.191</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R6C5</td>
<td>86.11%</td>
</tr>
<tr>
<td>R6C22</td>
<td>83.33%</td>
</tr>
<tr>
<td>R17C39</td>
<td>83.33%</td>
</tr>
<tr>
<td>R16C36</td>
<td>81.94%</td>
</tr>
<tr>
<td>R21C40</td>
<td>81.94%</td>
</tr>
<tr>
<td>R17C40</td>
<td>81.94%</td>
</tr>
<tr>
<td>R21C41</td>
<td>80.56%</td>
</tr>
<tr>
<td>R17C37</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C42</td>
<td>79.17%</td>
</tr>
<tr>
<td>R17C26</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK_27M -period 37.037 -waveform {0 18.518} [get_ports {input_clk_27M}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK_PLL -period 20.833 -waveform {0 10.416} [get_pins {PLL_module/rpll_inst/CLKOUT}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name CLK_24M -source [get_pins {PLL_module/rpll_inst/CLKOUT}] -master_clock CLK_PLL -divide_by 2 [get_pins {CLK_DIV_module/Fg_CLK_s0/Q}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {CLK_27M}] -to [get_clocks {CLK_24M}] </td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {CLK_27M}] -to [get_clocks {CLK_PLL}] </td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {CLK_24M}] -to [get_clocks {CLK_27M}] </td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {CLK_PLL}] -to [get_clocks {CLK_27M}] </td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
