INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github Repos/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Function_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Function_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github Repos/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/DOF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github Repos/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instuction_Decoder
INFO: [VRFC 10-2458] undeclared symbol opcode, assumed default net type wire [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:19]
INFO: [VRFC 10-2458] undeclared symbol RW, assumed default net type wire [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:20]
INFO: [VRFC 10-2458] undeclared symbol MD, assumed default net type wire [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:21]
INFO: [VRFC 10-2458] undeclared symbol BS, assumed default net type wire [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:22]
INFO: [VRFC 10-2458] undeclared symbol PS, assumed default net type wire [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:23]
INFO: [VRFC 10-2458] undeclared symbol MW, assumed default net type wire [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:24]
INFO: [VRFC 10-2458] undeclared symbol FS, assumed default net type wire [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:25]
INFO: [VRFC 10-2458] undeclared symbol MA, assumed default net type wire [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:26]
INFO: [VRFC 10-2458] undeclared symbol MB, assumed default net type wire [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:27]
INFO: [VRFC 10-2458] undeclared symbol AA, assumed default net type wire [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:28]
INFO: [VRFC 10-2458] undeclared symbol BA, assumed default net type wire [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:29]
INFO: [VRFC 10-2458] undeclared symbol CS, assumed default net type wire [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:30]
ERROR: [VRFC 10-2989] 'instruction' is not declared [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:19]
ERROR: [VRFC 10-2989] 'instruction' is not declared [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:20]
ERROR: [VRFC 10-2989] 'instruction' is not declared [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:21]
ERROR: [VRFC 10-2989] 'instruction' is not declared [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:22]
ERROR: [VRFC 10-2989] 'instruction' is not declared [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:23]
ERROR: [VRFC 10-2989] 'instruction' is not declared [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:24]
ERROR: [VRFC 10-2989] 'instruction' is not declared [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:25]
ERROR: [VRFC 10-2989] 'instruction' is not declared [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:26]
ERROR: [VRFC 10-2989] 'instruction' is not declared [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:27]
ERROR: [VRFC 10-2989] 'instruction' is not declared [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:28]
ERROR: [VRFC 10-2989] 'instruction' is not declared [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:29]
ERROR: [VRFC 10-2989] 'instruction' is not declared [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:30]
ERROR: [VRFC 10-2865] module 'Instuction_Decoder' ignored due to previous errors [D:/Github Repos/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sources_1/new/Instruction_Decoder.v:1]
