

================================================================
== Vitis HLS Report for 'conv2d_3_Pipeline_VITIS_LOOP_35_45'
================================================================
* Date:           Fri Nov 22 20:00:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      155|      155|  1.550 us|  1.550 us|  155|  155|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_4  |      152|      152|        53|         40|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 40, depth = 53


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 1
  Pipeline-0 : II = 40, D = 53, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 55 56 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 2 
55 --> 57 
56 --> 57 
57 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 58 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%fi_1 = alloca i32 1"   --->   Operation 59 'alloca' 'fi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%indvar2 = alloca i32 1"   --->   Operation 60 'alloca' 'indvar2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%select_ln31_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln31"   --->   Operation 62 'read' 'select_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%select_ln31_4_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln31_4"   --->   Operation 63 'read' 'select_ln31_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 64 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln32_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %or_ln32"   --->   Operation 65 'read' 'or_ln32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%select_ln31_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %select_ln31_1"   --->   Operation 66 'read' 'select_ln31_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.40ns)   --->   "%store_ln0 = store i2 0, i2 %indvar2"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 68 [1/1] (0.40ns)   --->   "%store_ln0 = store i3 0, i3 %fi_1"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 69 [1/1] (0.40ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_37_5.1.0"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.85>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%fi = load i3 %fi_1" [lenet_support.cpp:35]   --->   Operation 71 'load' 'fi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%indvar2_load = load i2 %indvar2" [lenet_support.cpp:35]   --->   Operation 72 'load' 'indvar2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.61ns)   --->   "%icmp_ln35_2 = icmp_ult  i3 %fi, i3 5" [lenet_support.cpp:35]   --->   Operation 74 'icmp' 'icmp_ln35_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.50ns)   --->   "%add_ln35 = add i2 %indvar2_load, i2 1" [lenet_support.cpp:35]   --->   Operation 75 'add' 'add_ln35' <Predicate = true> <Delay = 0.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35_2, void %VITIS_LOOP_37_5.1.0.for.inc42.1_crit_edge.exitStub, void %VITIS_LOOP_37_5.1.0.split" [lenet_support.cpp:35]   --->   Operation 76 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%or_ln35 = or i10 %select_ln31_1_read, i10 1" [lenet_support.cpp:35]   --->   Operation 77 'or' 'or_ln35' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%or_ln35_2_cast = zext i10 %or_ln35" [lenet_support.cpp:35]   --->   Operation 78 'zext' 'or_ln35_2_cast' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %indvar2_load, i6 0" [lenet_support.cpp:35]   --->   Operation 79 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%p_cast16 = zext i8 %tmp_s" [lenet_support.cpp:35]   --->   Operation 80 'zext' 'p_cast16' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp3 = add i11 %or_ln35_2_cast, i11 %p_cast16" [lenet_support.cpp:35]   --->   Operation 81 'add' 'tmp3' <Predicate = (icmp_ln35_2)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %tmp3, i32 5, i32 10" [lenet_support.cpp:35]   --->   Operation 82 'partselect' 'tmp_22' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i5.i2, i6 %tmp_22, i5 %or_ln32_read, i2 0" [lenet_support.cpp:35]   --->   Operation 83 'bitconcatenate' 'tmp_23' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_cast21 = zext i13 %tmp_23" [lenet_support.cpp:35]   --->   Operation 84 'zext' 'p_cast21' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.12ns)   --->   "%empty_35 = add i64 %p_cast21, i64 %input_read" [lenet_support.cpp:35]   --->   Operation 85 'add' 'empty_35' <Predicate = (icmp_ln35_2)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln37_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_35, i32 2, i32 63" [lenet_support.cpp:37]   --->   Operation 86 'partselect' 'trunc_ln37_2' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i62 %trunc_ln37_2" [lenet_support.cpp:37]   --->   Operation 87 'sext' 'sext_ln37' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln37" [lenet_support.cpp:37]   --->   Operation 88 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node empty_37)   --->   "%tmp4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln31_4_read, i5 %select_ln31_read"   --->   Operation 89 'bitconcatenate' 'tmp4' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node empty_37)   --->   "%tmp4_cast = zext i10 %tmp4"   --->   Operation 90 'zext' 'tmp4_cast' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node empty_37)   --->   "%tmp56 = or i8 %tmp_s, i8 33" [lenet_support.cpp:35]   --->   Operation 91 'or' 'tmp56' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node empty_37)   --->   "%tmp56_cast = zext i8 %tmp56" [lenet_support.cpp:35]   --->   Operation 92 'zext' 'tmp56_cast' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.73ns) (out node of the LUT)   --->   "%empty_37 = add i11 %tmp56_cast, i11 %tmp4_cast" [lenet_support.cpp:35]   --->   Operation 93 'add' 'empty_37' <Predicate = (icmp_ln35_2)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_37, i2 0" [lenet_support.cpp:35]   --->   Operation 94 'bitconcatenate' 'tmp_24' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_cast22 = zext i13 %tmp_24" [lenet_support.cpp:35]   --->   Operation 95 'zext' 'p_cast22' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.12ns)   --->   "%empty_38 = add i64 %p_cast22, i64 %input_read" [lenet_support.cpp:35]   --->   Operation 96 'add' 'empty_38' <Predicate = (icmp_ln35_2)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35)   --->   "%or_ln35_1 = or i3 %fi, i3 1" [lenet_support.cpp:35]   --->   Operation 97 'or' 'or_ln35_1' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln35 = icmp_ult  i3 %or_ln35_1, i3 5" [lenet_support.cpp:35]   --->   Operation 98 'icmp' 'icmp_ln35' <Predicate = (icmp_ln35_2)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %VITIS_LOOP_37_5.1.0.split.for.inc42.1_crit_edge.exitStub, void %VITIS_LOOP_37_5.1.1" [lenet_support.cpp:35]   --->   Operation 99 'br' 'br_ln35' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln37_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_38, i32 2, i32 63" [lenet_support.cpp:37]   --->   Operation 100 'partselect' 'trunc_ln37_3' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i62 %trunc_ln37_3" [lenet_support.cpp:37]   --->   Operation 101 'sext' 'sext_ln37_1' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln37_1" [lenet_support.cpp:37]   --->   Operation 102 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.61ns)   --->   "%add_ln35_1 = add i3 %fi, i3 2" [lenet_support.cpp:35]   --->   Operation 103 'add' 'add_ln35_1' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.40ns)   --->   "%store_ln35 = store i2 %add_ln35, i2 %indvar2" [lenet_support.cpp:35]   --->   Operation 104 'store' 'store_ln35' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 0.40>
ST_2 : Operation 105 [1/1] (0.40ns)   --->   "%store_ln35 = store i3 %add_ln35_1, i3 %fi_1" [lenet_support.cpp:35]   --->   Operation 105 'store' 'store_ln35' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 0.40>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 106 [8/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [lenet_support.cpp:37]   --->   Operation 106 'readreq' 'empty_36' <Predicate = (icmp_ln35_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 107 [7/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [lenet_support.cpp:37]   --->   Operation 107 'readreq' 'empty_36' <Predicate = (icmp_ln35_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 108 [6/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [lenet_support.cpp:37]   --->   Operation 108 'readreq' 'empty_36' <Predicate = (icmp_ln35_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 109 [5/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [lenet_support.cpp:37]   --->   Operation 109 'readreq' 'empty_36' <Predicate = (icmp_ln35_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 110 [4/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [lenet_support.cpp:37]   --->   Operation 110 'readreq' 'empty_36' <Predicate = (icmp_ln35_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 111 [3/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [lenet_support.cpp:37]   --->   Operation 111 'readreq' 'empty_36' <Predicate = (icmp_ln35_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 112 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [lenet_support.cpp:37]   --->   Operation 112 'readreq' 'empty' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 113 [2/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [lenet_support.cpp:37]   --->   Operation 113 'readreq' 'empty_36' <Predicate = (icmp_ln35_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 114 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [lenet_support.cpp:37]   --->   Operation 114 'readreq' 'empty' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 115 [1/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [lenet_support.cpp:37]   --->   Operation 115 'readreq' 'empty_36' <Predicate = (icmp_ln35_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 116 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [lenet_support.cpp:37]   --->   Operation 116 'readreq' 'empty' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 117 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [lenet_support.cpp:38]   --->   Operation 117 'read' 'gmem_addr_read' <Predicate = (icmp_ln35_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 118 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [lenet_support.cpp:37]   --->   Operation 118 'readreq' 'empty' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %gmem_addr_read" [lenet_support.cpp:38]   --->   Operation 119 'bitcast' 'bitcast_ln38' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_12 : [1/1] (0.79ns)   --->   Input mux for Operation 120 '%mul27_1 = fmul i32 %bitcast_ln38, i32 0'
ST_12 : Operation 120 [3/3] (5.29ns)   --->   "%mul27_1 = fmul i32 %bitcast_ln38, i32 0" [lenet_support.cpp:38]   --->   Operation 120 'fmul' 'mul27_1' <Predicate = (icmp_ln35_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (7.30ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [lenet_support.cpp:38]   --->   Operation 121 'read' 'gmem_addr_read_1' <Predicate = (icmp_ln35_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 122 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [lenet_support.cpp:37]   --->   Operation 122 'readreq' 'empty' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 123 [2/3] (6.08ns)   --->   "%mul27_1 = fmul i32 %bitcast_ln38, i32 0" [lenet_support.cpp:38]   --->   Operation 123 'fmul' 'mul27_1' <Predicate = (icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln38_1 = bitcast i32 %gmem_addr_read_1" [lenet_support.cpp:38]   --->   Operation 124 'bitcast' 'bitcast_ln38_1' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_13 : [1/1] (0.79ns)   --->   Input mux for Operation 125 '%mul27_1_s = fmul i32 %bitcast_ln38_1, i32 0'
ST_13 : Operation 125 [3/3] (5.29ns)   --->   "%mul27_1_s = fmul i32 %bitcast_ln38_1, i32 0" [lenet_support.cpp:38]   --->   Operation 125 'fmul' 'mul27_1_s' <Predicate = (icmp_ln35_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (7.30ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [lenet_support.cpp:38]   --->   Operation 126 'read' 'gmem_addr_read_2' <Predicate = (icmp_ln35_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 127 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [lenet_support.cpp:37]   --->   Operation 127 'readreq' 'empty' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 128 [1/3] (6.08ns)   --->   "%mul27_1 = fmul i32 %bitcast_ln38, i32 0" [lenet_support.cpp:38]   --->   Operation 128 'fmul' 'mul27_1' <Predicate = (icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [2/3] (6.08ns)   --->   "%mul27_1_s = fmul i32 %bitcast_ln38_1, i32 0" [lenet_support.cpp:38]   --->   Operation 129 'fmul' 'mul27_1_s' <Predicate = (icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln38_2 = bitcast i32 %gmem_addr_read_2" [lenet_support.cpp:38]   --->   Operation 130 'bitcast' 'bitcast_ln38_2' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 131 '%mul27_1_2 = fmul i32 %bitcast_ln38_2, i32 0'
ST_14 : Operation 131 [3/3] (5.29ns)   --->   "%mul27_1_2 = fmul i32 %bitcast_ln38_2, i32 0" [lenet_support.cpp:38]   --->   Operation 131 'fmul' 'mul27_1_2' <Predicate = (icmp_ln35_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (7.30ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [lenet_support.cpp:38]   --->   Operation 132 'read' 'gmem_addr_read_3' <Predicate = (icmp_ln35_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 133 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [lenet_support.cpp:37]   --->   Operation 133 'readreq' 'empty' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [lenet_support.cpp:38]   --->   Operation 134 'load' 'sum_load' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_15 : [1/1] (0.79ns)   --->   Input mux for Operation 135 '%sum_1 = fadd i32 %sum_load, i32 %mul27_1'
ST_15 : Operation 135 [4/4] (4.91ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul27_1" [lenet_support.cpp:38]   --->   Operation 135 'fadd' 'sum_1' <Predicate = (icmp_ln35_2)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/3] (6.08ns)   --->   "%mul27_1_s = fmul i32 %bitcast_ln38_1, i32 0" [lenet_support.cpp:38]   --->   Operation 136 'fmul' 'mul27_1_s' <Predicate = (icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [2/3] (6.08ns)   --->   "%mul27_1_2 = fmul i32 %bitcast_ln38_2, i32 0" [lenet_support.cpp:38]   --->   Operation 137 'fmul' 'mul27_1_2' <Predicate = (icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln38_3 = bitcast i32 %gmem_addr_read_3" [lenet_support.cpp:38]   --->   Operation 138 'bitcast' 'bitcast_ln38_3' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_15 : [1/1] (0.79ns)   --->   Input mux for Operation 139 '%mul27_1_3 = fmul i32 %bitcast_ln38_3, i32 0'
ST_15 : Operation 139 [3/3] (5.29ns)   --->   "%mul27_1_3 = fmul i32 %bitcast_ln38_3, i32 0" [lenet_support.cpp:38]   --->   Operation 139 'fmul' 'mul27_1_3' <Predicate = (icmp_ln35_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (7.30ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [lenet_support.cpp:38]   --->   Operation 140 'read' 'gmem_addr_read_4' <Predicate = (icmp_ln35_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 141 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [lenet_support.cpp:37]   --->   Operation 141 'readreq' 'empty' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 142 [3/4] (5.71ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul27_1" [lenet_support.cpp:38]   --->   Operation 142 'fadd' 'sum_1' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/3] (6.08ns)   --->   "%mul27_1_2 = fmul i32 %bitcast_ln38_2, i32 0" [lenet_support.cpp:38]   --->   Operation 143 'fmul' 'mul27_1_2' <Predicate = (icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [2/3] (6.08ns)   --->   "%mul27_1_3 = fmul i32 %bitcast_ln38_3, i32 0" [lenet_support.cpp:38]   --->   Operation 144 'fmul' 'mul27_1_3' <Predicate = (icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln38_4 = bitcast i32 %gmem_addr_read_4" [lenet_support.cpp:38]   --->   Operation 145 'bitcast' 'bitcast_ln38_4' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 146 '%mul27_1_4 = fmul i32 %bitcast_ln38_4, i32 0'
ST_16 : Operation 146 [3/3] (5.29ns)   --->   "%mul27_1_4 = fmul i32 %bitcast_ln38_4, i32 0" [lenet_support.cpp:38]   --->   Operation 146 'fmul' 'mul27_1_4' <Predicate = (icmp_ln35_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [lenet_support.cpp:38]   --->   Operation 147 'read' 'gmem_addr_1_read' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 148 [2/4] (5.71ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul27_1" [lenet_support.cpp:38]   --->   Operation 148 'fadd' 'sum_1' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [1/3] (6.08ns)   --->   "%mul27_1_3 = fmul i32 %bitcast_ln38_3, i32 0" [lenet_support.cpp:38]   --->   Operation 149 'fmul' 'mul27_1_3' <Predicate = (icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [2/3] (6.08ns)   --->   "%mul27_1_4 = fmul i32 %bitcast_ln38_4, i32 0" [lenet_support.cpp:38]   --->   Operation 150 'fmul' 'mul27_1_4' <Predicate = (icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln38_5 = bitcast i32 %gmem_addr_1_read" [lenet_support.cpp:38]   --->   Operation 151 'bitcast' 'bitcast_ln38_5' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 152 '%mul27_1_1 = fmul i32 %bitcast_ln38_5, i32 0'
ST_17 : Operation 152 [3/3] (5.29ns)   --->   "%mul27_1_1 = fmul i32 %bitcast_ln38_5, i32 0" [lenet_support.cpp:38]   --->   Operation 152 'fmul' 'mul27_1_1' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [lenet_support.cpp:38]   --->   Operation 153 'read' 'gmem_addr_1_read_1' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 154 [1/4] (5.71ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul27_1" [lenet_support.cpp:38]   --->   Operation 154 'fadd' 'sum_1' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [1/3] (6.08ns)   --->   "%mul27_1_4 = fmul i32 %bitcast_ln38_4, i32 0" [lenet_support.cpp:38]   --->   Operation 155 'fmul' 'mul27_1_4' <Predicate = (icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [2/3] (6.08ns)   --->   "%mul27_1_1 = fmul i32 %bitcast_ln38_5, i32 0" [lenet_support.cpp:38]   --->   Operation 156 'fmul' 'mul27_1_1' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln38_6 = bitcast i32 %gmem_addr_1_read_1" [lenet_support.cpp:38]   --->   Operation 157 'bitcast' 'bitcast_ln38_6' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 0.00>
ST_18 : [1/1] (0.79ns)   --->   Input mux for Operation 158 '%mul27_1_1_1 = fmul i32 %bitcast_ln38_6, i32 0'
ST_18 : Operation 158 [3/3] (5.29ns)   --->   "%mul27_1_1_1 = fmul i32 %bitcast_ln38_6, i32 0" [lenet_support.cpp:38]   --->   Operation 158 'fmul' 'mul27_1_1_1' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 159 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [lenet_support.cpp:38]   --->   Operation 159 'read' 'gmem_addr_1_read_2' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : [1/1] (0.79ns)   --->   Input mux for Operation 160 '%sum_16_1 = fadd i32 %sum_1, i32 %mul27_1_s'
ST_19 : Operation 160 [4/4] (4.91ns)   --->   "%sum_16_1 = fadd i32 %sum_1, i32 %mul27_1_s" [lenet_support.cpp:38]   --->   Operation 160 'fadd' 'sum_16_1' <Predicate = (icmp_ln35_2)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/3] (6.08ns)   --->   "%mul27_1_1 = fmul i32 %bitcast_ln38_5, i32 0" [lenet_support.cpp:38]   --->   Operation 161 'fmul' 'mul27_1_1' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [2/3] (6.08ns)   --->   "%mul27_1_1_1 = fmul i32 %bitcast_ln38_6, i32 0" [lenet_support.cpp:38]   --->   Operation 162 'fmul' 'mul27_1_1_1' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln38_7 = bitcast i32 %gmem_addr_1_read_2" [lenet_support.cpp:38]   --->   Operation 163 'bitcast' 'bitcast_ln38_7' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 0.00>
ST_19 : [1/1] (0.79ns)   --->   Input mux for Operation 164 '%mul27_1_1_2 = fmul i32 %bitcast_ln38_7, i32 0'
ST_19 : Operation 164 [3/3] (5.29ns)   --->   "%mul27_1_1_2 = fmul i32 %bitcast_ln38_7, i32 0" [lenet_support.cpp:38]   --->   Operation 164 'fmul' 'mul27_1_1_2' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [lenet_support.cpp:38]   --->   Operation 165 'read' 'gmem_addr_1_read_3' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 166 [3/4] (5.71ns)   --->   "%sum_16_1 = fadd i32 %sum_1, i32 %mul27_1_s" [lenet_support.cpp:38]   --->   Operation 166 'fadd' 'sum_16_1' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 167 [1/3] (6.08ns)   --->   "%mul27_1_1_1 = fmul i32 %bitcast_ln38_6, i32 0" [lenet_support.cpp:38]   --->   Operation 167 'fmul' 'mul27_1_1_1' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [2/3] (6.08ns)   --->   "%mul27_1_1_2 = fmul i32 %bitcast_ln38_7, i32 0" [lenet_support.cpp:38]   --->   Operation 168 'fmul' 'mul27_1_1_2' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln38_8 = bitcast i32 %gmem_addr_1_read_3" [lenet_support.cpp:38]   --->   Operation 169 'bitcast' 'bitcast_ln38_8' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 170 '%mul27_1_1_3 = fmul i32 %bitcast_ln38_8, i32 0'
ST_20 : Operation 170 [3/3] (5.29ns)   --->   "%mul27_1_1_3 = fmul i32 %bitcast_ln38_8, i32 0" [lenet_support.cpp:38]   --->   Operation 170 'fmul' 'mul27_1_1_3' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [lenet_support.cpp:38]   --->   Operation 171 'read' 'gmem_addr_1_read_4' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 6.08>
ST_21 : Operation 172 [2/4] (5.71ns)   --->   "%sum_16_1 = fadd i32 %sum_1, i32 %mul27_1_s" [lenet_support.cpp:38]   --->   Operation 172 'fadd' 'sum_16_1' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 173 [1/3] (6.08ns)   --->   "%mul27_1_1_2 = fmul i32 %bitcast_ln38_7, i32 0" [lenet_support.cpp:38]   --->   Operation 173 'fmul' 'mul27_1_1_2' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [2/3] (6.08ns)   --->   "%mul27_1_1_3 = fmul i32 %bitcast_ln38_8, i32 0" [lenet_support.cpp:38]   --->   Operation 174 'fmul' 'mul27_1_1_3' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "%bitcast_ln38_9 = bitcast i32 %gmem_addr_1_read_4" [lenet_support.cpp:38]   --->   Operation 175 'bitcast' 'bitcast_ln38_9' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 176 '%mul27_1_1_4 = fmul i32 %bitcast_ln38_9, i32 0'
ST_21 : Operation 176 [3/3] (5.29ns)   --->   "%mul27_1_1_4 = fmul i32 %bitcast_ln38_9, i32 0" [lenet_support.cpp:38]   --->   Operation 176 'fmul' 'mul27_1_1_4' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.08>
ST_22 : Operation 177 [1/4] (5.71ns)   --->   "%sum_16_1 = fadd i32 %sum_1, i32 %mul27_1_s" [lenet_support.cpp:38]   --->   Operation 177 'fadd' 'sum_16_1' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/3] (6.08ns)   --->   "%mul27_1_1_3 = fmul i32 %bitcast_ln38_8, i32 0" [lenet_support.cpp:38]   --->   Operation 178 'fmul' 'mul27_1_1_3' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [2/3] (6.08ns)   --->   "%mul27_1_1_4 = fmul i32 %bitcast_ln38_9, i32 0" [lenet_support.cpp:38]   --->   Operation 179 'fmul' 'mul27_1_1_4' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.08>
ST_23 : [1/1] (0.79ns)   --->   Input mux for Operation 180 '%sum_16_2 = fadd i32 %sum_16_1, i32 %mul27_1_2'
ST_23 : Operation 180 [4/4] (4.91ns)   --->   "%sum_16_2 = fadd i32 %sum_16_1, i32 %mul27_1_2" [lenet_support.cpp:38]   --->   Operation 180 'fadd' 'sum_16_2' <Predicate = (icmp_ln35_2)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 181 [1/3] (6.08ns)   --->   "%mul27_1_1_4 = fmul i32 %bitcast_ln38_9, i32 0" [lenet_support.cpp:38]   --->   Operation 181 'fmul' 'mul27_1_1_4' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.71>
ST_24 : Operation 182 [3/4] (5.71ns)   --->   "%sum_16_2 = fadd i32 %sum_16_1, i32 %mul27_1_2" [lenet_support.cpp:38]   --->   Operation 182 'fadd' 'sum_16_2' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.71>
ST_25 : Operation 183 [2/4] (5.71ns)   --->   "%sum_16_2 = fadd i32 %sum_16_1, i32 %mul27_1_2" [lenet_support.cpp:38]   --->   Operation 183 'fadd' 'sum_16_2' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.71>
ST_26 : Operation 184 [1/4] (5.71ns)   --->   "%sum_16_2 = fadd i32 %sum_16_1, i32 %mul27_1_2" [lenet_support.cpp:38]   --->   Operation 184 'fadd' 'sum_16_2' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.71>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 185 '%sum_16_3 = fadd i32 %sum_16_2, i32 %mul27_1_3'
ST_27 : Operation 185 [4/4] (4.91ns)   --->   "%sum_16_3 = fadd i32 %sum_16_2, i32 %mul27_1_3" [lenet_support.cpp:38]   --->   Operation 185 'fadd' 'sum_16_3' <Predicate = (icmp_ln35_2)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.71>
ST_28 : Operation 186 [3/4] (5.71ns)   --->   "%sum_16_3 = fadd i32 %sum_16_2, i32 %mul27_1_3" [lenet_support.cpp:38]   --->   Operation 186 'fadd' 'sum_16_3' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.71>
ST_29 : Operation 187 [2/4] (5.71ns)   --->   "%sum_16_3 = fadd i32 %sum_16_2, i32 %mul27_1_3" [lenet_support.cpp:38]   --->   Operation 187 'fadd' 'sum_16_3' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.71>
ST_30 : Operation 188 [1/4] (5.71ns)   --->   "%sum_16_3 = fadd i32 %sum_16_2, i32 %mul27_1_3" [lenet_support.cpp:38]   --->   Operation 188 'fadd' 'sum_16_3' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.71>
ST_31 : [1/1] (0.79ns)   --->   Input mux for Operation 189 '%sum_16_4 = fadd i32 %sum_16_3, i32 %mul27_1_4'
ST_31 : Operation 189 [4/4] (4.91ns)   --->   "%sum_16_4 = fadd i32 %sum_16_3, i32 %mul27_1_4" [lenet_support.cpp:38]   --->   Operation 189 'fadd' 'sum_16_4' <Predicate = (icmp_ln35_2)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.71>
ST_32 : Operation 190 [3/4] (5.71ns)   --->   "%sum_16_4 = fadd i32 %sum_16_3, i32 %mul27_1_4" [lenet_support.cpp:38]   --->   Operation 190 'fadd' 'sum_16_4' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.71>
ST_33 : Operation 191 [2/4] (5.71ns)   --->   "%sum_16_4 = fadd i32 %sum_16_3, i32 %mul27_1_4" [lenet_support.cpp:38]   --->   Operation 191 'fadd' 'sum_16_4' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.71>
ST_34 : Operation 192 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [lenet_support.cpp:34]   --->   Operation 192 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_34 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [lenet_support.cpp:35]   --->   Operation 193 'specloopname' 'specloopname_ln35' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_34 : Operation 194 [1/4] (5.71ns)   --->   "%sum_16_4 = fadd i32 %sum_16_3, i32 %mul27_1_4" [lenet_support.cpp:38]   --->   Operation 194 'fadd' 'sum_16_4' <Predicate = (icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.71>
ST_35 : [1/1] (0.79ns)   --->   Input mux for Operation 195 '%sum_2 = fadd i32 %sum_16_4, i32 %mul27_1_1'
ST_35 : Operation 195 [4/4] (4.91ns)   --->   "%sum_2 = fadd i32 %sum_16_4, i32 %mul27_1_1" [lenet_support.cpp:38]   --->   Operation 195 'fadd' 'sum_2' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.71>
ST_36 : Operation 196 [3/4] (5.71ns)   --->   "%sum_2 = fadd i32 %sum_16_4, i32 %mul27_1_1" [lenet_support.cpp:38]   --->   Operation 196 'fadd' 'sum_2' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.71>
ST_37 : Operation 197 [2/4] (5.71ns)   --->   "%sum_2 = fadd i32 %sum_16_4, i32 %mul27_1_1" [lenet_support.cpp:38]   --->   Operation 197 'fadd' 'sum_2' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.71>
ST_38 : Operation 198 [1/4] (5.71ns)   --->   "%sum_2 = fadd i32 %sum_16_4, i32 %mul27_1_1" [lenet_support.cpp:38]   --->   Operation 198 'fadd' 'sum_2' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.71>
ST_39 : [1/1] (0.79ns)   --->   Input mux for Operation 199 '%sum_19_1 = fadd i32 %sum_2, i32 %mul27_1_1_1'
ST_39 : Operation 199 [4/4] (4.91ns)   --->   "%sum_19_1 = fadd i32 %sum_2, i32 %mul27_1_1_1" [lenet_support.cpp:38]   --->   Operation 199 'fadd' 'sum_19_1' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.71>
ST_40 : Operation 200 [3/4] (5.71ns)   --->   "%sum_19_1 = fadd i32 %sum_2, i32 %mul27_1_1_1" [lenet_support.cpp:38]   --->   Operation 200 'fadd' 'sum_19_1' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.71>
ST_41 : Operation 201 [2/4] (5.71ns)   --->   "%sum_19_1 = fadd i32 %sum_2, i32 %mul27_1_1_1" [lenet_support.cpp:38]   --->   Operation 201 'fadd' 'sum_19_1' <Predicate = (icmp_ln35_2 & icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.71>
ST_42 : Operation 202 [1/4] (5.71ns)   --->   "%sum_19_1 = fadd i32 %sum_2, i32 %mul27_1_1_1" [lenet_support.cpp:38]   --->   Operation 202 'fadd' 'sum_19_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.71>
ST_43 : [1/1] (0.79ns)   --->   Input mux for Operation 203 '%sum_19_2 = fadd i32 %sum_19_1, i32 %mul27_1_1_2'
ST_43 : Operation 203 [4/4] (4.91ns)   --->   "%sum_19_2 = fadd i32 %sum_19_1, i32 %mul27_1_1_2" [lenet_support.cpp:38]   --->   Operation 203 'fadd' 'sum_19_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.71>
ST_44 : Operation 204 [3/4] (5.71ns)   --->   "%sum_19_2 = fadd i32 %sum_19_1, i32 %mul27_1_1_2" [lenet_support.cpp:38]   --->   Operation 204 'fadd' 'sum_19_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.71>
ST_45 : Operation 205 [2/4] (5.71ns)   --->   "%sum_19_2 = fadd i32 %sum_19_1, i32 %mul27_1_1_2" [lenet_support.cpp:38]   --->   Operation 205 'fadd' 'sum_19_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.71>
ST_46 : Operation 206 [1/4] (5.71ns)   --->   "%sum_19_2 = fadd i32 %sum_19_1, i32 %mul27_1_1_2" [lenet_support.cpp:38]   --->   Operation 206 'fadd' 'sum_19_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.71>
ST_47 : [1/1] (0.79ns)   --->   Input mux for Operation 207 '%sum_19_3 = fadd i32 %sum_19_2, i32 %mul27_1_1_3'
ST_47 : Operation 207 [4/4] (4.91ns)   --->   "%sum_19_3 = fadd i32 %sum_19_2, i32 %mul27_1_1_3" [lenet_support.cpp:38]   --->   Operation 207 'fadd' 'sum_19_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.71>
ST_48 : Operation 208 [3/4] (5.71ns)   --->   "%sum_19_3 = fadd i32 %sum_19_2, i32 %mul27_1_1_3" [lenet_support.cpp:38]   --->   Operation 208 'fadd' 'sum_19_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.71>
ST_49 : Operation 209 [2/4] (5.71ns)   --->   "%sum_19_3 = fadd i32 %sum_19_2, i32 %mul27_1_1_3" [lenet_support.cpp:38]   --->   Operation 209 'fadd' 'sum_19_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.71>
ST_50 : Operation 210 [1/4] (5.71ns)   --->   "%sum_19_3 = fadd i32 %sum_19_2, i32 %mul27_1_1_3" [lenet_support.cpp:38]   --->   Operation 210 'fadd' 'sum_19_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.71>
ST_51 : [1/1] (0.79ns)   --->   Input mux for Operation 211 '%sum_19_4 = fadd i32 %sum_19_3, i32 %mul27_1_1_4'
ST_51 : Operation 211 [4/4] (4.91ns)   --->   "%sum_19_4 = fadd i32 %sum_19_3, i32 %mul27_1_1_4" [lenet_support.cpp:38]   --->   Operation 211 'fadd' 'sum_19_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.71>
ST_52 : Operation 212 [3/4] (5.71ns)   --->   "%sum_19_4 = fadd i32 %sum_19_3, i32 %mul27_1_1_4" [lenet_support.cpp:38]   --->   Operation 212 'fadd' 'sum_19_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.71>
ST_53 : Operation 213 [2/4] (5.71ns)   --->   "%sum_19_4 = fadd i32 %sum_19_3, i32 %mul27_1_1_4" [lenet_support.cpp:38]   --->   Operation 213 'fadd' 'sum_19_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.11>
ST_54 : Operation 214 [1/4] (5.71ns)   --->   "%sum_19_4 = fadd i32 %sum_19_3, i32 %mul27_1_1_4" [lenet_support.cpp:38]   --->   Operation 214 'fadd' 'sum_19_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 215 [1/1] (0.40ns)   --->   "%store_ln35 = store i32 %sum_19_4, i32 %sum" [lenet_support.cpp:35]   --->   Operation 215 'store' 'store_ln35' <Predicate = true> <Delay = 0.40>
ST_54 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln35 = br void %VITIS_LOOP_37_5.1.0" [lenet_support.cpp:35]   --->   Operation 216 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 55 <SV = 34> <Delay = 0.40>
ST_55 : Operation 217 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_9_out, i32 %sum_load" [lenet_support.cpp:38]   --->   Operation 217 'write' 'write_ln38' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_16_4_out, i32 %sum_16_4" [lenet_support.cpp:38]   --->   Operation 218 'write' 'write_ln38' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 219 [1/1] (0.40ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 219 'br' 'br_ln0' <Predicate = true> <Delay = 0.40>

State 56 <SV = 2> <Delay = 0.40>
ST_56 : Operation 220 [1/1] (0.00ns)   --->   "%sum_load_6 = load i32 %sum"   --->   Operation 220 'load' 'sum_load_6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 221 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_9_out, i32 %sum_load_6"   --->   Operation 221 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 222 [1/1] (0.40ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 222 'br' 'br_ln0' <Predicate = true> <Delay = 0.40>

State 57 <SV = 35> <Delay = 0.00>
ST_57 : Operation 223 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %VITIS_LOOP_37_5.1.0.for.inc42.1_crit_edge.exitStub, i1 0, void %VITIS_LOOP_37_5.1.0.split.for.inc42.1_crit_edge.exitStub"   --->   Operation 223 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 224 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 224 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.402ns
The critical path consists of the following:
	'alloca' operation ('indvar2') [11]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar2' [18]  (0.402 ns)

 <State 2>: 1.858ns
The critical path consists of the following:
	'load' operation ('indvar2_load', lenet_support.cpp:35) on local variable 'indvar2' [24]  (0.000 ns)
	'or' operation ('tmp56', lenet_support.cpp:35) [68]  (0.000 ns)
	'add' operation ('empty_37', lenet_support.cpp:35) [70]  (0.736 ns)
	'add' operation ('empty_38', lenet_support.cpp:35) [73]  (1.122 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', lenet_support.cpp:37) on port 'gmem' (lenet_support.cpp:37) [45]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', lenet_support.cpp:37) on port 'gmem' (lenet_support.cpp:37) [45]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', lenet_support.cpp:37) on port 'gmem' (lenet_support.cpp:37) [45]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', lenet_support.cpp:37) on port 'gmem' (lenet_support.cpp:37) [45]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', lenet_support.cpp:37) on port 'gmem' (lenet_support.cpp:37) [45]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:37) on port 'gmem' (lenet_support.cpp:37) [81]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:37) on port 'gmem' (lenet_support.cpp:37) [81]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:37) on port 'gmem' (lenet_support.cpp:37) [81]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:37) on port 'gmem' (lenet_support.cpp:37) [81]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:37) on port 'gmem' (lenet_support.cpp:37) [81]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:37) on port 'gmem' (lenet_support.cpp:37) [81]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:37) on port 'gmem' (lenet_support.cpp:37) [81]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:37) on port 'gmem' (lenet_support.cpp:37) [81]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', lenet_support.cpp:38) on port 'gmem' (lenet_support.cpp:38) [82]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_1', lenet_support.cpp:38) on port 'gmem' (lenet_support.cpp:38) [86]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_2', lenet_support.cpp:38) on port 'gmem' (lenet_support.cpp:38) [90]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_3', lenet_support.cpp:38) on port 'gmem' (lenet_support.cpp:38) [94]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_4', lenet_support.cpp:38) on port 'gmem' (lenet_support.cpp:38) [98]  (7.300 ns)

 <State 21>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_1_1_2', lenet_support.cpp:38) [92]  (6.087 ns)

 <State 22>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_1_1_3', lenet_support.cpp:38) [96]  (6.087 ns)

 <State 23>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_1_1_4', lenet_support.cpp:38) [100]  (6.087 ns)

 <State 24>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_16_2', lenet_support.cpp:38) [57]  (5.714 ns)

 <State 25>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_16_2', lenet_support.cpp:38) [57]  (5.714 ns)

 <State 26>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_16_2', lenet_support.cpp:38) [57]  (5.714 ns)

 <State 27>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_16_3', lenet_support.cpp:38) [61]  (4.915 ns)

 <State 28>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_16_3', lenet_support.cpp:38) [61]  (5.714 ns)

 <State 29>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_16_3', lenet_support.cpp:38) [61]  (5.714 ns)

 <State 30>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_16_3', lenet_support.cpp:38) [61]  (5.714 ns)

 <State 31>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_16_4', lenet_support.cpp:38) [65]  (4.915 ns)

 <State 32>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_16_4', lenet_support.cpp:38) [65]  (5.714 ns)

 <State 33>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_16_4', lenet_support.cpp:38) [65]  (5.714 ns)

 <State 34>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_16_4', lenet_support.cpp:38) [65]  (5.714 ns)

 <State 35>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_2', lenet_support.cpp:38) [85]  (4.915 ns)

 <State 36>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_2', lenet_support.cpp:38) [85]  (5.714 ns)

 <State 37>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_2', lenet_support.cpp:38) [85]  (5.714 ns)

 <State 38>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_2', lenet_support.cpp:38) [85]  (5.714 ns)

 <State 39>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_19_1', lenet_support.cpp:38) [89]  (4.915 ns)

 <State 40>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_19_1', lenet_support.cpp:38) [89]  (5.714 ns)

 <State 41>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_19_1', lenet_support.cpp:38) [89]  (5.714 ns)

 <State 42>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_19_1', lenet_support.cpp:38) [89]  (5.714 ns)

 <State 43>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_19_2', lenet_support.cpp:38) [93]  (4.915 ns)

 <State 44>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_19_2', lenet_support.cpp:38) [93]  (5.714 ns)

 <State 45>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_19_2', lenet_support.cpp:38) [93]  (5.714 ns)

 <State 46>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_19_2', lenet_support.cpp:38) [93]  (5.714 ns)

 <State 47>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_19_3', lenet_support.cpp:38) [97]  (4.915 ns)

 <State 48>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_19_3', lenet_support.cpp:38) [97]  (5.714 ns)

 <State 49>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_19_3', lenet_support.cpp:38) [97]  (5.714 ns)

 <State 50>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_19_3', lenet_support.cpp:38) [97]  (5.714 ns)

 <State 51>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_19_4', lenet_support.cpp:38) [101]  (4.915 ns)

 <State 52>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_19_4', lenet_support.cpp:38) [101]  (5.714 ns)

 <State 53>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_19_4', lenet_support.cpp:38) [101]  (5.714 ns)

 <State 54>: 6.116ns
The critical path consists of the following:
	'fadd' operation ('sum_19_4', lenet_support.cpp:38) [101]  (5.714 ns)
	'store' operation ('store_ln35', lenet_support.cpp:35) of variable 'sum_19_4', lenet_support.cpp:38 on local variable 'sum' [105]  (0.402 ns)

 <State 55>: 0.402ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [116]  (0.402 ns)

 <State 56>: 0.402ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [116]  (0.402 ns)

 <State 57>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
