-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mac_ip_encode_top is
port (
    s_axis_ip_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    s_axis_ip_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    s_axis_ip_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_arp_lookup_reply_V_TDATA : IN STD_LOGIC_VECTOR (55 downto 0);
    m_axis_ip_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axis_ip_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axis_ip_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_arp_lookup_request_V_V_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    myMacAddress_V : IN STD_LOGIC_VECTOR (47 downto 0);
    regSubNetMask_V : IN STD_LOGIC_VECTOR (31 downto 0);
    regDefaultGateway_V : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axis_ip_TVALID : IN STD_LOGIC;
    s_axis_ip_TREADY : OUT STD_LOGIC;
    m_axis_arp_lookup_request_V_V_TVALID : OUT STD_LOGIC;
    m_axis_arp_lookup_request_V_V_TREADY : IN STD_LOGIC;
    s_axis_arp_lookup_reply_V_TVALID : IN STD_LOGIC;
    s_axis_arp_lookup_reply_V_TREADY : OUT STD_LOGIC;
    m_axis_ip_TVALID : OUT STD_LOGIC;
    m_axis_ip_TREADY : IN STD_LOGIC );
end;


architecture behav of mac_ip_encode_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "mac_ip_encode_top,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.200000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.777250,HLS_SYN_LAT=17,HLS_SYN_TPT=1,HLS_SYN_MEM=165,HLS_SYN_DSP=0,HLS_SYN_FF=11179,HLS_SYN_LUT=13518,HLS_VERSION=2020_1}";
    constant ap_const_lv512_lc_2 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal extract_ip_address_U0_ap_start : STD_LOGIC;
    signal extract_ip_address_U0_ap_done : STD_LOGIC;
    signal extract_ip_address_U0_ap_continue : STD_LOGIC;
    signal extract_ip_address_U0_ap_idle : STD_LOGIC;
    signal extract_ip_address_U0_ap_ready : STD_LOGIC;
    signal extract_ip_address_U0_dataStreamBuffer0_V_din : STD_LOGIC_VECTOR (576 downto 0);
    signal extract_ip_address_U0_dataStreamBuffer0_V_write : STD_LOGIC;
    signal extract_ip_address_U0_s_axis_ip_TREADY : STD_LOGIC;
    signal extract_ip_address_U0_arpTableOut_V_V_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal extract_ip_address_U0_arpTableOut_V_V_TVALID : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_ap_start : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_ap_done : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_ap_continue : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_ap_idle : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_ap_ready : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_dataStreamBuffer0_V_read : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_dataStreamBuffer1_V_din : STD_LOGIC_VECTOR (576 downto 0);
    signal mac_compute_ipv4_che_U0_dataStreamBuffer1_V_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_0_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_0_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_1_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_1_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_2_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_2_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_3_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_3_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_4_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_4_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_5_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_5_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_6_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_6_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_7_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_7_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_8_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_8_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_9_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_9_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_10_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_10_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_11_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_11_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_12_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_12_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_13_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_13_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_14_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_14_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_15_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_15_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_16_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_16_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_17_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_17_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_18_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_18_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_19_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_19_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_20_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_20_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_21_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_21_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_22_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_22_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_23_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_23_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_24_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_24_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_25_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_25_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_26_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_26_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_27_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_27_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_28_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_28_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_29_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_29_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_30_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_30_write : STD_LOGIC;
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_31_din : STD_LOGIC_VECTOR (16 downto 0);
    signal mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_31_write : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_ap_start : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_ap_done : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_ap_continue : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_ap_idle : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_ap_ready : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_0_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_1_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_2_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_3_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_4_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_5_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_6_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_7_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_8_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_9_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_10_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_11_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_12_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_13_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_14_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_15_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_16_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_17_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_18_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_19_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_20_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_21_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_22_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_23_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_24_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_25_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_26_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_27_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_28_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_29_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_30_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_31_read : STD_LOGIC;
    signal mac_finalize_ipv4_ch_U0_checksumFifo_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal mac_finalize_ipv4_ch_U0_checksumFifo_V_V_write : STD_LOGIC;
    signal insert_ip_checksum_U0_ap_start : STD_LOGIC;
    signal insert_ip_checksum_U0_ap_done : STD_LOGIC;
    signal insert_ip_checksum_U0_ap_continue : STD_LOGIC;
    signal insert_ip_checksum_U0_ap_idle : STD_LOGIC;
    signal insert_ip_checksum_U0_ap_ready : STD_LOGIC;
    signal insert_ip_checksum_U0_dataStreamBuffer1_V_read : STD_LOGIC;
    signal insert_ip_checksum_U0_checksumFifo_V_V_read : STD_LOGIC;
    signal insert_ip_checksum_U0_dataStreamBuffer2_V_din : STD_LOGIC_VECTOR (576 downto 0);
    signal insert_ip_checksum_U0_dataStreamBuffer2_V_write : STD_LOGIC;
    signal handle_arp_reply_U0_ap_start : STD_LOGIC;
    signal handle_arp_reply_U0_ap_done : STD_LOGIC;
    signal handle_arp_reply_U0_ap_continue : STD_LOGIC;
    signal handle_arp_reply_U0_ap_idle : STD_LOGIC;
    signal handle_arp_reply_U0_ap_ready : STD_LOGIC;
    signal handle_arp_reply_U0_dataStreamBuffer2_V_read : STD_LOGIC;
    signal handle_arp_reply_U0_dataStreamBuffer3_V_din : STD_LOGIC_VECTOR (576 downto 0);
    signal handle_arp_reply_U0_dataStreamBuffer3_V_write : STD_LOGIC;
    signal handle_arp_reply_U0_headerFifo_V_din : STD_LOGIC_VECTOR (128 downto 0);
    signal handle_arp_reply_U0_headerFifo_V_write : STD_LOGIC;
    signal handle_arp_reply_U0_arpTableIn_V_TREADY : STD_LOGIC;
    signal mac_lshiftWordByOcte_U0_ap_start : STD_LOGIC;
    signal mac_lshiftWordByOcte_U0_ap_done : STD_LOGIC;
    signal mac_lshiftWordByOcte_U0_ap_continue : STD_LOGIC;
    signal mac_lshiftWordByOcte_U0_ap_idle : STD_LOGIC;
    signal mac_lshiftWordByOcte_U0_ap_ready : STD_LOGIC;
    signal mac_lshiftWordByOcte_U0_dataStreamBuffer3_V_read : STD_LOGIC;
    signal mac_lshiftWordByOcte_U0_dataStreamBuffer4_V_din : STD_LOGIC_VECTOR (576 downto 0);
    signal mac_lshiftWordByOcte_U0_dataStreamBuffer4_V_write : STD_LOGIC;
    signal insert_ethernet_head_U0_ap_start : STD_LOGIC;
    signal insert_ethernet_head_U0_ap_done : STD_LOGIC;
    signal insert_ethernet_head_U0_ap_continue : STD_LOGIC;
    signal insert_ethernet_head_U0_ap_idle : STD_LOGIC;
    signal insert_ethernet_head_U0_ap_ready : STD_LOGIC;
    signal insert_ethernet_head_U0_dataStreamBuffer4_V_read : STD_LOGIC;
    signal insert_ethernet_head_U0_headerFifo_V_read : STD_LOGIC;
    signal insert_ethernet_head_U0_m_axis_ip_TDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal insert_ethernet_head_U0_m_axis_ip_TVALID : STD_LOGIC;
    signal insert_ethernet_head_U0_m_axis_ip_TKEEP : STD_LOGIC_VECTOR (63 downto 0);
    signal insert_ethernet_head_U0_m_axis_ip_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal dataStreamBuffer0_V_full_n : STD_LOGIC;
    signal dataStreamBuffer0_V_dout : STD_LOGIC_VECTOR (576 downto 0);
    signal dataStreamBuffer0_V_empty_n : STD_LOGIC;
    signal dataStreamBuffer1_V_full_n : STD_LOGIC;
    signal dataStreamBuffer1_V_dout : STD_LOGIC_VECTOR (576 downto 0);
    signal dataStreamBuffer1_V_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_0_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_0_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_0_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_1_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_1_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_1_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_2_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_2_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_2_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_3_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_3_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_3_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_4_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_4_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_4_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_5_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_5_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_5_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_6_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_6_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_6_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_7_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_7_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_7_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_8_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_8_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_8_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_9_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_9_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_9_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_10_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_10_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_10_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_11_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_11_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_11_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_12_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_12_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_12_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_13_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_13_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_13_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_14_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_14_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_14_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_15_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_15_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_15_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_16_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_16_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_16_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_17_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_17_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_17_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_18_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_18_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_18_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_19_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_19_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_19_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_20_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_20_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_20_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_21_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_21_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_21_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_22_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_22_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_22_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_23_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_23_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_23_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_24_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_24_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_24_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_25_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_25_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_25_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_26_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_26_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_26_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_27_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_27_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_27_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_28_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_28_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_28_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_29_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_29_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_29_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_30_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_30_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_30_empty_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_31_full_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_31_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal subSumFifo_V_sum_V_31_empty_n : STD_LOGIC;
    signal checksumFifo_V_V_full_n : STD_LOGIC;
    signal checksumFifo_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal checksumFifo_V_V_empty_n : STD_LOGIC;
    signal dataStreamBuffer2_V_full_n : STD_LOGIC;
    signal dataStreamBuffer2_V_dout : STD_LOGIC_VECTOR (576 downto 0);
    signal dataStreamBuffer2_V_empty_n : STD_LOGIC;
    signal headerFifo_V_full_n : STD_LOGIC;
    signal headerFifo_V_dout : STD_LOGIC_VECTOR (128 downto 0);
    signal headerFifo_V_empty_n : STD_LOGIC;
    signal dataStreamBuffer3_V_full_n : STD_LOGIC;
    signal dataStreamBuffer3_V_dout : STD_LOGIC_VECTOR (576 downto 0);
    signal dataStreamBuffer3_V_empty_n : STD_LOGIC;
    signal dataStreamBuffer4_V_full_n : STD_LOGIC;
    signal dataStreamBuffer4_V_dout : STD_LOGIC_VECTOR (576 downto 0);
    signal dataStreamBuffer4_V_empty_n : STD_LOGIC;

    component extract_ip_address IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_axis_ip_TVALID : IN STD_LOGIC;
        dataStreamBuffer0_V_din : OUT STD_LOGIC_VECTOR (576 downto 0);
        dataStreamBuffer0_V_full_n : IN STD_LOGIC;
        dataStreamBuffer0_V_write : OUT STD_LOGIC;
        arpTableOut_V_V_TREADY : IN STD_LOGIC;
        s_axis_ip_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        s_axis_ip_TREADY : OUT STD_LOGIC;
        s_axis_ip_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
        s_axis_ip_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        arpTableOut_V_V_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        arpTableOut_V_V_TVALID : OUT STD_LOGIC;
        regSubNetMask_V : IN STD_LOGIC_VECTOR (31 downto 0);
        regDefaultGateway_V : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mac_compute_ipv4_che IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dataStreamBuffer0_V_dout : IN STD_LOGIC_VECTOR (576 downto 0);
        dataStreamBuffer0_V_empty_n : IN STD_LOGIC;
        dataStreamBuffer0_V_read : OUT STD_LOGIC;
        dataStreamBuffer1_V_din : OUT STD_LOGIC_VECTOR (576 downto 0);
        dataStreamBuffer1_V_full_n : IN STD_LOGIC;
        dataStreamBuffer1_V_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_0_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_0_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_0_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_1_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_1_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_1_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_2_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_2_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_2_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_3_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_3_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_3_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_4_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_4_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_4_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_5_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_5_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_5_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_6_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_6_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_6_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_7_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_7_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_7_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_8_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_8_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_8_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_9_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_9_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_9_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_10_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_10_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_10_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_11_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_11_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_11_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_12_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_12_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_12_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_13_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_13_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_13_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_14_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_14_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_14_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_15_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_15_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_15_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_16_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_16_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_16_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_17_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_17_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_17_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_18_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_18_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_18_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_19_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_19_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_19_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_20_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_20_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_20_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_21_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_21_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_21_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_22_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_22_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_22_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_23_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_23_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_23_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_24_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_24_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_24_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_25_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_25_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_25_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_26_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_26_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_26_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_27_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_27_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_27_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_28_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_28_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_28_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_29_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_29_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_29_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_30_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_30_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_30_write : OUT STD_LOGIC;
        subSumFifo_V_sum_V_31_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_31_full_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_31_write : OUT STD_LOGIC );
    end component;


    component mac_finalize_ipv4_ch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        subSumFifo_V_sum_V_0_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_0_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_0_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_1_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_1_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_1_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_2_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_2_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_2_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_3_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_3_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_3_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_4_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_4_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_4_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_5_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_5_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_5_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_6_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_6_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_6_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_7_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_7_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_7_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_8_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_8_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_8_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_9_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_9_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_9_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_10_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_10_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_10_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_11_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_11_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_11_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_12_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_12_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_12_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_13_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_13_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_13_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_14_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_14_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_14_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_15_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_15_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_15_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_16_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_16_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_16_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_17_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_17_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_17_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_18_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_18_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_18_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_19_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_19_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_19_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_20_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_20_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_20_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_21_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_21_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_21_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_22_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_22_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_22_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_23_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_23_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_23_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_24_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_24_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_24_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_25_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_25_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_25_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_26_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_26_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_26_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_27_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_27_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_27_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_28_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_28_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_28_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_29_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_29_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_29_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_30_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_30_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_30_read : OUT STD_LOGIC;
        subSumFifo_V_sum_V_31_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        subSumFifo_V_sum_V_31_empty_n : IN STD_LOGIC;
        subSumFifo_V_sum_V_31_read : OUT STD_LOGIC;
        checksumFifo_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        checksumFifo_V_V_full_n : IN STD_LOGIC;
        checksumFifo_V_V_write : OUT STD_LOGIC );
    end component;


    component insert_ip_checksum IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dataStreamBuffer1_V_dout : IN STD_LOGIC_VECTOR (576 downto 0);
        dataStreamBuffer1_V_empty_n : IN STD_LOGIC;
        dataStreamBuffer1_V_read : OUT STD_LOGIC;
        checksumFifo_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        checksumFifo_V_V_empty_n : IN STD_LOGIC;
        checksumFifo_V_V_read : OUT STD_LOGIC;
        dataStreamBuffer2_V_din : OUT STD_LOGIC_VECTOR (576 downto 0);
        dataStreamBuffer2_V_full_n : IN STD_LOGIC;
        dataStreamBuffer2_V_write : OUT STD_LOGIC );
    end component;


    component handle_arp_reply IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dataStreamBuffer2_V_dout : IN STD_LOGIC_VECTOR (576 downto 0);
        dataStreamBuffer2_V_empty_n : IN STD_LOGIC;
        dataStreamBuffer2_V_read : OUT STD_LOGIC;
        arpTableIn_V_TVALID : IN STD_LOGIC;
        dataStreamBuffer3_V_din : OUT STD_LOGIC_VECTOR (576 downto 0);
        dataStreamBuffer3_V_full_n : IN STD_LOGIC;
        dataStreamBuffer3_V_write : OUT STD_LOGIC;
        headerFifo_V_din : OUT STD_LOGIC_VECTOR (128 downto 0);
        headerFifo_V_full_n : IN STD_LOGIC;
        headerFifo_V_write : OUT STD_LOGIC;
        arpTableIn_V_TDATA : IN STD_LOGIC_VECTOR (55 downto 0);
        arpTableIn_V_TREADY : OUT STD_LOGIC;
        myMacAddress_V : IN STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component mac_lshiftWordByOcte IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dataStreamBuffer3_V_dout : IN STD_LOGIC_VECTOR (576 downto 0);
        dataStreamBuffer3_V_empty_n : IN STD_LOGIC;
        dataStreamBuffer3_V_read : OUT STD_LOGIC;
        dataStreamBuffer4_V_din : OUT STD_LOGIC_VECTOR (576 downto 0);
        dataStreamBuffer4_V_full_n : IN STD_LOGIC;
        dataStreamBuffer4_V_write : OUT STD_LOGIC );
    end component;


    component insert_ethernet_head IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dataStreamBuffer4_V_dout : IN STD_LOGIC_VECTOR (576 downto 0);
        dataStreamBuffer4_V_empty_n : IN STD_LOGIC;
        dataStreamBuffer4_V_read : OUT STD_LOGIC;
        headerFifo_V_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        headerFifo_V_empty_n : IN STD_LOGIC;
        headerFifo_V_read : OUT STD_LOGIC;
        m_axis_ip_TREADY : IN STD_LOGIC;
        m_axis_ip_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axis_ip_TVALID : OUT STD_LOGIC;
        m_axis_ip_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axis_ip_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fifo_w577_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (576 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (576 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w577_d32_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (576 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (576 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w17_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (16 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (16 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w16_d16_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w129_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (128 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (128 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    extract_ip_address_U0 : component extract_ip_address
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => extract_ip_address_U0_ap_start,
        ap_done => extract_ip_address_U0_ap_done,
        ap_continue => extract_ip_address_U0_ap_continue,
        ap_idle => extract_ip_address_U0_ap_idle,
        ap_ready => extract_ip_address_U0_ap_ready,
        s_axis_ip_TVALID => s_axis_ip_TVALID,
        dataStreamBuffer0_V_din => extract_ip_address_U0_dataStreamBuffer0_V_din,
        dataStreamBuffer0_V_full_n => dataStreamBuffer0_V_full_n,
        dataStreamBuffer0_V_write => extract_ip_address_U0_dataStreamBuffer0_V_write,
        arpTableOut_V_V_TREADY => m_axis_arp_lookup_request_V_V_TREADY,
        s_axis_ip_TDATA => s_axis_ip_TDATA,
        s_axis_ip_TREADY => extract_ip_address_U0_s_axis_ip_TREADY,
        s_axis_ip_TKEEP => s_axis_ip_TKEEP,
        s_axis_ip_TLAST => s_axis_ip_TLAST,
        arpTableOut_V_V_TDATA => extract_ip_address_U0_arpTableOut_V_V_TDATA,
        arpTableOut_V_V_TVALID => extract_ip_address_U0_arpTableOut_V_V_TVALID,
        regSubNetMask_V => regSubNetMask_V,
        regDefaultGateway_V => regDefaultGateway_V);

    mac_compute_ipv4_che_U0 : component mac_compute_ipv4_che
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => mac_compute_ipv4_che_U0_ap_start,
        ap_done => mac_compute_ipv4_che_U0_ap_done,
        ap_continue => mac_compute_ipv4_che_U0_ap_continue,
        ap_idle => mac_compute_ipv4_che_U0_ap_idle,
        ap_ready => mac_compute_ipv4_che_U0_ap_ready,
        dataStreamBuffer0_V_dout => dataStreamBuffer0_V_dout,
        dataStreamBuffer0_V_empty_n => dataStreamBuffer0_V_empty_n,
        dataStreamBuffer0_V_read => mac_compute_ipv4_che_U0_dataStreamBuffer0_V_read,
        dataStreamBuffer1_V_din => mac_compute_ipv4_che_U0_dataStreamBuffer1_V_din,
        dataStreamBuffer1_V_full_n => dataStreamBuffer1_V_full_n,
        dataStreamBuffer1_V_write => mac_compute_ipv4_che_U0_dataStreamBuffer1_V_write,
        subSumFifo_V_sum_V_0_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_0_din,
        subSumFifo_V_sum_V_0_full_n => subSumFifo_V_sum_V_0_full_n,
        subSumFifo_V_sum_V_0_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_0_write,
        subSumFifo_V_sum_V_1_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_1_din,
        subSumFifo_V_sum_V_1_full_n => subSumFifo_V_sum_V_1_full_n,
        subSumFifo_V_sum_V_1_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_1_write,
        subSumFifo_V_sum_V_2_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_2_din,
        subSumFifo_V_sum_V_2_full_n => subSumFifo_V_sum_V_2_full_n,
        subSumFifo_V_sum_V_2_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_2_write,
        subSumFifo_V_sum_V_3_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_3_din,
        subSumFifo_V_sum_V_3_full_n => subSumFifo_V_sum_V_3_full_n,
        subSumFifo_V_sum_V_3_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_3_write,
        subSumFifo_V_sum_V_4_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_4_din,
        subSumFifo_V_sum_V_4_full_n => subSumFifo_V_sum_V_4_full_n,
        subSumFifo_V_sum_V_4_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_4_write,
        subSumFifo_V_sum_V_5_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_5_din,
        subSumFifo_V_sum_V_5_full_n => subSumFifo_V_sum_V_5_full_n,
        subSumFifo_V_sum_V_5_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_5_write,
        subSumFifo_V_sum_V_6_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_6_din,
        subSumFifo_V_sum_V_6_full_n => subSumFifo_V_sum_V_6_full_n,
        subSumFifo_V_sum_V_6_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_6_write,
        subSumFifo_V_sum_V_7_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_7_din,
        subSumFifo_V_sum_V_7_full_n => subSumFifo_V_sum_V_7_full_n,
        subSumFifo_V_sum_V_7_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_7_write,
        subSumFifo_V_sum_V_8_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_8_din,
        subSumFifo_V_sum_V_8_full_n => subSumFifo_V_sum_V_8_full_n,
        subSumFifo_V_sum_V_8_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_8_write,
        subSumFifo_V_sum_V_9_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_9_din,
        subSumFifo_V_sum_V_9_full_n => subSumFifo_V_sum_V_9_full_n,
        subSumFifo_V_sum_V_9_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_9_write,
        subSumFifo_V_sum_V_10_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_10_din,
        subSumFifo_V_sum_V_10_full_n => subSumFifo_V_sum_V_10_full_n,
        subSumFifo_V_sum_V_10_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_10_write,
        subSumFifo_V_sum_V_11_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_11_din,
        subSumFifo_V_sum_V_11_full_n => subSumFifo_V_sum_V_11_full_n,
        subSumFifo_V_sum_V_11_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_11_write,
        subSumFifo_V_sum_V_12_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_12_din,
        subSumFifo_V_sum_V_12_full_n => subSumFifo_V_sum_V_12_full_n,
        subSumFifo_V_sum_V_12_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_12_write,
        subSumFifo_V_sum_V_13_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_13_din,
        subSumFifo_V_sum_V_13_full_n => subSumFifo_V_sum_V_13_full_n,
        subSumFifo_V_sum_V_13_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_13_write,
        subSumFifo_V_sum_V_14_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_14_din,
        subSumFifo_V_sum_V_14_full_n => subSumFifo_V_sum_V_14_full_n,
        subSumFifo_V_sum_V_14_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_14_write,
        subSumFifo_V_sum_V_15_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_15_din,
        subSumFifo_V_sum_V_15_full_n => subSumFifo_V_sum_V_15_full_n,
        subSumFifo_V_sum_V_15_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_15_write,
        subSumFifo_V_sum_V_16_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_16_din,
        subSumFifo_V_sum_V_16_full_n => subSumFifo_V_sum_V_16_full_n,
        subSumFifo_V_sum_V_16_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_16_write,
        subSumFifo_V_sum_V_17_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_17_din,
        subSumFifo_V_sum_V_17_full_n => subSumFifo_V_sum_V_17_full_n,
        subSumFifo_V_sum_V_17_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_17_write,
        subSumFifo_V_sum_V_18_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_18_din,
        subSumFifo_V_sum_V_18_full_n => subSumFifo_V_sum_V_18_full_n,
        subSumFifo_V_sum_V_18_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_18_write,
        subSumFifo_V_sum_V_19_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_19_din,
        subSumFifo_V_sum_V_19_full_n => subSumFifo_V_sum_V_19_full_n,
        subSumFifo_V_sum_V_19_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_19_write,
        subSumFifo_V_sum_V_20_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_20_din,
        subSumFifo_V_sum_V_20_full_n => subSumFifo_V_sum_V_20_full_n,
        subSumFifo_V_sum_V_20_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_20_write,
        subSumFifo_V_sum_V_21_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_21_din,
        subSumFifo_V_sum_V_21_full_n => subSumFifo_V_sum_V_21_full_n,
        subSumFifo_V_sum_V_21_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_21_write,
        subSumFifo_V_sum_V_22_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_22_din,
        subSumFifo_V_sum_V_22_full_n => subSumFifo_V_sum_V_22_full_n,
        subSumFifo_V_sum_V_22_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_22_write,
        subSumFifo_V_sum_V_23_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_23_din,
        subSumFifo_V_sum_V_23_full_n => subSumFifo_V_sum_V_23_full_n,
        subSumFifo_V_sum_V_23_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_23_write,
        subSumFifo_V_sum_V_24_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_24_din,
        subSumFifo_V_sum_V_24_full_n => subSumFifo_V_sum_V_24_full_n,
        subSumFifo_V_sum_V_24_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_24_write,
        subSumFifo_V_sum_V_25_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_25_din,
        subSumFifo_V_sum_V_25_full_n => subSumFifo_V_sum_V_25_full_n,
        subSumFifo_V_sum_V_25_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_25_write,
        subSumFifo_V_sum_V_26_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_26_din,
        subSumFifo_V_sum_V_26_full_n => subSumFifo_V_sum_V_26_full_n,
        subSumFifo_V_sum_V_26_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_26_write,
        subSumFifo_V_sum_V_27_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_27_din,
        subSumFifo_V_sum_V_27_full_n => subSumFifo_V_sum_V_27_full_n,
        subSumFifo_V_sum_V_27_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_27_write,
        subSumFifo_V_sum_V_28_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_28_din,
        subSumFifo_V_sum_V_28_full_n => subSumFifo_V_sum_V_28_full_n,
        subSumFifo_V_sum_V_28_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_28_write,
        subSumFifo_V_sum_V_29_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_29_din,
        subSumFifo_V_sum_V_29_full_n => subSumFifo_V_sum_V_29_full_n,
        subSumFifo_V_sum_V_29_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_29_write,
        subSumFifo_V_sum_V_30_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_30_din,
        subSumFifo_V_sum_V_30_full_n => subSumFifo_V_sum_V_30_full_n,
        subSumFifo_V_sum_V_30_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_30_write,
        subSumFifo_V_sum_V_31_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_31_din,
        subSumFifo_V_sum_V_31_full_n => subSumFifo_V_sum_V_31_full_n,
        subSumFifo_V_sum_V_31_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_31_write);

    mac_finalize_ipv4_ch_U0 : component mac_finalize_ipv4_ch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => mac_finalize_ipv4_ch_U0_ap_start,
        ap_done => mac_finalize_ipv4_ch_U0_ap_done,
        ap_continue => mac_finalize_ipv4_ch_U0_ap_continue,
        ap_idle => mac_finalize_ipv4_ch_U0_ap_idle,
        ap_ready => mac_finalize_ipv4_ch_U0_ap_ready,
        subSumFifo_V_sum_V_0_dout => subSumFifo_V_sum_V_0_dout,
        subSumFifo_V_sum_V_0_empty_n => subSumFifo_V_sum_V_0_empty_n,
        subSumFifo_V_sum_V_0_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_0_read,
        subSumFifo_V_sum_V_1_dout => subSumFifo_V_sum_V_1_dout,
        subSumFifo_V_sum_V_1_empty_n => subSumFifo_V_sum_V_1_empty_n,
        subSumFifo_V_sum_V_1_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_1_read,
        subSumFifo_V_sum_V_2_dout => subSumFifo_V_sum_V_2_dout,
        subSumFifo_V_sum_V_2_empty_n => subSumFifo_V_sum_V_2_empty_n,
        subSumFifo_V_sum_V_2_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_2_read,
        subSumFifo_V_sum_V_3_dout => subSumFifo_V_sum_V_3_dout,
        subSumFifo_V_sum_V_3_empty_n => subSumFifo_V_sum_V_3_empty_n,
        subSumFifo_V_sum_V_3_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_3_read,
        subSumFifo_V_sum_V_4_dout => subSumFifo_V_sum_V_4_dout,
        subSumFifo_V_sum_V_4_empty_n => subSumFifo_V_sum_V_4_empty_n,
        subSumFifo_V_sum_V_4_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_4_read,
        subSumFifo_V_sum_V_5_dout => subSumFifo_V_sum_V_5_dout,
        subSumFifo_V_sum_V_5_empty_n => subSumFifo_V_sum_V_5_empty_n,
        subSumFifo_V_sum_V_5_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_5_read,
        subSumFifo_V_sum_V_6_dout => subSumFifo_V_sum_V_6_dout,
        subSumFifo_V_sum_V_6_empty_n => subSumFifo_V_sum_V_6_empty_n,
        subSumFifo_V_sum_V_6_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_6_read,
        subSumFifo_V_sum_V_7_dout => subSumFifo_V_sum_V_7_dout,
        subSumFifo_V_sum_V_7_empty_n => subSumFifo_V_sum_V_7_empty_n,
        subSumFifo_V_sum_V_7_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_7_read,
        subSumFifo_V_sum_V_8_dout => subSumFifo_V_sum_V_8_dout,
        subSumFifo_V_sum_V_8_empty_n => subSumFifo_V_sum_V_8_empty_n,
        subSumFifo_V_sum_V_8_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_8_read,
        subSumFifo_V_sum_V_9_dout => subSumFifo_V_sum_V_9_dout,
        subSumFifo_V_sum_V_9_empty_n => subSumFifo_V_sum_V_9_empty_n,
        subSumFifo_V_sum_V_9_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_9_read,
        subSumFifo_V_sum_V_10_dout => subSumFifo_V_sum_V_10_dout,
        subSumFifo_V_sum_V_10_empty_n => subSumFifo_V_sum_V_10_empty_n,
        subSumFifo_V_sum_V_10_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_10_read,
        subSumFifo_V_sum_V_11_dout => subSumFifo_V_sum_V_11_dout,
        subSumFifo_V_sum_V_11_empty_n => subSumFifo_V_sum_V_11_empty_n,
        subSumFifo_V_sum_V_11_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_11_read,
        subSumFifo_V_sum_V_12_dout => subSumFifo_V_sum_V_12_dout,
        subSumFifo_V_sum_V_12_empty_n => subSumFifo_V_sum_V_12_empty_n,
        subSumFifo_V_sum_V_12_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_12_read,
        subSumFifo_V_sum_V_13_dout => subSumFifo_V_sum_V_13_dout,
        subSumFifo_V_sum_V_13_empty_n => subSumFifo_V_sum_V_13_empty_n,
        subSumFifo_V_sum_V_13_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_13_read,
        subSumFifo_V_sum_V_14_dout => subSumFifo_V_sum_V_14_dout,
        subSumFifo_V_sum_V_14_empty_n => subSumFifo_V_sum_V_14_empty_n,
        subSumFifo_V_sum_V_14_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_14_read,
        subSumFifo_V_sum_V_15_dout => subSumFifo_V_sum_V_15_dout,
        subSumFifo_V_sum_V_15_empty_n => subSumFifo_V_sum_V_15_empty_n,
        subSumFifo_V_sum_V_15_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_15_read,
        subSumFifo_V_sum_V_16_dout => subSumFifo_V_sum_V_16_dout,
        subSumFifo_V_sum_V_16_empty_n => subSumFifo_V_sum_V_16_empty_n,
        subSumFifo_V_sum_V_16_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_16_read,
        subSumFifo_V_sum_V_17_dout => subSumFifo_V_sum_V_17_dout,
        subSumFifo_V_sum_V_17_empty_n => subSumFifo_V_sum_V_17_empty_n,
        subSumFifo_V_sum_V_17_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_17_read,
        subSumFifo_V_sum_V_18_dout => subSumFifo_V_sum_V_18_dout,
        subSumFifo_V_sum_V_18_empty_n => subSumFifo_V_sum_V_18_empty_n,
        subSumFifo_V_sum_V_18_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_18_read,
        subSumFifo_V_sum_V_19_dout => subSumFifo_V_sum_V_19_dout,
        subSumFifo_V_sum_V_19_empty_n => subSumFifo_V_sum_V_19_empty_n,
        subSumFifo_V_sum_V_19_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_19_read,
        subSumFifo_V_sum_V_20_dout => subSumFifo_V_sum_V_20_dout,
        subSumFifo_V_sum_V_20_empty_n => subSumFifo_V_sum_V_20_empty_n,
        subSumFifo_V_sum_V_20_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_20_read,
        subSumFifo_V_sum_V_21_dout => subSumFifo_V_sum_V_21_dout,
        subSumFifo_V_sum_V_21_empty_n => subSumFifo_V_sum_V_21_empty_n,
        subSumFifo_V_sum_V_21_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_21_read,
        subSumFifo_V_sum_V_22_dout => subSumFifo_V_sum_V_22_dout,
        subSumFifo_V_sum_V_22_empty_n => subSumFifo_V_sum_V_22_empty_n,
        subSumFifo_V_sum_V_22_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_22_read,
        subSumFifo_V_sum_V_23_dout => subSumFifo_V_sum_V_23_dout,
        subSumFifo_V_sum_V_23_empty_n => subSumFifo_V_sum_V_23_empty_n,
        subSumFifo_V_sum_V_23_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_23_read,
        subSumFifo_V_sum_V_24_dout => subSumFifo_V_sum_V_24_dout,
        subSumFifo_V_sum_V_24_empty_n => subSumFifo_V_sum_V_24_empty_n,
        subSumFifo_V_sum_V_24_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_24_read,
        subSumFifo_V_sum_V_25_dout => subSumFifo_V_sum_V_25_dout,
        subSumFifo_V_sum_V_25_empty_n => subSumFifo_V_sum_V_25_empty_n,
        subSumFifo_V_sum_V_25_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_25_read,
        subSumFifo_V_sum_V_26_dout => subSumFifo_V_sum_V_26_dout,
        subSumFifo_V_sum_V_26_empty_n => subSumFifo_V_sum_V_26_empty_n,
        subSumFifo_V_sum_V_26_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_26_read,
        subSumFifo_V_sum_V_27_dout => subSumFifo_V_sum_V_27_dout,
        subSumFifo_V_sum_V_27_empty_n => subSumFifo_V_sum_V_27_empty_n,
        subSumFifo_V_sum_V_27_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_27_read,
        subSumFifo_V_sum_V_28_dout => subSumFifo_V_sum_V_28_dout,
        subSumFifo_V_sum_V_28_empty_n => subSumFifo_V_sum_V_28_empty_n,
        subSumFifo_V_sum_V_28_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_28_read,
        subSumFifo_V_sum_V_29_dout => subSumFifo_V_sum_V_29_dout,
        subSumFifo_V_sum_V_29_empty_n => subSumFifo_V_sum_V_29_empty_n,
        subSumFifo_V_sum_V_29_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_29_read,
        subSumFifo_V_sum_V_30_dout => subSumFifo_V_sum_V_30_dout,
        subSumFifo_V_sum_V_30_empty_n => subSumFifo_V_sum_V_30_empty_n,
        subSumFifo_V_sum_V_30_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_30_read,
        subSumFifo_V_sum_V_31_dout => subSumFifo_V_sum_V_31_dout,
        subSumFifo_V_sum_V_31_empty_n => subSumFifo_V_sum_V_31_empty_n,
        subSumFifo_V_sum_V_31_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_31_read,
        checksumFifo_V_V_din => mac_finalize_ipv4_ch_U0_checksumFifo_V_V_din,
        checksumFifo_V_V_full_n => checksumFifo_V_V_full_n,
        checksumFifo_V_V_write => mac_finalize_ipv4_ch_U0_checksumFifo_V_V_write);

    insert_ip_checksum_U0 : component insert_ip_checksum
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => insert_ip_checksum_U0_ap_start,
        ap_done => insert_ip_checksum_U0_ap_done,
        ap_continue => insert_ip_checksum_U0_ap_continue,
        ap_idle => insert_ip_checksum_U0_ap_idle,
        ap_ready => insert_ip_checksum_U0_ap_ready,
        dataStreamBuffer1_V_dout => dataStreamBuffer1_V_dout,
        dataStreamBuffer1_V_empty_n => dataStreamBuffer1_V_empty_n,
        dataStreamBuffer1_V_read => insert_ip_checksum_U0_dataStreamBuffer1_V_read,
        checksumFifo_V_V_dout => checksumFifo_V_V_dout,
        checksumFifo_V_V_empty_n => checksumFifo_V_V_empty_n,
        checksumFifo_V_V_read => insert_ip_checksum_U0_checksumFifo_V_V_read,
        dataStreamBuffer2_V_din => insert_ip_checksum_U0_dataStreamBuffer2_V_din,
        dataStreamBuffer2_V_full_n => dataStreamBuffer2_V_full_n,
        dataStreamBuffer2_V_write => insert_ip_checksum_U0_dataStreamBuffer2_V_write);

    handle_arp_reply_U0 : component handle_arp_reply
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => handle_arp_reply_U0_ap_start,
        ap_done => handle_arp_reply_U0_ap_done,
        ap_continue => handle_arp_reply_U0_ap_continue,
        ap_idle => handle_arp_reply_U0_ap_idle,
        ap_ready => handle_arp_reply_U0_ap_ready,
        dataStreamBuffer2_V_dout => dataStreamBuffer2_V_dout,
        dataStreamBuffer2_V_empty_n => dataStreamBuffer2_V_empty_n,
        dataStreamBuffer2_V_read => handle_arp_reply_U0_dataStreamBuffer2_V_read,
        arpTableIn_V_TVALID => s_axis_arp_lookup_reply_V_TVALID,
        dataStreamBuffer3_V_din => handle_arp_reply_U0_dataStreamBuffer3_V_din,
        dataStreamBuffer3_V_full_n => dataStreamBuffer3_V_full_n,
        dataStreamBuffer3_V_write => handle_arp_reply_U0_dataStreamBuffer3_V_write,
        headerFifo_V_din => handle_arp_reply_U0_headerFifo_V_din,
        headerFifo_V_full_n => headerFifo_V_full_n,
        headerFifo_V_write => handle_arp_reply_U0_headerFifo_V_write,
        arpTableIn_V_TDATA => s_axis_arp_lookup_reply_V_TDATA,
        arpTableIn_V_TREADY => handle_arp_reply_U0_arpTableIn_V_TREADY,
        myMacAddress_V => myMacAddress_V);

    mac_lshiftWordByOcte_U0 : component mac_lshiftWordByOcte
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => mac_lshiftWordByOcte_U0_ap_start,
        ap_done => mac_lshiftWordByOcte_U0_ap_done,
        ap_continue => mac_lshiftWordByOcte_U0_ap_continue,
        ap_idle => mac_lshiftWordByOcte_U0_ap_idle,
        ap_ready => mac_lshiftWordByOcte_U0_ap_ready,
        dataStreamBuffer3_V_dout => dataStreamBuffer3_V_dout,
        dataStreamBuffer3_V_empty_n => dataStreamBuffer3_V_empty_n,
        dataStreamBuffer3_V_read => mac_lshiftWordByOcte_U0_dataStreamBuffer3_V_read,
        dataStreamBuffer4_V_din => mac_lshiftWordByOcte_U0_dataStreamBuffer4_V_din,
        dataStreamBuffer4_V_full_n => dataStreamBuffer4_V_full_n,
        dataStreamBuffer4_V_write => mac_lshiftWordByOcte_U0_dataStreamBuffer4_V_write);

    insert_ethernet_head_U0 : component insert_ethernet_head
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => insert_ethernet_head_U0_ap_start,
        ap_done => insert_ethernet_head_U0_ap_done,
        ap_continue => insert_ethernet_head_U0_ap_continue,
        ap_idle => insert_ethernet_head_U0_ap_idle,
        ap_ready => insert_ethernet_head_U0_ap_ready,
        dataStreamBuffer4_V_dout => dataStreamBuffer4_V_dout,
        dataStreamBuffer4_V_empty_n => dataStreamBuffer4_V_empty_n,
        dataStreamBuffer4_V_read => insert_ethernet_head_U0_dataStreamBuffer4_V_read,
        headerFifo_V_dout => headerFifo_V_dout,
        headerFifo_V_empty_n => headerFifo_V_empty_n,
        headerFifo_V_read => insert_ethernet_head_U0_headerFifo_V_read,
        m_axis_ip_TREADY => m_axis_ip_TREADY,
        m_axis_ip_TDATA => insert_ethernet_head_U0_m_axis_ip_TDATA,
        m_axis_ip_TVALID => insert_ethernet_head_U0_m_axis_ip_TVALID,
        m_axis_ip_TKEEP => insert_ethernet_head_U0_m_axis_ip_TKEEP,
        m_axis_ip_TLAST => insert_ethernet_head_U0_m_axis_ip_TLAST);

    dataStreamBuffer0_V_U : component fifo_w577_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => extract_ip_address_U0_dataStreamBuffer0_V_din,
        if_full_n => dataStreamBuffer0_V_full_n,
        if_write => extract_ip_address_U0_dataStreamBuffer0_V_write,
        if_dout => dataStreamBuffer0_V_dout,
        if_empty_n => dataStreamBuffer0_V_empty_n,
        if_read => mac_compute_ipv4_che_U0_dataStreamBuffer0_V_read);

    dataStreamBuffer1_V_U : component fifo_w577_d32_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_dataStreamBuffer1_V_din,
        if_full_n => dataStreamBuffer1_V_full_n,
        if_write => mac_compute_ipv4_che_U0_dataStreamBuffer1_V_write,
        if_dout => dataStreamBuffer1_V_dout,
        if_empty_n => dataStreamBuffer1_V_empty_n,
        if_read => insert_ip_checksum_U0_dataStreamBuffer1_V_read);

    subSumFifo_V_sum_V_0_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_0_din,
        if_full_n => subSumFifo_V_sum_V_0_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_0_write,
        if_dout => subSumFifo_V_sum_V_0_dout,
        if_empty_n => subSumFifo_V_sum_V_0_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_0_read);

    subSumFifo_V_sum_V_1_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_1_din,
        if_full_n => subSumFifo_V_sum_V_1_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_1_write,
        if_dout => subSumFifo_V_sum_V_1_dout,
        if_empty_n => subSumFifo_V_sum_V_1_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_1_read);

    subSumFifo_V_sum_V_2_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_2_din,
        if_full_n => subSumFifo_V_sum_V_2_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_2_write,
        if_dout => subSumFifo_V_sum_V_2_dout,
        if_empty_n => subSumFifo_V_sum_V_2_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_2_read);

    subSumFifo_V_sum_V_3_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_3_din,
        if_full_n => subSumFifo_V_sum_V_3_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_3_write,
        if_dout => subSumFifo_V_sum_V_3_dout,
        if_empty_n => subSumFifo_V_sum_V_3_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_3_read);

    subSumFifo_V_sum_V_4_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_4_din,
        if_full_n => subSumFifo_V_sum_V_4_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_4_write,
        if_dout => subSumFifo_V_sum_V_4_dout,
        if_empty_n => subSumFifo_V_sum_V_4_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_4_read);

    subSumFifo_V_sum_V_5_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_5_din,
        if_full_n => subSumFifo_V_sum_V_5_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_5_write,
        if_dout => subSumFifo_V_sum_V_5_dout,
        if_empty_n => subSumFifo_V_sum_V_5_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_5_read);

    subSumFifo_V_sum_V_6_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_6_din,
        if_full_n => subSumFifo_V_sum_V_6_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_6_write,
        if_dout => subSumFifo_V_sum_V_6_dout,
        if_empty_n => subSumFifo_V_sum_V_6_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_6_read);

    subSumFifo_V_sum_V_7_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_7_din,
        if_full_n => subSumFifo_V_sum_V_7_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_7_write,
        if_dout => subSumFifo_V_sum_V_7_dout,
        if_empty_n => subSumFifo_V_sum_V_7_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_7_read);

    subSumFifo_V_sum_V_8_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_8_din,
        if_full_n => subSumFifo_V_sum_V_8_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_8_write,
        if_dout => subSumFifo_V_sum_V_8_dout,
        if_empty_n => subSumFifo_V_sum_V_8_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_8_read);

    subSumFifo_V_sum_V_9_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_9_din,
        if_full_n => subSumFifo_V_sum_V_9_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_9_write,
        if_dout => subSumFifo_V_sum_V_9_dout,
        if_empty_n => subSumFifo_V_sum_V_9_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_9_read);

    subSumFifo_V_sum_V_10_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_10_din,
        if_full_n => subSumFifo_V_sum_V_10_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_10_write,
        if_dout => subSumFifo_V_sum_V_10_dout,
        if_empty_n => subSumFifo_V_sum_V_10_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_10_read);

    subSumFifo_V_sum_V_11_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_11_din,
        if_full_n => subSumFifo_V_sum_V_11_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_11_write,
        if_dout => subSumFifo_V_sum_V_11_dout,
        if_empty_n => subSumFifo_V_sum_V_11_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_11_read);

    subSumFifo_V_sum_V_12_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_12_din,
        if_full_n => subSumFifo_V_sum_V_12_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_12_write,
        if_dout => subSumFifo_V_sum_V_12_dout,
        if_empty_n => subSumFifo_V_sum_V_12_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_12_read);

    subSumFifo_V_sum_V_13_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_13_din,
        if_full_n => subSumFifo_V_sum_V_13_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_13_write,
        if_dout => subSumFifo_V_sum_V_13_dout,
        if_empty_n => subSumFifo_V_sum_V_13_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_13_read);

    subSumFifo_V_sum_V_14_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_14_din,
        if_full_n => subSumFifo_V_sum_V_14_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_14_write,
        if_dout => subSumFifo_V_sum_V_14_dout,
        if_empty_n => subSumFifo_V_sum_V_14_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_14_read);

    subSumFifo_V_sum_V_15_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_15_din,
        if_full_n => subSumFifo_V_sum_V_15_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_15_write,
        if_dout => subSumFifo_V_sum_V_15_dout,
        if_empty_n => subSumFifo_V_sum_V_15_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_15_read);

    subSumFifo_V_sum_V_16_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_16_din,
        if_full_n => subSumFifo_V_sum_V_16_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_16_write,
        if_dout => subSumFifo_V_sum_V_16_dout,
        if_empty_n => subSumFifo_V_sum_V_16_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_16_read);

    subSumFifo_V_sum_V_17_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_17_din,
        if_full_n => subSumFifo_V_sum_V_17_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_17_write,
        if_dout => subSumFifo_V_sum_V_17_dout,
        if_empty_n => subSumFifo_V_sum_V_17_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_17_read);

    subSumFifo_V_sum_V_18_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_18_din,
        if_full_n => subSumFifo_V_sum_V_18_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_18_write,
        if_dout => subSumFifo_V_sum_V_18_dout,
        if_empty_n => subSumFifo_V_sum_V_18_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_18_read);

    subSumFifo_V_sum_V_19_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_19_din,
        if_full_n => subSumFifo_V_sum_V_19_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_19_write,
        if_dout => subSumFifo_V_sum_V_19_dout,
        if_empty_n => subSumFifo_V_sum_V_19_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_19_read);

    subSumFifo_V_sum_V_20_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_20_din,
        if_full_n => subSumFifo_V_sum_V_20_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_20_write,
        if_dout => subSumFifo_V_sum_V_20_dout,
        if_empty_n => subSumFifo_V_sum_V_20_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_20_read);

    subSumFifo_V_sum_V_21_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_21_din,
        if_full_n => subSumFifo_V_sum_V_21_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_21_write,
        if_dout => subSumFifo_V_sum_V_21_dout,
        if_empty_n => subSumFifo_V_sum_V_21_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_21_read);

    subSumFifo_V_sum_V_22_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_22_din,
        if_full_n => subSumFifo_V_sum_V_22_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_22_write,
        if_dout => subSumFifo_V_sum_V_22_dout,
        if_empty_n => subSumFifo_V_sum_V_22_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_22_read);

    subSumFifo_V_sum_V_23_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_23_din,
        if_full_n => subSumFifo_V_sum_V_23_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_23_write,
        if_dout => subSumFifo_V_sum_V_23_dout,
        if_empty_n => subSumFifo_V_sum_V_23_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_23_read);

    subSumFifo_V_sum_V_24_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_24_din,
        if_full_n => subSumFifo_V_sum_V_24_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_24_write,
        if_dout => subSumFifo_V_sum_V_24_dout,
        if_empty_n => subSumFifo_V_sum_V_24_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_24_read);

    subSumFifo_V_sum_V_25_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_25_din,
        if_full_n => subSumFifo_V_sum_V_25_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_25_write,
        if_dout => subSumFifo_V_sum_V_25_dout,
        if_empty_n => subSumFifo_V_sum_V_25_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_25_read);

    subSumFifo_V_sum_V_26_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_26_din,
        if_full_n => subSumFifo_V_sum_V_26_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_26_write,
        if_dout => subSumFifo_V_sum_V_26_dout,
        if_empty_n => subSumFifo_V_sum_V_26_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_26_read);

    subSumFifo_V_sum_V_27_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_27_din,
        if_full_n => subSumFifo_V_sum_V_27_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_27_write,
        if_dout => subSumFifo_V_sum_V_27_dout,
        if_empty_n => subSumFifo_V_sum_V_27_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_27_read);

    subSumFifo_V_sum_V_28_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_28_din,
        if_full_n => subSumFifo_V_sum_V_28_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_28_write,
        if_dout => subSumFifo_V_sum_V_28_dout,
        if_empty_n => subSumFifo_V_sum_V_28_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_28_read);

    subSumFifo_V_sum_V_29_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_29_din,
        if_full_n => subSumFifo_V_sum_V_29_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_29_write,
        if_dout => subSumFifo_V_sum_V_29_dout,
        if_empty_n => subSumFifo_V_sum_V_29_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_29_read);

    subSumFifo_V_sum_V_30_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_30_din,
        if_full_n => subSumFifo_V_sum_V_30_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_30_write,
        if_dout => subSumFifo_V_sum_V_30_dout,
        if_empty_n => subSumFifo_V_sum_V_30_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_30_read);

    subSumFifo_V_sum_V_31_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_31_din,
        if_full_n => subSumFifo_V_sum_V_31_full_n,
        if_write => mac_compute_ipv4_che_U0_subSumFifo_V_sum_V_31_write,
        if_dout => subSumFifo_V_sum_V_31_dout,
        if_empty_n => subSumFifo_V_sum_V_31_empty_n,
        if_read => mac_finalize_ipv4_ch_U0_subSumFifo_V_sum_V_31_read);

    checksumFifo_V_V_U : component fifo_w16_d16_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_finalize_ipv4_ch_U0_checksumFifo_V_V_din,
        if_full_n => checksumFifo_V_V_full_n,
        if_write => mac_finalize_ipv4_ch_U0_checksumFifo_V_V_write,
        if_dout => checksumFifo_V_V_dout,
        if_empty_n => checksumFifo_V_V_empty_n,
        if_read => insert_ip_checksum_U0_checksumFifo_V_V_read);

    dataStreamBuffer2_V_U : component fifo_w577_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => insert_ip_checksum_U0_dataStreamBuffer2_V_din,
        if_full_n => dataStreamBuffer2_V_full_n,
        if_write => insert_ip_checksum_U0_dataStreamBuffer2_V_write,
        if_dout => dataStreamBuffer2_V_dout,
        if_empty_n => dataStreamBuffer2_V_empty_n,
        if_read => handle_arp_reply_U0_dataStreamBuffer2_V_read);

    headerFifo_V_U : component fifo_w129_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => handle_arp_reply_U0_headerFifo_V_din,
        if_full_n => headerFifo_V_full_n,
        if_write => handle_arp_reply_U0_headerFifo_V_write,
        if_dout => headerFifo_V_dout,
        if_empty_n => headerFifo_V_empty_n,
        if_read => insert_ethernet_head_U0_headerFifo_V_read);

    dataStreamBuffer3_V_U : component fifo_w577_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => handle_arp_reply_U0_dataStreamBuffer3_V_din,
        if_full_n => dataStreamBuffer3_V_full_n,
        if_write => handle_arp_reply_U0_dataStreamBuffer3_V_write,
        if_dout => dataStreamBuffer3_V_dout,
        if_empty_n => dataStreamBuffer3_V_empty_n,
        if_read => mac_lshiftWordByOcte_U0_dataStreamBuffer3_V_read);

    dataStreamBuffer4_V_U : component fifo_w577_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => mac_lshiftWordByOcte_U0_dataStreamBuffer4_V_din,
        if_full_n => dataStreamBuffer4_V_full_n,
        if_write => mac_lshiftWordByOcte_U0_dataStreamBuffer4_V_write,
        if_dout => dataStreamBuffer4_V_dout,
        if_empty_n => dataStreamBuffer4_V_empty_n,
        if_read => insert_ethernet_head_U0_dataStreamBuffer4_V_read);





    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_continue <= ap_const_logic_0;
    extract_ip_address_U0_ap_continue <= ap_const_logic_1;
    extract_ip_address_U0_ap_start <= ap_const_logic_1;
    handle_arp_reply_U0_ap_continue <= ap_const_logic_1;
    handle_arp_reply_U0_ap_start <= ap_const_logic_1;
    insert_ethernet_head_U0_ap_continue <= ap_const_logic_1;
    insert_ethernet_head_U0_ap_start <= ap_const_logic_1;
    insert_ip_checksum_U0_ap_continue <= ap_const_logic_1;
    insert_ip_checksum_U0_ap_start <= ap_const_logic_1;
    m_axis_arp_lookup_request_V_V_TDATA <= extract_ip_address_U0_arpTableOut_V_V_TDATA;
    m_axis_arp_lookup_request_V_V_TVALID <= extract_ip_address_U0_arpTableOut_V_V_TVALID;
    m_axis_ip_TDATA <= insert_ethernet_head_U0_m_axis_ip_TDATA;
    m_axis_ip_TKEEP <= insert_ethernet_head_U0_m_axis_ip_TKEEP;
    m_axis_ip_TLAST <= insert_ethernet_head_U0_m_axis_ip_TLAST;
    m_axis_ip_TVALID <= insert_ethernet_head_U0_m_axis_ip_TVALID;
    mac_compute_ipv4_che_U0_ap_continue <= ap_const_logic_1;
    mac_compute_ipv4_che_U0_ap_start <= ap_const_logic_1;
    mac_finalize_ipv4_ch_U0_ap_continue <= ap_const_logic_1;
    mac_finalize_ipv4_ch_U0_ap_start <= ap_const_logic_1;
    mac_lshiftWordByOcte_U0_ap_continue <= ap_const_logic_1;
    mac_lshiftWordByOcte_U0_ap_start <= ap_const_logic_1;
    s_axis_arp_lookup_reply_V_TREADY <= handle_arp_reply_U0_arpTableIn_V_TREADY;
    s_axis_ip_TREADY <= extract_ip_address_U0_s_axis_ip_TREADY;
end behav;
