// Seed: 172411092
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3
    , id_12,
    output logic id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8,
    output id_9,
    output logic id_10,
    output logic id_11
);
  logic id_13 = 1;
  assign id_10 = 1;
  assign id_12 = id_3;
endmodule
