============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 20 2022  02:14:43 pm
  Module:                 riscv_steel_core
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) csr_file_instance_current_state_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) csr_file_instance_RC_CG_HIER_INST9/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    7782                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  csr_file_instance_current_state_reg[0]/C     -       -     R     (arrival)    466     -     0     -       0 
  csr_file_instance_current_state_reg[0]/Q     -       C->Q  R     DFRQX2         3  25.0   144   299     299 
  csr_file_instance_g4046/Q                    -       A->Q  F     INX1           1  15.0    90    77     376 
  csr_file_instance_g4044/Q                    -       B->Q  R     NA2X2          1  14.2   106    88     464 
  csr_file_instance_g4043/Q                    -       AN->Q R     NA2I1X4        4  84.7   203   164     628 
  g2950/Q                                      -       A->Q  F     INX8          22 160.2   118    96     724 
  g2959/Q                                      -       A->Q  F     AND2X2         8  60.0   142   190     913 
  integer_file_instance_g32383/Q               -       A->Q  R     INX1           3  24.1   144   112    1025 
  integer_file_instance_g31420/Q               -       A->Q  F     NA2X1          2  16.0   154    92    1116 
  integer_file_instance_g31347/Q               -       A->Q  R     NO2X1          4  29.5   363   230    1347 
  integer_file_instance_g32413/Q               -       AN->Q R     NO3I2X1       25 180.6  2422  1376    2723 
  integer_file_instance_g31279/Q               -       A->Q  F     INX1           8  63.2   674   427    3150 
  integer_file_instance_g31035/Q               -       A->Q  R     ON22X1         1   9.9   312   238    3388 
  integer_file_instance_g30639/Q               -       E->Q  F     AN221X1        1   8.9   598    92    3480 
  integer_file_instance_g30071/Q               -       B->Q  R     NA6X1          1   9.5   108   360    3840 
  integer_file_instance_g29919/Q               -       D->Q  R     AO211X2        7  52.1   247   204    4044 
  branch_decision_instance_lt_720_14/g2278/Q   -       A->Q  F     INX1           2  16.5   117    94    4138 
  branch_decision_instance_lt_720_14/g2240/Q   -       B->Q  F     OR2X1          1  11.7    93   202    4340 
  branch_decision_instance_lt_720_14/g2196/Q   -       E->Q  R     AN222X1        1  11.9   373   209    4549 
  branch_decision_instance_lt_720_14/g2188/Q   -       B->Q  F     ON321X1        1  11.1   213   179    4728 
  branch_decision_instance_lt_720_14/g2186/Q   -       C->Q  R     AN321X1        1  11.2   377   284    5012 
  branch_decision_instance_lt_720_14/g2185/Q   -       A->Q  F     ON21X1         1  11.1   147   103    5115 
  branch_decision_instance_lt_720_14/g2184/Q   -       C->Q  R     AN321X1        1   9.4   353   260    5375 
  branch_decision_instance_lt_720_14/g2285/Q   -       A->Q  R     OA21X1         2  20.2   196   231    5606 
  branch_decision_instance_g2005/Q             -       A->Q  F     AN21X1         1  10.7   131   107    5713 
  branch_decision_instance_g1999/Q             -       E->Q  R     ON32X1         1  13.1   414   145    5858 
  branch_decision_instance_g1998/Q             -       A->Q  F     EN2X1          1  11.8   156   258    6116 
  branch_decision_instance_g1997/Q             -       C->Q  R     ON321X1        1   9.2   419   246    6362 
  branch_decision_instance_g1996/Q             -       A->Q  R     AND3X1         4  30.1   280   287    6649 
  g965/Q                                       -       A->Q  R     AND2X1         4  28.1   260   221    6870 
  csr_file_instance_g4047/Q                    -       A->Q  R     OR5X1          3  29.1   288   242    7112 
  csr_file_instance_g4053/Q                    -       AN->Q R     NO2I1X1        3  19.4   260   221    7332 
  csr_file_instance_g4051/Q                    -       A->Q  R     OR2X1          2  13.9   146   171    7503 
  csr_file_instance_g4049/Q                    -       A->Q  R     OR3X1          1   8.7   107   143    7646 
  csr_file_instance_RC_CG_HIER_INST9/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   136    7782 
  csr_file_instance_RC_CG_HIER_INST9/enl_reg/D -       -     R     DLLQX1         1     -     -     0    7782 
#-------------------------------------------------------------------------------------------------------------

