[2021-09-09 09:53:07,851]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-09 09:53:07,852]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:53:18,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; ".

Peak memory: 17920000 bytes

[2021-09-09 09:53:18,561]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:53:18,967]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.03 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.01 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.01 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.03 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.01 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.03 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 36466688 bytes

[2021-09-09 09:53:18,975]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-09 09:53:18,975]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:53:19,773]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2876
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :2831
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 28454912 bytes

[2021-09-09 09:53:19,774]mapper_test.py:220:[INFO]: area: 2876 level: 15
[2021-09-09 11:48:35,872]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-09 11:48:35,872]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:48:45,196]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; ".

Peak memory: 17645568 bytes

[2021-09-09 11:48:45,196]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:48:45,487]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 36143104 bytes

[2021-09-09 11:48:45,504]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-09 11:48:45,504]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:48:51,268]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4916
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2876
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :2831
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 98021376 bytes

[2021-09-09 11:48:51,269]mapper_test.py:220:[INFO]: area: 2876 level: 15
[2021-09-09 13:18:51,598]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-09 13:18:51,598]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:19:00,981]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; ".

Peak memory: 17707008 bytes

[2021-09-09 13:19:00,981]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:19:01,313]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 36614144 bytes

[2021-09-09 13:19:01,331]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-09 13:19:01,331]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:19:07,035]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :2927
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :5127
score:100
	Report mapping result:
		klut_size()     :3176
		klut.num_gates():2958
		max delay       :16
		max area        :2927
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :2900
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 98299904 bytes

[2021-09-09 13:19:07,036]mapper_test.py:220:[INFO]: area: 2958 level: 16
[2021-09-09 15:02:27,905]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-09 15:02:27,905]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:02:27,905]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:02:28,258]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 36143104 bytes

[2021-09-09 15:02:28,275]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-09 15:02:28,275]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:02:34,698]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4929
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 98140160 bytes

[2021-09-09 15:02:34,699]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-09 15:31:32,769]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-09 15:31:32,769]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:31:32,769]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:31:33,120]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 36225024 bytes

[2021-09-09 15:31:33,138]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-09 15:31:33,138]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:31:39,531]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4929
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 98037760 bytes

[2021-09-09 15:31:39,532]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-09 16:09:34,898]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-09 16:09:34,899]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:09:34,899]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:09:35,252]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 36233216 bytes

[2021-09-09 16:09:35,271]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-09 16:09:35,271]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:09:41,669]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4929
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 98136064 bytes

[2021-09-09 16:09:41,669]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-09 16:44:17,610]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-09 16:44:17,611]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:44:17,611]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:44:17,998]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.03 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.01 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.01 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.03 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.01 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.03 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.18 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 36511744 bytes

[2021-09-09 16:44:18,013]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-09 16:44:18,013]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:44:24,287]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4929
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 98205696 bytes

[2021-09-09 16:44:24,288]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-09 17:20:41,447]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-09 17:20:41,447]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:20:41,447]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:20:41,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35868672 bytes

[2021-09-09 17:20:41,811]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-09 17:20:41,812]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:20:48,162]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4934
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 98107392 bytes

[2021-09-09 17:20:48,163]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-13 23:26:36,006]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-13 23:26:36,007]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:26:36,007]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:26:36,293]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 36024320 bytes

[2021-09-13 23:26:36,309]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-13 23:26:36,309]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:26:41,487]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:29
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5920
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 68141056 bytes

[2021-09-13 23:26:41,488]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-13 23:41:41,546]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-13 23:41:41,546]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:41,547]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:41,826]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35557376 bytes

[2021-09-13 23:41:41,844]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-13 23:41:41,844]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:42,459]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 27791360 bytes

[2021-09-13 23:41:42,460]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-14 08:56:05,562]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-14 08:56:05,562]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:56:05,562]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:56:05,887]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35950592 bytes

[2021-09-14 08:56:05,904]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-14 08:56:05,904]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:56:11,473]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4934
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 98238464 bytes

[2021-09-14 08:56:11,474]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-14 09:20:39,563]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-14 09:20:39,563]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:39,563]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:39,884]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35692544 bytes

[2021-09-14 09:20:39,900]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-14 09:20:39,901]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:40,530]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 28364800 bytes

[2021-09-14 09:20:40,530]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-15 15:30:16,320]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-15 15:30:16,321]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:30:16,321]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:30:16,631]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35680256 bytes

[2021-09-15 15:30:16,650]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-15 15:30:16,650]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:30:21,354]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:29
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5132
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 60403712 bytes

[2021-09-15 15:30:21,355]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-15 15:54:06,251]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-15 15:54:06,251]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:06,252]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:06,506]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35639296 bytes

[2021-09-15 15:54:06,520]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-15 15:54:06,521]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:07,069]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 13418496 bytes

[2021-09-15 15:54:07,069]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-18 14:00:45,651]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-18 14:00:45,652]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:00:45,652]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:00:45,913]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35659776 bytes

[2021-09-18 14:00:45,930]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-18 14:00:45,931]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:00:50,516]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5023
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 82464768 bytes

[2021-09-18 14:00:50,516]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-18 16:25:24,558]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-18 16:25:24,559]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:24,559]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:25:24,813]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35663872 bytes

[2021-09-18 16:25:24,831]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-18 16:25:24,831]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:29,275]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5055
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 51003392 bytes

[2021-09-18 16:25:29,276]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-22 08:57:07,489]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-22 08:57:07,489]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:07,489]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:07,756]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35684352 bytes

[2021-09-22 08:57:07,774]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-22 08:57:07,774]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:10,180]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :16
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 30392320 bytes

[2021-09-22 08:57:10,181]mapper_test.py:220:[INFO]: area: 2982 level: 16
[2021-09-22 11:24:08,642]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-22 11:24:08,642]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:24:08,642]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:24:08,902]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35659776 bytes

[2021-09-22 11:24:08,919]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-22 11:24:08,919]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:24:13,442]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:29
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5222
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 33841152 bytes

[2021-09-22 11:24:13,443]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-23 16:42:52,953]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-23 16:42:52,953]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:42:52,953]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:42:53,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35917824 bytes

[2021-09-23 16:42:53,283]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-23 16:42:53,283]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:42:58,134]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
balancing!
	current map manager:
		current min nodes:5568
		current min depth:32
rewriting!
	current map manager:
		current min nodes:5568
		current min depth:32
balancing!
	current map manager:
		current min nodes:5568
		current min depth:29
rewriting!
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5222
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 36556800 bytes

[2021-09-23 16:42:58,135]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-23 17:06:08,721]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-23 17:06:08,722]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:06:08,722]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:06:09,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35762176 bytes

[2021-09-23 17:06:09,064]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-23 17:06:09,064]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:06:13,498]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
balancing!
	current map manager:
		current min nodes:5568
		current min depth:32
rewriting!
	current map manager:
		current min nodes:5568
		current min depth:32
balancing!
	current map manager:
		current min nodes:5568
		current min depth:29
rewriting!
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5222
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 33583104 bytes

[2021-09-23 17:06:13,498]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-23 18:07:31,154]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-23 18:07:31,154]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:07:31,154]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:07:31,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35737600 bytes

[2021-09-23 18:07:31,425]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-23 18:07:31,426]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:07:36,316]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
balancing!
	current map manager:
		current min nodes:5568
		current min depth:32
rewriting!
	current map manager:
		current min nodes:5568
		current min depth:32
balancing!
	current map manager:
		current min nodes:5568
		current min depth:29
rewriting!
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5222
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 36581376 bytes

[2021-09-23 18:07:36,317]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-27 16:34:41,105]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-27 16:34:41,105]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:34:41,106]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:34:41,385]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35897344 bytes

[2021-09-27 16:34:41,400]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-27 16:34:41,400]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:34:46,341]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
balancing!
	current map manager:
		current min nodes:5568
		current min depth:32
rewriting!
	current map manager:
		current min nodes:5568
		current min depth:32
balancing!
	current map manager:
		current min nodes:5568
		current min depth:29
rewriting!
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5222
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 36380672 bytes

[2021-09-27 16:34:46,342]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-27 17:41:28,276]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-27 17:41:28,276]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:41:28,276]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:41:28,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35524608 bytes

[2021-09-27 17:41:28,548]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-27 17:41:28,548]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:41:33,250]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
balancing!
	current map manager:
		current min nodes:5568
		current min depth:32
rewriting!
	current map manager:
		current min nodes:5568
		current min depth:32
balancing!
	current map manager:
		current min nodes:5568
		current min depth:29
rewriting!
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5355
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 36839424 bytes

[2021-09-27 17:41:33,250]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-28 02:07:43,518]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-28 02:07:43,518]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:07:43,518]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:07:43,825]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 36102144 bytes

[2021-09-28 02:07:43,843]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-28 02:07:43,843]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:07:48,553]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:29
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5222
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 36433920 bytes

[2021-09-28 02:07:48,553]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-28 16:47:17,427]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-28 16:47:17,427]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:47:17,427]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:47:17,690]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35598336 bytes

[2021-09-28 16:47:17,704]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-28 16:47:17,705]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:47:22,174]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:29
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5222
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 33779712 bytes

[2021-09-28 16:47:22,174]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-09-28 17:26:18,211]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-09-28 17:26:18,211]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:26:18,211]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:26:18,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35893248 bytes

[2021-09-28 17:26:18,526]mapper_test.py:156:[INFO]: area: 2137 level: 15
[2021-09-28 17:26:18,526]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:26:23,014]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:29
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5222
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 46501888 bytes

[2021-09-28 17:26:23,015]mapper_test.py:220:[INFO]: area: 2982 level: 15
[2021-10-09 10:41:07,503]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-09 10:41:07,504]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:07,504]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:07,816]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35586048 bytes

[2021-10-09 10:41:07,834]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-09 10:41:07,834]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:09,643]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5741
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 19189760 bytes

[2021-10-09 10:41:09,644]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-09 11:23:42,687]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-09 11:23:42,688]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:42,688]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:42,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35643392 bytes

[2021-10-09 11:23:42,963]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-09 11:23:42,963]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:44,759]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5744
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 23126016 bytes

[2021-10-09 11:23:44,760]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-09 16:31:29,753]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-09 16:31:29,753]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:29,754]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:30,075]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35618816 bytes

[2021-10-09 16:31:30,093]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-09 16:31:30,093]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:31,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 19464192 bytes

[2021-10-09 16:31:31,922]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-09 16:48:38,444]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-09 16:48:38,444]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:38,445]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:38,701]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35807232 bytes

[2021-10-09 16:48:38,718]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-09 16:48:38,719]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:40,497]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 19378176 bytes

[2021-10-09 16:48:40,497]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-12 10:57:25,769]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-12 10:57:25,769]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:57:25,769]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:57:26,092]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35774464 bytes

[2021-10-12 10:57:26,109]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-12 10:57:26,109]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:57:30,871]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:29
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5275
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 28712960 bytes

[2021-10-12 10:57:30,872]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-12 11:17:51,903]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-12 11:17:51,903]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:51,903]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:52,172]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35753984 bytes

[2021-10-12 11:17:52,188]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-12 11:17:52,188]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:54,119]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5741
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 18767872 bytes

[2021-10-12 11:17:54,120]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-12 13:32:53,602]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-12 13:32:53,602]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:32:53,602]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:32:53,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35966976 bytes

[2021-10-12 13:32:53,935]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-12 13:32:53,935]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:32:58,692]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:29
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5275
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 28823552 bytes

[2021-10-12 13:32:58,693]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-12 15:03:33,793]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-12 15:03:33,794]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:03:33,794]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:03:34,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35975168 bytes

[2021-10-12 15:03:34,130]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-12 15:03:34,130]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:03:38,897]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:29
	current map manager:
		current min nodes:5568
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5275
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 28508160 bytes

[2021-10-12 15:03:38,898]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-12 18:48:25,603]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-12 18:48:25,603]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:48:25,603]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:48:25,876]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35684352 bytes

[2021-10-12 18:48:25,894]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-12 18:48:25,895]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:48:30,790]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5370
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 23367680 bytes

[2021-10-12 18:48:30,790]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-18 11:41:54,017]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-18 11:41:54,018]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:41:54,018]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:41:54,336]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35700736 bytes

[2021-10-18 11:41:54,353]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-18 11:41:54,353]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:41:59,295]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5370
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 23367680 bytes

[2021-10-18 11:41:59,296]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-18 12:03:47,237]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-18 12:03:47,237]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:47,238]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:47,510]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35688448 bytes

[2021-10-18 12:03:47,528]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-18 12:03:47,528]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:47,869]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 11923456 bytes

[2021-10-18 12:03:47,869]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-19 14:11:44,418]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-19 14:11:44,419]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:44,419]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:44,685]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35581952 bytes

[2021-10-19 14:11:44,704]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-19 14:11:44,704]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:45,041]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 12152832 bytes

[2021-10-19 14:11:45,042]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-22 13:32:52,555]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-22 13:32:52,555]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:32:52,555]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:32:52,820]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35745792 bytes

[2021-10-22 13:32:52,837]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-22 13:32:52,837]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:32:54,177]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 14999552 bytes

[2021-10-22 13:32:54,178]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-22 13:53:45,594]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-22 13:53:45,594]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:45,594]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:45,869]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35532800 bytes

[2021-10-22 13:53:45,886]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-22 13:53:45,886]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:47,263]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 14872576 bytes

[2021-10-22 13:53:47,264]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-22 14:02:05,188]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-22 14:02:05,188]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:05,188]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:05,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35962880 bytes

[2021-10-22 14:02:05,477]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-22 14:02:05,477]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:05,817]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 11952128 bytes

[2021-10-22 14:02:05,817]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-22 14:05:26,203]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-22 14:05:26,204]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:26,204]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:26,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 36020224 bytes

[2021-10-22 14:05:26,485]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-22 14:05:26,486]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:26,825]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 11980800 bytes

[2021-10-22 14:05:26,825]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-23 13:31:35,326]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-23 13:31:35,326]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:31:35,326]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:31:35,639]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35819520 bytes

[2021-10-23 13:31:35,655]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-23 13:31:35,655]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:31:40,262]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :4871
score:100
	Report mapping result:
		klut_size()     :5100
		klut.num_gates():4882
		max delay       :14
		max area        :4871
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :964
		LUT fanins:3	 numbers :1686
		LUT fanins:4	 numbers :2231
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 23379968 bytes

[2021-10-23 13:31:40,262]mapper_test.py:224:[INFO]: area: 4882 level: 14
[2021-10-24 17:43:06,580]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-24 17:43:06,580]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:43:06,580]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:43:06,845]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35774464 bytes

[2021-10-24 17:43:06,861]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-24 17:43:06,861]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:43:11,696]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :4871
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 23404544 bytes

[2021-10-24 17:43:11,697]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-24 18:03:33,680]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-24 18:03:33,680]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:03:33,681]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:03:33,945]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35897344 bytes

[2021-10-24 18:03:33,964]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-24 18:03:33,964]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:03:38,792]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:32
	current map manager:
		current min nodes:5568
		current min depth:30
	current map manager:
		current min nodes:5568
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2953
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5370
score:100
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 23384064 bytes

[2021-10-24 18:03:38,792]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-26 10:25:16,782]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-26 10:25:16,782]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:16,782]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:17,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35913728 bytes

[2021-10-26 10:25:17,122]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-26 10:25:17,122]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:17,595]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	current map manager:
		current min nodes:5568
		current min depth:39
	Report mapping result:
		klut_size()     :3105
		klut.num_gates():2887
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :1093
		LUT fanins:4	 numbers :1744
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 12161024 bytes

[2021-10-26 10:25:17,596]mapper_test.py:224:[INFO]: area: 2887 level: 15
[2021-10-26 11:01:15,691]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-26 11:01:15,691]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:01:15,691]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:01:15,959]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35631104 bytes

[2021-10-26 11:01:15,977]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-26 11:01:15,977]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:01:21,195]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	Report mapping result:
		klut_size()     :3105
		klut.num_gates():2887
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :1093
		LUT fanins:4	 numbers :1744
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 23105536 bytes

[2021-10-26 11:01:21,196]mapper_test.py:224:[INFO]: area: 2887 level: 15
[2021-10-26 11:22:14,378]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-26 11:22:14,378]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:22:14,378]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:22:14,645]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35725312 bytes

[2021-10-26 11:22:14,664]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-26 11:22:14,664]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:22:19,426]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	Report mapping result:
		klut_size()     :4697
		klut.num_gates():4479
		max delay       :14
		max area        :4871
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :127
		LUT fanins:3	 numbers :1900
		LUT fanins:4	 numbers :2451
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 23019520 bytes

[2021-10-26 11:22:19,426]mapper_test.py:224:[INFO]: area: 4479 level: 14
[2021-10-26 12:20:19,056]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-26 12:20:19,056]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:20:19,056]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:20:19,375]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35729408 bytes

[2021-10-26 12:20:19,392]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-26 12:20:19,393]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:20:24,162]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 23011328 bytes

[2021-10-26 12:20:24,162]mapper_test.py:224:[INFO]: area: 2982 level: 15
[2021-10-26 14:12:48,340]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-26 14:12:48,341]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:48,341]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:48,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 36139008 bytes

[2021-10-26 14:12:48,628]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-26 14:12:48,629]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:49,013]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	Report mapping result:
		klut_size()     :3105
		klut.num_gates():2887
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :1093
		LUT fanins:4	 numbers :1744
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 12247040 bytes

[2021-10-26 14:12:49,013]mapper_test.py:224:[INFO]: area: 2887 level: 15
[2021-10-29 16:09:53,314]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-10-29 16:09:53,315]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:53,315]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:53,585]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35700736 bytes

[2021-10-29 16:09:53,604]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-10-29 16:09:53,604]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:53,995]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	Report mapping result:
		klut_size()     :4075
		klut.num_gates():3857
		max delay       :15
		max area        :3826
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :1432
		LUT fanins:4	 numbers :2325
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
Peak memory: 12177408 bytes

[2021-10-29 16:09:53,995]mapper_test.py:224:[INFO]: area: 3857 level: 15
[2021-11-03 09:51:29,178]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-03 09:51:29,178]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:29,179]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:29,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35528704 bytes

[2021-11-03 09:51:29,516]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-03 09:51:29,516]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:30,264]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	Report mapping result:
		klut_size()     :4075
		klut.num_gates():3857
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :1432
		LUT fanins:4	 numbers :2325
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig_output.v
	Peak memory: 13688832 bytes

[2021-11-03 09:51:30,265]mapper_test.py:226:[INFO]: area: 3857 level: 15
[2021-11-03 10:03:37,176]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-03 10:03:37,177]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:37,177]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:37,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35803136 bytes

[2021-11-03 10:03:37,465]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-03 10:03:37,465]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:38,324]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	Report mapping result:
		klut_size()     :4223
		klut.num_gates():4005
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :98
		LUT fanins:3	 numbers :883
		LUT fanins:4	 numbers :3023
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig_output.v
	Peak memory: 14000128 bytes

[2021-11-03 10:03:38,324]mapper_test.py:226:[INFO]: area: 4005 level: 15
[2021-11-03 13:43:36,682]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-03 13:43:36,683]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:36,683]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:36,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35553280 bytes

[2021-11-03 13:43:36,973]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-03 13:43:36,973]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:37,785]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	Report mapping result:
		klut_size()     :4223
		klut.num_gates():4005
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :98
		LUT fanins:3	 numbers :883
		LUT fanins:4	 numbers :3023
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig_output.v
	Peak memory: 13963264 bytes

[2021-11-03 13:43:37,786]mapper_test.py:226:[INFO]: area: 4005 level: 15
[2021-11-03 13:49:52,496]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-03 13:49:52,496]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:52,496]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:52,768]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35704832 bytes

[2021-11-03 13:49:52,786]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-03 13:49:52,786]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:53,605]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	Report mapping result:
		klut_size()     :4223
		klut.num_gates():4005
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :98
		LUT fanins:3	 numbers :883
		LUT fanins:4	 numbers :3023
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig_output.v
	Peak memory: 13783040 bytes

[2021-11-03 13:49:53,605]mapper_test.py:226:[INFO]: area: 4005 level: 15
[2021-11-04 15:56:46,259]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-04 15:56:46,260]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:46,260]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:46,538]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35942400 bytes

[2021-11-04 15:56:46,556]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-04 15:56:46,557]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:47,401]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	Report mapping result:
		klut_size()     :3138
		klut.num_gates():2920
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :585
		LUT fanins:4	 numbers :2266
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig_output.v
	Peak memory: 13774848 bytes

[2021-11-04 15:56:47,401]mapper_test.py:226:[INFO]: area: 2920 level: 15
[2021-11-16 12:27:56,762]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-16 12:27:56,763]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:56,763]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:57,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35885056 bytes

[2021-11-16 12:27:57,050]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-16 12:27:57,050]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:57,483]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
Mapping time: 0.138193 secs
	Report mapping result:
		klut_size()     :3138
		klut.num_gates():2920
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :585
		LUT fanins:4	 numbers :2266
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
	Peak memory: 12025856 bytes

[2021-11-16 12:27:57,484]mapper_test.py:228:[INFO]: area: 2920 level: 15
[2021-11-16 14:16:53,278]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-16 14:16:53,279]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:53,279]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:53,556]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35647488 bytes

[2021-11-16 14:16:53,571]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-16 14:16:53,571]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:54,020]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
Mapping time: 0.140053 secs
	Report mapping result:
		klut_size()     :3138
		klut.num_gates():2920
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :585
		LUT fanins:4	 numbers :2266
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
	Peak memory: 12013568 bytes

[2021-11-16 14:16:54,021]mapper_test.py:228:[INFO]: area: 2920 level: 15
[2021-11-16 14:23:13,239]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-16 14:23:13,240]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:13,240]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:13,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35688448 bytes

[2021-11-16 14:23:13,573]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-16 14:23:13,573]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:14,016]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
Mapping time: 0.14 secs
	Report mapping result:
		klut_size()     :3138
		klut.num_gates():2920
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :585
		LUT fanins:4	 numbers :2266
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
	Peak memory: 11993088 bytes

[2021-11-16 14:23:14,016]mapper_test.py:228:[INFO]: area: 2920 level: 15
[2021-11-17 16:35:53,464]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-17 16:35:53,465]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:53,465]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:53,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35647488 bytes

[2021-11-17 16:35:53,756]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-17 16:35:53,756]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:54,191]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
Mapping time: 0.138391 secs
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
	Peak memory: 12353536 bytes

[2021-11-17 16:35:54,192]mapper_test.py:228:[INFO]: area: 2982 level: 15
[2021-11-18 10:18:25,120]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-18 10:18:25,120]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:25,121]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:25,391]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35696640 bytes

[2021-11-18 10:18:25,409]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-18 10:18:25,409]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:25,975]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
Mapping time: 0.223927 secs
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2982
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
	Peak memory: 13762560 bytes

[2021-11-18 10:18:25,975]mapper_test.py:228:[INFO]: area: 2982 level: 15
[2021-11-23 16:11:15,759]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-23 16:11:15,760]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:15,760]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:16,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 36126720 bytes

[2021-11-23 16:11:16,052]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-23 16:11:16,052]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:16,579]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
Mapping time: 0.224038 secs
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2982
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
	Peak memory: 13602816 bytes

[2021-11-23 16:11:16,580]mapper_test.py:228:[INFO]: area: 2982 level: 15
[2021-11-23 16:42:13,839]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-23 16:42:13,840]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:13,840]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:14,171]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35708928 bytes

[2021-11-23 16:42:14,189]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-23 16:42:14,189]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:14,717]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
Mapping time: 0.224012 secs
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2982
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
	Peak memory: 14000128 bytes

[2021-11-23 16:42:14,717]mapper_test.py:228:[INFO]: area: 2982 level: 15
[2021-11-24 11:38:39,294]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-24 11:38:39,294]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:39,294]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:39,565]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35672064 bytes

[2021-11-24 11:38:39,584]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-24 11:38:39,584]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:39,887]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
Mapping time: 0.005649 secs
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
	Peak memory: 12025856 bytes

[2021-11-24 11:38:39,887]mapper_test.py:228:[INFO]: area: 2982 level: 15
[2021-11-24 12:01:53,620]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-24 12:01:53,621]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:53,621]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:53,894]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35627008 bytes

[2021-11-24 12:01:53,910]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-24 12:01:53,910]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:54,214]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
Mapping time: 0.005639 secs
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
	Peak memory: 12124160 bytes

[2021-11-24 12:01:54,215]mapper_test.py:228:[INFO]: area: 2982 level: 15
[2021-11-24 12:05:33,456]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-24 12:05:33,457]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:33,457]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:33,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35958784 bytes

[2021-11-24 12:05:33,741]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-24 12:05:33,741]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:34,171]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
Mapping time: 0.138669 secs
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
	Peak memory: 12201984 bytes

[2021-11-24 12:05:34,172]mapper_test.py:228:[INFO]: area: 2982 level: 15
[2021-11-24 12:11:14,869]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-24 12:11:14,870]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:14,870]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:15,140]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35708928 bytes

[2021-11-24 12:11:15,157]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-24 12:11:15,158]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:15,478]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
[i] total time =  0.04 secs
Mapping time: 0.04274 secs
	Report mapping result:
		klut_size()     :2271
		klut.num_gates():2053
		max delay       :27
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :293
		LUT fanins:3	 numbers :378
		LUT fanins:4	 numbers :1381
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
	Peak memory: 23801856 bytes

[2021-11-24 12:11:15,479]mapper_test.py:228:[INFO]: area: 2053 level: 27
[2021-11-24 12:57:31,979]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-24 12:57:31,980]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:31,980]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:32,252]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35827712 bytes

[2021-11-24 12:57:32,269]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-24 12:57:32,269]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:32,703]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
Mapping time: 0.138182 secs
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
	Peak memory: 12132352 bytes

[2021-11-24 12:57:32,704]mapper_test.py:228:[INFO]: area: 2982 level: 15
[2021-11-24 13:08:28,493]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-24 13:08:28,494]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:08:28,494]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:08:28,816]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35606528 bytes

[2021-11-24 13:08:28,831]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-24 13:08:28,831]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:08:33,876]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
Mapping time: 0.137368 secs
Mapping time: 0.226694 secs
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
	Peak memory: 23117824 bytes

[2021-11-24 13:08:33,876]mapper_test.py:228:[INFO]: area: 2982 level: 15
[2021-11-24 13:31:33,849]mapper_test.py:79:[INFO]: run case "b14_comb"
[2021-11-24 13:31:33,850]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:31:33,850]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:31:34,172]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5351.  Ch =     0.  Total mem =    0.79 MB. Peak cut mem =    0.22 MB.
P:  Del =   15.00.  Ar =    2920.0.  Edge =     9604.  Cut =    44272.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2368.0.  Edge =     8583.  Cut =    40961.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2256.0.  Edge =     7753.  Cut =    43275.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2218.0.  Edge =     7679.  Cut =    43275.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2169.0.  Edge =     7584.  Cut =    30896.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2158.0.  Edge =     7559.  Cut =    30896.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2141.0.  Edge =     7286.  Cut =    31001.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    31001.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2137.0.  Edge =     7282.  Cut =    30873.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2136.0.  Edge =     7279.  Cut =    30873.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %
Peak memory: 35680256 bytes

[2021-11-24 13:31:34,189]mapper_test.py:160:[INFO]: area: 2137 level: 15
[2021-11-24 13:31:34,189]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:31:38,935]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
Mapping time: 0.005751 secs
Mapping time: 0.009786 secs
	Report mapping result:
		klut_size()     :3200
		klut.num_gates():2982
		max delay       :15
		max area        :2953
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :684
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1542
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v
	Peak memory: 23216128 bytes

[2021-11-24 13:31:38,936]mapper_test.py:228:[INFO]: area: 2982 level: 15
