// Seed: 1125126888
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  assign id_2 = (1);
  tri0 id_8 = 1 != 1;
  integer id_9 = id_2 == 1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    output tri1 id_2
    , id_15,
    input uwire id_3,
    output tri0 id_4,
    output uwire id_5,
    input uwire id_6,
    input wire id_7,
    input wand id_8,
    output supply1 id_9,
    output logic id_10,
    input supply1 id_11,
    input supply1 id_12,
    input wand id_13
);
  initial begin : LABEL_0
    id_10 <= $display;
    case (id_3 - id_8)
      default: id_15 = 1;
    endcase
  end
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_15,
      id_17,
      id_16,
      id_15
  );
  reg id_18, id_19;
  wire id_20;
  initial begin : LABEL_0
    id_19 <= id_19;
    id_19 <= id_19 * id_18;
    #1;
    id_18 = 1;
  end
endmodule
