// Seed: 2532509178
module module_0 ();
  reg   id_1;
  logic id_2 = 0 && id_2;
  initial begin
    id_1 <= 1'b0;
    id_1 <= id_1;
  end
endmodule
