<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633647926689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633647926702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 19:05:26 2021 " "Processing started: Thu Oct 07 19:05:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633647926702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647926702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647926703 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1633647927386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "E:/ECE550_Project1/Reg-file/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647939732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647939732 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "regfile regfile.v(7) " "Verilog Module Declaration warning at regfile.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"regfile\"" {  } { { "regfile.v" "" { Text "E:/ECE550_Project1/Reg-file/regfile.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647939736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/ECE550_Project1/Reg-file/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647939736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647939736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "E:/ECE550_Project1/Reg-file/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647939737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647939737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "E:/ECE550_Project1/Reg-file/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647939739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647939739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_imp.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_imp.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_imp " "Found entity 1: regfile_imp" {  } { { "regfile_imp.v" "" { Text "E:/ECE550_Project1/Reg-file/regfile_imp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647939741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647939741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2 " "Found entity 1: decoder_2" {  } { { "decoder_2.v" "" { Text "E:/ECE550_Project1/Reg-file/decoder_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647939742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647939742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3 " "Found entity 1: decoder_3" {  } { { "decoder_3.v" "" { Text "E:/ECE550_Project1/Reg-file/decoder_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647939744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647939744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5 " "Found entity 1: decoder_5" {  } { { "decoder_5.v" "" { Text "E:/ECE550_Project1/Reg-file/decoder_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647939745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647939745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647939747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647939747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633647939778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5 decoder_5:dWrite " "Elaborating entity \"decoder_5\" for hierarchy \"decoder_5:dWrite\"" {  } { { "regfile.v" "dWrite" { Text "E:/ECE550_Project1/Reg-file/regfile.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647939822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2 decoder_5:dWrite\|decoder_2:d2 " "Elaborating entity \"decoder_2\" for hierarchy \"decoder_5:dWrite\|decoder_2:d2\"" {  } { { "decoder_5.v" "d2" { Text "E:/ECE550_Project1/Reg-file/decoder_5.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647939822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3 decoder_5:dWrite\|decoder_3:d3 " "Elaborating entity \"decoder_3\" for hierarchy \"decoder_5:dWrite\|decoder_3:d3\"" {  } { { "decoder_5.v" "d3" { Text "E:/ECE550_Project1/Reg-file/decoder_5.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647939826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:reg0 " "Elaborating entity \"register\" for hierarchy \"register:reg0\"" {  } { { "regfile.v" "reg0" { Text "E:/ECE550_Project1/Reg-file/regfile.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647939827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref register:reg0\|dffe_ref:description\[0\].DFF1 " "Elaborating entity \"dffe_ref\" for hierarchy \"register:reg0\|dffe_ref:description\[0\].DFF1\"" {  } { { "register.v" "description\[0\].DFF1" { Text "E:/ECE550_Project1/Reg-file/register.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647939830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:read_out\[0\].T1 " "Elaborating entity \"tristate\" for hierarchy \"tristate:read_out\[0\].T1\"" {  } { { "regfile.v" "read_out\[0\].T1" { Text "E:/ECE550_Project1/Reg-file/regfile.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647940017 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[0\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[0\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[1\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[1\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[2\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[2\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[3\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[3\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[4\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[4\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[5\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[5\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[6\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[6\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[7\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[7\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[8\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[8\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[9\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[9\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[10\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[10\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[11\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[11\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[12\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[12\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[13\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[13\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[14\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[14\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[15\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[15\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[16\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[16\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[17\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[17\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[18\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[18\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[19\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[19\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[20\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[20\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[21\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[21\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[22\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[22\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[23\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[23\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[24\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[24\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[25\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[25\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[26\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[26\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[27\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[27\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[28\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[28\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[29\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[29\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[30\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[30\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[31\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[31\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[0\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[0\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[1\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[1\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[2\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[2\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[3\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[3\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[4\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[4\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[5\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[5\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[6\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[6\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[7\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[7\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[8\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[8\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[9\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[9\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[10\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[10\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[11\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[11\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[12\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[12\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[13\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[13\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[14\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[14\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[15\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[15\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[16\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[16\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[17\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[17\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[18\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[18\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[19\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[19\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[20\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[20\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[21\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[21\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[22\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[22\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[23\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[23\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[24\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[24\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[25\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[25\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[26\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[26\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[27\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[27\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[28\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[28\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[29\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[29\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[30\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[30\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[31\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[31\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647941838 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1633647941838 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633647941953 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633647943433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633647943935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647943935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2620 " "Implemented 2620 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633647944123 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633647944123 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2506 " "Implemented 2506 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633647944123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633647944123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633647944187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 19:05:44 2021 " "Processing ended: Thu Oct 07 19:05:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633647944187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633647944187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633647944187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647944187 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633616959872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633616959879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 10:29:19 2021 " "Processing started: Thu Oct 07 10:29:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633616959879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633616959879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633616959879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633616960173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633616960173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5 " "Found entity 1: decoder_5" {  } { { "decoder_5.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633616968494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633616968494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3 " "Found entity 1: decoder_3" {  } { { "decoder_3.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633616968499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633616968499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2 " "Found entity 1: decoder_2" {  } { { "decoder_2.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633616968501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633616968501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633616968504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633616968504 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "regfile regfile.v(7) " "Verilog Module Declaration warning at regfile.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"regfile\"" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633616968507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633616968507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633616968507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633616968510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633616968510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633616968512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633616968512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_imp.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_imp.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_imp " "Found entity 1: regfile_imp" {  } { { "regfile_imp.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile_imp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633616968513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633616968513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633616968515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633616968515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633616968553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5 decoder_5:dWrite " "Elaborating entity \"decoder_5\" for hierarchy \"decoder_5:dWrite\"" {  } { { "regfile.v" "dWrite" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633616968567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2 decoder_5:dWrite\|decoder_2:d2 " "Elaborating entity \"decoder_2\" for hierarchy \"decoder_5:dWrite\|decoder_2:d2\"" {  } { { "decoder_5.v" "d2" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_5.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633616968568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3 decoder_5:dWrite\|decoder_3:d3 " "Elaborating entity \"decoder_3\" for hierarchy \"decoder_5:dWrite\|decoder_3:d3\"" {  } { { "decoder_5.v" "d3" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_5.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633616968570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:reg0 " "Elaborating entity \"register\" for hierarchy \"register:reg0\"" {  } { { "regfile.v" "reg0" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633616968572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref register:reg0\|dffe_ref:description\[0\].DFF1 " "Elaborating entity \"dffe_ref\" for hierarchy \"register:reg0\|dffe_ref:description\[0\].DFF1\"" {  } { { "register.v" "description\[0\].DFF1" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/register.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633616968573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:read_out\[0\].T1 " "Elaborating entity \"tristate\" for hierarchy \"tristate:read_out\[0\].T1\"" {  } { { "regfile.v" "read_out\[0\].T1" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633616968736 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1633616970374 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[0\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[0\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[1\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[1\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[2\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[2\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[3\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[3\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[4\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[4\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[5\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[5\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[6\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[6\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[7\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[7\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[8\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[8\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[9\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[9\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[10\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[10\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[11\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[11\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[12\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[12\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[13\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[13\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[14\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[14\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[15\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[15\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[16\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[16\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[17\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[17\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[18\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[18\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[19\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[19\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[20\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[20\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[21\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[21\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[22\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[22\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[23\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[23\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[24\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[24\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[25\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[25\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[26\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[26\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[27\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[27\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[28\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[28\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[29\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[29\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[30\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[30\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[31\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[31\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[0\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[0\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[1\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[1\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[2\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[2\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[3\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[3\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[4\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[4\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[5\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[5\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[6\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[6\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[7\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[7\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[8\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[8\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[9\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[9\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[10\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[10\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[11\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[11\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[12\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[12\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[13\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[13\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[14\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[14\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[15\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[15\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[16\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[16\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[17\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[17\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[18\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[18\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[19\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[19\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[20\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[20\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[21\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[21\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[22\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[22\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[23\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[23\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[24\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[24\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[25\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[25\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[26\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[26\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[27\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[27\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[28\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[28\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[29\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[29\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[30\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[30\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[31\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[31\]~synth\"" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633616971850 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1633616971850 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633616971972 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633616973445 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633616973772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633616973772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2620 " "Implemented 2620 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633616973962 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633616973962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2506 " "Implemented 2506 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633616973962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633616973962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633616974012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 10:29:34 2021 " "Processing ended: Thu Oct 07 10:29:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633616974012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633616974012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633616974012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633616974012 ""}
>>>>>>> f7ff96b18fc0a81580d59c30d29958413a48dc26
