CPU scheduling
Multi-level Feedback Queues
SJF
multilevel scheduling
Multilevel Feedback Scheduling
MFS
exponential averaging
Memory management
memory hierarchy
Cache
L1 cache
L2 cache
L3 cache
SRAM
Main memory
DRAM
Disk
Memory manager
memory partitions
I/O wait
multiprogramming
Embedded Systems
Fixed memory partitions
base and limit registers
base register
limit register
Logical address
Physical address
Memory Management Unit
MMU
virtual addresses
Address Translation
virtual memory
VM
paging
page tables
virtual page number
physical page number
page table entry
PTE
Valid bit
Referenced bit
Dirty bit
protection information
page frame number
Page table base register
PTBR
Page table length register
PTLR
translation lookaside buffer
TLB