Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Altera\projects\A5_st_mm_tpu_2\global_clk_1.qsys --block-symbol-file --output-directory=D:\Altera\projects\A5_st_mm_tpu_2\global_clk_1 --family="Arria V" --part=5AGXFB3H4F35C4
Progress: Loading A5_st_mm_tpu_2/global_clk_1.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: global_clk_1.altclkctrl_0: Targeting device family: Arria V.
: global_clk_1.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: global_clk_1.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Altera\projects\A5_st_mm_tpu_2\global_clk_1.qsys --synthesis=VERILOG --output-directory=D:\Altera\projects\A5_st_mm_tpu_2\global_clk_1\synthesis --family="Arria V" --part=5AGXFB3H4F35C4
Progress: Loading A5_st_mm_tpu_2/global_clk_1.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: global_clk_1.altclkctrl_0: Targeting device family: Arria V.
: global_clk_1.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: global_clk_1.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: global_clk_1: Generating global_clk_1 "global_clk_1" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity global_clk_1_altclkctrl_0.
Info: altclkctrl_0: "global_clk_1" instantiated altclkctrl "altclkctrl_0"
Info: global_clk_1: Done "global_clk_1" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
