[% IF upm_variables.CFG_18A == 0 %]
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_divider2.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_and.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_buf.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_and.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_and_en.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_buf.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_divider2_rstb.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_ffb.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_ffb_rstb.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_gate_and.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_gate_or.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_gate_te.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_gate_te_rstb.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_inv.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_mux_2to1.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_nand.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_nand_en.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_nor.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_nor_en.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_or.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_clk_or_en.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_doublesync.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_doublesync_rst.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_doublesync_rstb.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_doublesync_set.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_doublesync_setb.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_inv.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_latch.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_latch_p.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_mux_2to1.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_nand.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_nor.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_or.sv
/p/hdk/cad/stdcells/lib782_i0m_180h_50pp/pdk013_r5v1p0_ev2/ctech/source/v/ctech_lib_xor.sv
[% END %]
[% IF upm_variables.CFG_18A == 1 %]
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_divider2.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_and.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_buf.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_and.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_and_en.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_buf.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_divider2_rstb.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_ffb.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_ffb_rstb.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_gate_and.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_gate_or.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_gate_te.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_gate_te_rstb.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_inv.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_mux_2to1.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_nand.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_nand_en.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_nor.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_nor_en.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_or.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_clk_or_en.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_doublesync.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_doublesync_rst.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_doublesync_rstb.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_doublesync_set.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_doublesync_setb.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_inv.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_latch.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_latch_p.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_mux_2to1.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_nand.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_nor.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_or.sv
/p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v/ctech_lib_xor.sv
[% END %]



















