   1              	# 0 "./support/startup_stm32f100xb.s"
   2              	# 1 "C:\\Users\\eogha\\OneDrive\\Desktop\\CollegeShite\\VS_Code\\CSU11021\\2910-exam//"
   0              	
   0              	
   0              	
   1              	/**
   2              	  *************** (C) COPYRIGHT 2017 STMicroelectronics ************************
   3              	  * @file      startup_stm32f100xb.s
   4              	  * @author    MCD Application Team
   5              	  * @brief     STM32F100xB Devices vector table for Atollic toolchain.
   6              	  *            This module performs:
   7              	  *                - Set the initial SP
   8              	  *                - Set the initial PC == Reset_Handler,
   9              	  *                - Set the vector table entries with the exceptions ISR address
  10              	  *                - Configure the clock system   
  11              	  *                - Branches to main in the C library (which eventually
  12              	  *                  calls main()).
  13              	  *            After Reset the Cortex-M3 processor is in Thread mode,
  14              	  *            priority is Privileged, and the Stack is set to Main.
  15              	  ******************************************************************************
  16              	  * @attention
  17              	  *
  18              	  * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  19              	  * All rights reserved.</center></h2>
  20              	  *
  21              	  * This software component is licensed by ST under BSD 3-Clause license,
  22              	  * the "License"; You may not use this file except in compliance with the
  23              	  * License. You may obtain a copy of the License at:
  24              	  *                        opensource.org/licenses/BSD-3-Clause
  25              	  *
  26              	  ******************************************************************************
  27              	  */
  28              	
  29              	  .syntax unified
  30              	  .cpu cortex-m3
  31              	  .fpu softvfp
  32              	  .thumb
  33              	
  34              	  .equ  BootRAM, 0xF108F85F
  35              	
  36              	  .section  .text
  37              	
  38              	  .weak  Reset_Handler
  40              	Reset_Handler:
  41 0000 00F008F8 	  bl    Init_Mem
  42 0004 00F01EF8 	  bl    Init_Reg 
  43 0008 FFF7FEFF 	  bl    Init_Test
  44 000c FFF7FEFF 	  bl    Main
  45              	Eval_Test:
  46 0010 00BF     	  NOP                             @ Do nothing ... forever
  47 0012 FDE7     	  b     Eval_Test
  49              	
  50              	
  51              	
  53              	Init_Mem:
  54 0014 F0B4     	  PUSH    {R4-R7}
  55              	
  56 0016 194C     	  LDR     R4, =_load_address      @ LMA load address (see linker script)
  57 0018 194D     	  LDR     R5, =_sdata             @ RAM data start
  58              	
  59 001a AC42     	  CMP     R4, R5                  @ Just in case LMA==VMA
  60 001c 07D0     	  BEQ     .LeIfInitData
  61              	
  62              	  @ Initialise Data from ROM
  63              	
  64 001e 194E     	  LDR     R6, =_edata
  65              	.LwhInitData:
  66 0020 B542     	  CMP     R5, R6
  67 0022 04D2     	  BHS     .LeWhInitData
  68 0024 54F8047B 	  LDR     R7, [R4], #4
  69 0028 45F8047B 	  STR     R7, [R5], #4
  70 002c F8E7     	  B       .LwhInitData
  71              	.LeWhInitData:
  72              	.LeIfInitData:
  73              	
  74              	  @ Initialise BSS to zero
  75              	
  76 002e 164D     	  LDR     R5, =_sbss
  77 0030 164E     	  LDR     R6, =_ebss
  78 0032 4FF00007 	  LDR     R7, =0
  79              	.LwhInitBss:
  80 0036 B542     	  CMP     R5, R6
  81 0038 02D2     	  BHS     .LeWhInitBss
  82 003a 45F8047B 	  STR     R7, [R5], #4
  83 003e FAE7     	  B       .LwhInitBss
  84              	.LeWhInitBss:
  85              	
  86 0040 90BC     	  POP     {R4, R7}
  87 0042 7047     	  BX      LR
  89              	
  90              	
  92              	Init_Reg:
  93              	
  94 0044 4FF00000 	  MOV     R0, #0
  95 0048 4FF00001 	  MOV     R1, #0
  96 004c 4FF00002 	  MOV     R2, #0
  97 0050 4FF00003 	  MOV     R3, #0
  98 0054 4FF00004 	  MOV     R4, #0
  99 0058 4FF00005 	  MOV     R5, #0
 100 005c 4FF00006 	  MOV     R6, #0
 101 0060 4FF00007 	  MOV     R7, #0
 102 0064 4FF00008 	  MOV     R8, #0
 103 0068 4FF00009 	  MOV     R9, #0
 104 006c 4FF0000A 	  MOV     R10, #0
 105 0070 4FF0000B 	  MOV     R11, #0
 106 0074 4FF0000C 	  MOV     R12, #0
 107              	
 108 0078 7047     	  BX      LR
 110              	
 111              	
 112              	
 113              	  .weak     Init_Test
 115              	Init_Test:
 116 007a 7047     	  bx    lr
 118              	
 119              	
 120              	/**
 121              	 * @brief  This is the code that gets called when the processor receives an
 122              	 *         unexpected interrupt.  This simply enters an infinite loop, preserving
 123              	 *         the system state for examination by a debugger.
 124              	 *
 125              	 * @param  None
 126              	 * @retval : None
 127              	*/
 128              	  .weak     Default_Handler
 130              	  .section .text.Default_Handler,"ax",%progbits
 131              	Default_Handler:
 132              	Infinite_Loop:
 133 0000 FEE7     	  b Infinite_Loop
 135              	
 136              	
 137              	/******************************************************************************
 138              	*
 139              	* The minimal vector table for a Cortex M3.  Note that the proper constructs
 140              	* must be placed on this to ensure that it ends up at physical address
 141              	* 0x0000.0000.
 142              	*
 143              	******************************************************************************/
 144              	  .section .isr_vector,"a",%progbits
 147              	
 148              	
 149              	g_pfnVectors:
 150 0000 00000000 	  .word _estack
 151 0004 00000000 	  .word Reset_Handler
 152 0008 00000000 	  .word NMI_Handler
 153 000c 00000000 	  .word HardFault_Handler
 154 0010 00000000 	  .word MemManage_Handler
 155 0014 00000000 	  .word BusFault_Handler
 156 0018 00000000 	  .word UsageFault_Handler
 157 001c 00000000 	  .word 0
 158 0020 00000000 	  .word 0
 159 0024 00000000 	  .word 0
 160 0028 00000000 	  .word 0
 161 002c 00000000 	  .word SVC_Handler
 162 0030 00000000 	  .word DebugMon_Handler
 163 0034 00000000 	  .word 0
 164 0038 00000000 	  .word PendSV_Handler
 165 003c 00000000 	  .word SysTick_Handler
 166 0040 00000000 	  .word WWDG_IRQHandler
 167 0044 00000000 	  .word PVD_IRQHandler
 168 0048 00000000 	  .word TAMPER_IRQHandler
 169 004c 00000000 	  .word RTC_IRQHandler
 170 0050 00000000 	  .word FLASH_IRQHandler
 171 0054 00000000 	  .word RCC_IRQHandler
 172 0058 00000000 	  .word EXTI0_IRQHandler
 173 005c 00000000 	  .word EXTI1_IRQHandler
 174 0060 00000000 	  .word EXTI2_IRQHandler
 175 0064 00000000 	  .word EXTI3_IRQHandler
 176 0068 00000000 	  .word EXTI4_IRQHandler
 177 006c 00000000 	  .word DMA1_Channel1_IRQHandler
 178 0070 00000000 	  .word DMA1_Channel2_IRQHandler
 179 0074 00000000 	  .word DMA1_Channel3_IRQHandler
 180 0078 00000000 	  .word DMA1_Channel4_IRQHandler
 181 007c 00000000 	  .word DMA1_Channel5_IRQHandler
 182 0080 00000000 	  .word DMA1_Channel6_IRQHandler
 183 0084 00000000 	  .word DMA1_Channel7_IRQHandler
 184 0088 00000000 	  .word ADC1_IRQHandler
 185 008c 00000000 	  .word 0
 186 0090 00000000 	  .word 0
 187 0094 00000000 	  .word 0
 188 0098 00000000 	  .word 0
 189 009c 00000000 	  .word EXTI9_5_IRQHandler
 190 00a0 00000000 	  .word TIM1_BRK_TIM15_IRQHandler
 191 00a4 00000000 	  .word TIM1_UP_TIM16_IRQHandler
 192 00a8 00000000 	  .word TIM1_TRG_COM_TIM17_IRQHandler
 193 00ac 00000000 	  .word TIM1_CC_IRQHandler
 194 00b0 00000000 	  .word TIM2_IRQHandler
 195 00b4 00000000 	  .word TIM3_IRQHandler
 196 00b8 00000000 	  .word TIM4_IRQHandler
 197 00bc 00000000 	  .word I2C1_EV_IRQHandler
 198 00c0 00000000 	  .word I2C1_ER_IRQHandler
 199 00c4 00000000 	  .word I2C2_EV_IRQHandler
 200 00c8 00000000 	  .word I2C2_ER_IRQHandler
 201 00cc 00000000 	  .word SPI1_IRQHandler
 202 00d0 00000000 	  .word SPI2_IRQHandler
 203 00d4 00000000 	  .word USART1_IRQHandler
 204 00d8 00000000 	  .word USART2_IRQHandler
 205 00dc 00000000 	  .word USART3_IRQHandler
 206 00e0 00000000 	  .word EXTI15_10_IRQHandler
 207 00e4 00000000 	  .word RTC_Alarm_IRQHandler
 208 00e8 00000000 	  .word CEC_IRQHandler
 209 00ec 00000000 	  .word 0
 210 00f0 00000000 	  .word 0
 211 00f4 00000000 	  .word 0
 212 00f8 00000000 	  .word 0
 213 00fc 00000000 	  .word 0
 214 0100 00000000 	  .word 0
 215 0104 00000000 	  .word 0
 216 0108 00000000 	  .word 0
 217 010c 00000000 	  .word 0
 218 0110 00000000 	  .word 0
 219 0114 00000000 	  .word 0
 220 0118 00000000 	  .word TIM6_DAC_IRQHandler
 221 011c 00000000 	  .word TIM7_IRQHandler  
 222 0120 00000000 	  .word 0
 223 0124 00000000 	  .word 0
 224 0128 00000000 	  .word 0
 225 012c 00000000 	  .word 0
 226 0130 00000000 	  .word 0
 227 0134 00000000 	  .word 0
 228 0138 00000000 	  .word 0
 229 013c 00000000 	  .word 0
 230 0140 00000000 	  .word 0
 231 0144 00000000 	  .word 0
 232 0148 00000000 	  .word 0
 233 014c 00000000 	  .word 0
 234 0150 00000000 	  .word 0
 235 0154 00000000 	  .word 0
 236 0158 00000000 	  .word 0
 237 015c 00000000 	  .word 0
 238 0160 00000000 	  .word 0
 239 0164 00000000 	  .word 0
 240 0168 00000000 	  .word 0
 241 016c 00000000 	  .word 0
 242 0170 00000000 	  .word 0
 243 0174 00000000 	  .word 0
 244 0178 00000000 	  .word 0
 245 017c 00000000 	  .word 0
 246 0180 00000000 	  .word 0
 247 0184 00000000 	  .word 0
 248 0188 00000000 	  .word 0
 249 018c 00000000 	  .word 0
 250 0190 00000000 	  .word 0
 251 0194 00000000 	  .word 0
 252 0198 00000000 	  .word 0
 253 019c 00000000 	  .word 0
 254 01a0 00000000 	  .word 0
 255 01a4 00000000 	  .word 0
 256 01a8 00000000 	  .word 0
 257 01ac 00000000 	  .word 0
 258 01b0 00000000 	  .word 0
 259 01b4 00000000 	  .word 0
 260 01b8 00000000 	  .word 0
 261 01bc 00000000 	  .word 0
 262 01c0 00000000 	  .word 0
 263 01c4 00000000 	  .word 0
 264 01c8 00000000 	  .word 0
 265 01cc 5FF808F1 	  .word BootRAM          /* @0x01CC. This is for boot in RAM mode for 
 266              	                            STM32F10xB Value Line devices. */
 267              	
 268              	/*******************************************************************************
 269              	*
 270              	* Provide weak aliases for each Exception handler to the Default_Handler.
 271              	* As they are weak aliases, any function with the same name will override
 272              	* this definition.
 273              	*
 274              	*******************************************************************************/
 275              	
 276              	    
 277              	  .weak  NMI_Handler
 278              	  .thumb_set NMI_Handler,Default_Handler
 279              	  
 280              	  .weak  HardFault_Handler
 281              	  .thumb_set HardFault_Handler,Default_Handler
 282              	  
 283              	  .weak  MemManage_Handler
 284              	  .thumb_set MemManage_Handler,Default_Handler
 285              	  
 286              	  .weak  BusFault_Handler
 287              	  .thumb_set BusFault_Handler,Default_Handler
 288              	
 289              	  .weak  UsageFault_Handler
 290              	  .thumb_set UsageFault_Handler,Default_Handler
 291              	
 292              	  .weak  SVC_Handler
 293              	  .thumb_set SVC_Handler,Default_Handler
 294              	
 295              	  .weak  DebugMon_Handler
 296              	  .thumb_set DebugMon_Handler,Default_Handler
 297              	
 298              	  .weak  PendSV_Handler
 299              	  .thumb_set PendSV_Handler,Default_Handler
 300              	
 301              	  .weak  SysTick_Handler
 302              	  .thumb_set SysTick_Handler,Default_Handler
 303              	
 304              	  .weak  WWDG_IRQHandler
 305              	  .thumb_set WWDG_IRQHandler,Default_Handler
 306              	
 307              	  .weak  PVD_IRQHandler
 308              	  .thumb_set PVD_IRQHandler,Default_Handler
 309              	
 310              	  .weak  TAMPER_IRQHandler
 311              	  .thumb_set TAMPER_IRQHandler,Default_Handler
 312              	
 313              	  .weak  RTC_IRQHandler
 314              	  .thumb_set RTC_IRQHandler,Default_Handler
 315              	
 316              	  .weak  FLASH_IRQHandler
 317              	  .thumb_set FLASH_IRQHandler,Default_Handler
 318              	
 319              	  .weak  RCC_IRQHandler
 320              	  .thumb_set RCC_IRQHandler,Default_Handler
 321              	
 322              	  .weak  EXTI0_IRQHandler
 323              	  .thumb_set EXTI0_IRQHandler,Default_Handler
 324              	
 325              	  .weak  EXTI1_IRQHandler
 326              	  .thumb_set EXTI1_IRQHandler,Default_Handler
 327              	
 328              	  .weak  EXTI2_IRQHandler
 329              	  .thumb_set EXTI2_IRQHandler,Default_Handler
 330              	
 331              	  .weak  EXTI3_IRQHandler
 332              	  .thumb_set EXTI3_IRQHandler,Default_Handler
 333              	
 334              	  .weak  EXTI4_IRQHandler
 335              	  .thumb_set EXTI4_IRQHandler,Default_Handler
 336              	
 337              	  .weak  DMA1_Channel1_IRQHandler
 338              	  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
 339              	
 340              	  .weak  DMA1_Channel2_IRQHandler
 341              	  .thumb_set DMA1_Channel2_IRQHandler,Default_Handler
 342              	
 343              	  .weak  DMA1_Channel3_IRQHandler
 344              	  .thumb_set DMA1_Channel3_IRQHandler,Default_Handler
 345              	
 346              	  .weak  DMA1_Channel4_IRQHandler
 347              	  .thumb_set DMA1_Channel4_IRQHandler,Default_Handler
 348              	
 349              	  .weak  DMA1_Channel5_IRQHandler
 350              	  .thumb_set DMA1_Channel5_IRQHandler,Default_Handler
 351              	
 352              	  .weak  DMA1_Channel6_IRQHandler
 353              	  .thumb_set DMA1_Channel6_IRQHandler,Default_Handler
 354              	
 355              	  .weak  DMA1_Channel7_IRQHandler
 356              	  .thumb_set DMA1_Channel7_IRQHandler,Default_Handler
 357              	
 358              	  .weak  ADC1_IRQHandler
 359              	  .thumb_set ADC1_IRQHandler,Default_Handler
 360              	
 361              	  .weak  EXTI9_5_IRQHandler
 362              	  .thumb_set EXTI9_5_IRQHandler,Default_Handler
 363              	
 364              	  .weak  TIM1_BRK_TIM15_IRQHandler
 365              	  .thumb_set TIM1_BRK_TIM15_IRQHandler,Default_Handler
 366              	
 367              	  .weak  TIM1_UP_TIM16_IRQHandler
 368              	  .thumb_set TIM1_UP_TIM16_IRQHandler,Default_Handler
 369              	
 370              	  .weak  TIM1_TRG_COM_TIM17_IRQHandler
 371              	  .thumb_set TIM1_TRG_COM_TIM17_IRQHandler,Default_Handler
 372              	
 373              	  .weak  TIM1_CC_IRQHandler
 374              	  .thumb_set TIM1_CC_IRQHandler,Default_Handler
 375              	
 376              	  .weak  TIM2_IRQHandler
 377              	  .thumb_set TIM2_IRQHandler,Default_Handler
 378              	  
 379              	  .weak  TIM3_IRQHandler
 380              	  .thumb_set TIM3_IRQHandler,Default_Handler
 381              	
 382              	  .weak  TIM4_IRQHandler
 383              	  .thumb_set TIM4_IRQHandler,Default_Handler
 384              	
 385              	  .weak  I2C1_EV_IRQHandler
 386              	  .thumb_set I2C1_EV_IRQHandler,Default_Handler
 387              	
 388              	  .weak  I2C1_ER_IRQHandler
 389              	  .thumb_set I2C1_ER_IRQHandler,Default_Handler
 390              	  
 391              	  .weak  I2C2_EV_IRQHandler
 392              	  .thumb_set I2C1_EV_IRQHandler,Default_Handler
 393              	
 394              	  .weak  I2C2_ER_IRQHandler
 395              	  .thumb_set I2C1_ER_IRQHandler,Default_Handler
 396              	
 397              	  .weak  SPI1_IRQHandler
 398              	  .thumb_set SPI1_IRQHandler,Default_Handler
 399              	  
 400              	  .weak  SPI1_IRQHandler
 401              	  .thumb_set SPI2_IRQHandler,Default_Handler
 402              	
 403              	  .weak  USART1_IRQHandler
 404              	  .thumb_set USART1_IRQHandler,Default_Handler
 405              	
 406              	  .weak  USART2_IRQHandler
 407              	  .thumb_set USART2_IRQHandler,Default_Handler
 408              	  
 409              	  .weak  USART3_IRQHandler
 410              	  .thumb_set USART3_IRQHandler,Default_Handler
 411              	
 412              	  .weak  EXTI15_10_IRQHandler
 413              	  .thumb_set EXTI15_10_IRQHandler,Default_Handler
 414              	
 415              	  .weak  RTC_Alarm_IRQHandler
 416              	  .thumb_set RTC_Alarm_IRQHandler,Default_Handler
 417              	
 418              	  .weak  CEC_IRQHandler
 419              	  .thumb_set CEC_IRQHandler,Default_Handler
 420              	
 421              	  .weak  TIM6_DAC_IRQHandler
 422              	  .thumb_set TIM6_DAC_IRQHandler,Default_Handler
 423              	
 424              	  .weak  TIM7_IRQHandler
 425              	  .thumb_set TIM7_IRQHandler,Default_Handler  
DEFINED SYMBOLS
./support/startup_stm32f100xb.s:34     *ABS*:00000000f108f85f BootRAM
./support/startup_stm32f100xb.s:40     .text:0000000000000000 Reset_Handler
./support/startup_stm32f100xb.s:53     .text:0000000000000014 Init_Mem
./support/startup_stm32f100xb.s:41     .text:0000000000000000 $t
./support/startup_stm32f100xb.s:92     .text:0000000000000044 Init_Reg
./support/startup_stm32f100xb.s:115    .text:000000000000007a Init_Test
./support/startup_stm32f100xb.s:45     .text:0000000000000010 Eval_Test
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 Default_Handler
./support/startup_stm32f100xb.s:132    .text.Default_Handler:0000000000000000 Infinite_Loop
./support/startup_stm32f100xb.s:133    .text.Default_Handler:0000000000000000 $t
./support/startup_stm32f100xb.s:149    .isr_vector:0000000000000000 g_pfnVectors
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 NMI_Handler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 HardFault_Handler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 MemManage_Handler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 BusFault_Handler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 UsageFault_Handler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 SVC_Handler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 DebugMon_Handler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 PendSV_Handler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 SysTick_Handler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 WWDG_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 PVD_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 TAMPER_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 RTC_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 FLASH_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 RCC_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 EXTI0_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 EXTI1_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 EXTI2_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 EXTI3_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 EXTI4_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 DMA1_Channel1_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 DMA1_Channel2_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 DMA1_Channel3_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 DMA1_Channel4_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 DMA1_Channel5_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 DMA1_Channel6_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 DMA1_Channel7_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 ADC1_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 EXTI9_5_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 TIM1_BRK_TIM15_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 TIM1_UP_TIM16_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 TIM1_TRG_COM_TIM17_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 TIM1_CC_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 TIM2_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 TIM3_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 TIM4_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 I2C1_EV_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 I2C1_ER_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 SPI1_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 SPI2_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 USART1_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 USART2_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 USART3_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 EXTI15_10_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 RTC_Alarm_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 CEC_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 TIM6_DAC_IRQHandler
./support/startup_stm32f100xb.s:131    .text.Default_Handler:0000000000000000 TIM7_IRQHandler
./support/startup_stm32f100xb.s:425    .text:000000000000007c $d

UNDEFINED SYMBOLS
Main
_load_address
_sdata
_edata
_sbss
_ebss
_estack
I2C2_EV_IRQHandler
I2C2_ER_IRQHandler
