<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Sep 22 20:14:48 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     GCD
Constraint file: GCD_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk500 [get_nets clk_c]
            930 items scored, 930 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.434ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \d1/r2/rnout__i0  (from clk_c +)
   Destination:    FD1S3IX    D              \c1/cState__i1  (to clk_c +)

   Delay:                   8.609ns  (31.5% logic, 68.5% route), 21 logic levels.

 Constraint Details:

      8.609ns data_path \d1/r2/rnout__i0 to \c1/cState__i1 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.434ns

 Path Details: \d1/r2/rnout__i0 to \c1/cState__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \d1/r2/rnout__i0 (from clk_c)
Route         2   e 1.258                                  tb[0]
A1_TO_FCO   ---     0.329           B[2] to COUT           _add_1_add_4_2
Route         1   e 0.020                                  n299
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_4
Route         1   e 0.020                                  n300
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_6
Route         1   e 0.020                                  n301
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_8
Route         1   e 0.020                                  n302
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_10
Route         1   e 0.020                                  n303
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_12
Route         1   e 0.020                                  n304
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_14
Route         1   e 0.020                                  n305
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_16
Route         1   e 0.020                                  n306
FCI_TO_F    ---     0.322            CIN to S[2]           _add_1_add_4_18
Route         2   e 1.258                                  ts2[16]
A1_TO_FCO   ---     0.329           A[2] to COUT           _add_1_64_add_4_17
Route         1   e 0.020                                  n291
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_19
Route         1   e 0.020                                  n292
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_21
Route         1   e 0.020                                  n293
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_23
Route         1   e 0.020                                  n294
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_25
Route         1   e 0.020                                  n295
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_27
Route         1   e 0.020                                  n296
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_29
Route         1   e 0.020                                  n297
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_31
Route         1   e 0.020                                  n298
FCI_TO_F    ---     0.322            CIN to S[2]           _add_1_64_add_4_33
Route         1   e 1.020                                  cout
LUT4        ---     0.166              D to Z              \c1/cState_2__I_0_52_Mux_1_i3_4_lut
Route         1   e 1.020                                  \c1/n3
LUT4        ---     0.166              D to Z              \c1/cState_2__I_0_52_Mux_1_i7_3_lut_4_lut
Route         1   e 1.020                                  \c1/nState[1]
                  --------
                    8.609  (31.5% logic, 68.5% route), 21 logic levels.


Error:  The following path violates requirements by 3.434ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \d1/r2/rnout__i0  (from clk_c +)
   Destination:    FD1S3IX    D              \c1/cState__i1  (to clk_c +)

   Delay:                   8.609ns  (31.5% logic, 68.5% route), 21 logic levels.

 Constraint Details:

      8.609ns data_path \d1/r2/rnout__i0 to \c1/cState__i1 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.434ns

 Path Details: \d1/r2/rnout__i0 to \c1/cState__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \d1/r2/rnout__i0 (from clk_c)
Route         2   e 1.258                                  tb[0]
A1_TO_FCO   ---     0.329           B[2] to COUT           _add_1_add_4_2
Route         1   e 0.020                                  n299
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_4
Route         1   e 0.020                                  n300
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_6
Route         1   e 0.020                                  n301
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_8
Route         1   e 0.020                                  n302
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_10
Route         1   e 0.020                                  n303
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_12
Route         1   e 0.020                                  n304
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_14
Route         1   e 0.020                                  n305
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_16
Route         1   e 0.020                                  n306
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_18
Route         1   e 0.020                                  n307
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_20
Route         1   e 0.020                                  n308
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_22
Route         1   e 0.020                                  n309
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_24
Route         1   e 0.020                                  n310
FCI_TO_F    ---     0.322            CIN to S[2]           _add_1_add_4_26
Route         2   e 1.258                                  ts2[24]
A1_TO_FCO   ---     0.329           A[2] to COUT           _add_1_64_add_4_25
Route         1   e 0.020                                  n295
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_27
Route         1   e 0.020                                  n296
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_29
Route         1   e 0.020                                  n297
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_31
Route         1   e 0.020                                  n298
FCI_TO_F    ---     0.322            CIN to S[2]           _add_1_64_add_4_33
Route         1   e 1.020                                  cout
LUT4        ---     0.166              D to Z              \c1/cState_2__I_0_52_Mux_1_i3_4_lut
Route         1   e 1.020                                  \c1/n3
LUT4        ---     0.166              D to Z              \c1/cState_2__I_0_52_Mux_1_i7_3_lut_4_lut
Route         1   e 1.020                                  \c1/nState[1]
                  --------
                    8.609  (31.5% logic, 68.5% route), 21 logic levels.


Error:  The following path violates requirements by 3.434ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \d1/r2/rnout__i0  (from clk_c +)
   Destination:    FD1S3IX    D              \c1/cState__i1  (to clk_c +)

   Delay:                   8.609ns  (31.5% logic, 68.5% route), 21 logic levels.

 Constraint Details:

      8.609ns data_path \d1/r2/rnout__i0 to \c1/cState__i1 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.434ns

 Path Details: \d1/r2/rnout__i0 to \c1/cState__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \d1/r2/rnout__i0 (from clk_c)
Route         2   e 1.258                                  tb[0]
A1_TO_FCO   ---     0.329           B[2] to COUT           _add_1_add_4_2
Route         1   e 0.020                                  n299
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_4
Route         1   e 0.020                                  n300
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_6
Route         1   e 0.020                                  n301
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_8
Route         1   e 0.020                                  n302
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_10
Route         1   e 0.020                                  n303
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_12
Route         1   e 0.020                                  n304
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_14
Route         1   e 0.020                                  n305
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_16
Route         1   e 0.020                                  n306
FCI_TO_F    ---     0.322            CIN to S[2]           _add_1_add_4_18
Route         2   e 1.258                                  ts2[15]
A1_TO_FCO   ---     0.329           A[2] to COUT           _add_1_64_add_4_17
Route         1   e 0.020                                  n291
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_19
Route         1   e 0.020                                  n292
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_21
Route         1   e 0.020                                  n293
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_23
Route         1   e 0.020                                  n294
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_25
Route         1   e 0.020                                  n295
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_27
Route         1   e 0.020                                  n296
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_29
Route         1   e 0.020                                  n297
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_64_add_4_31
Route         1   e 0.020                                  n298
FCI_TO_F    ---     0.322            CIN to S[2]           _add_1_64_add_4_33
Route         1   e 1.020                                  cout
LUT4        ---     0.166              D to Z              \c1/cState_2__I_0_52_Mux_1_i3_4_lut
Route         1   e 1.020                                  \c1/n3
LUT4        ---     0.166              D to Z              \c1/cState_2__I_0_52_Mux_1_i7_3_lut_4_lut
Route         1   e 1.020                                  \c1/nState[1]
                  --------
                    8.609  (31.5% logic, 68.5% route), 21 logic levels.

Warning: 8.434 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk500 [get_nets clk_c]                 |     5.000 ns|     8.434 ns|    21 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\c1/n3                                  |       1|     930|     99.00%
                                        |        |        |
\c1/nState[1]                           |       1|     930|     99.00%
                                        |        |        |
cout                                    |       1|     930|     99.00%
                                        |        |        |
n298                                    |       1|     906|     97.42%
                                        |        |        |
n297                                    |       1|     806|     86.67%
                                        |        |        |
n296                                    |       1|     710|     76.34%
                                        |        |        |
n295                                    |       1|     618|     66.45%
                                        |        |        |
n294                                    |       1|     530|     56.99%
                                        |        |        |
n306                                    |       1|     504|     54.19%
                                        |        |        |
n307                                    |       1|     500|     53.76%
                                        |        |        |
n305                                    |       1|     490|     52.69%
                                        |        |        |
n308                                    |       1|     480|     51.61%
                                        |        |        |
n304                                    |       1|     460|     49.46%
                                        |        |        |
n293                                    |       1|     446|     47.96%
                                        |        |        |
n309                                    |       1|     444|     47.74%
                                        |        |        |
n303                                    |       1|     414|     44.52%
                                        |        |        |
n310                                    |       1|     376|     40.43%
                                        |        |        |
n292                                    |       1|     370|     39.78%
                                        |        |        |
n302                                    |       1|     350|     37.63%
                                        |        |        |
n291                                    |       1|     302|     32.47%
                                        |        |        |
n311                                    |       1|     300|     32.26%
                                        |        |        |
n301                                    |       1|     270|     29.03%
                                        |        |        |
n290                                    |       1|     242|     26.02%
                                        |        |        |
n312                                    |       1|     216|     23.23%
                                        |        |        |
n289                                    |       1|     186|     20.00%
                                        |        |        |
n300                                    |       1|     174|     18.71%
                                        |        |        |
n288                                    |       1|     138|     14.84%
                                        |        |        |
n313                                    |       1|     124|     13.33%
                                        |        |        |
n287                                    |       1|      98|     10.54%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 930  Score: 2759284

Constraints cover  15781 paths, 240 nets, and 582 connections (74.1% coverage)


Peak memory: 98721792 bytes, TRCE: 2052096 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
