

================================================================
== Vivado HLS Report for 'quantize_activation'
================================================================
* Date:           Thu Nov 28 22:08:22 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12325|    12325| 0.123 ms | 0.123 ms |  12325|  12325|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j   |     4608|     4608|         3|          -|          -|  1536|    no    |
        |- l_S_j_1_j1  |     7680|     7680|         5|          -|          -|  1536|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|    424|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     394|    238|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    239|    -|
|Register         |        -|      -|     281|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|     675|    901|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |attention_udiv_32xdS_U42  |attention_udiv_32xdS  |        0|      0|  394|  238|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  394|  238|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_306_p2      |     *    |      4|  0|  20|          32|          32|
    |add_ln104_fu_334_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln700_fu_367_p2       |     +    |      0|  0|  27|           1|          20|
    |add_ln70_fu_208_p2        |     +    |      0|  0|  13|          11|           1|
    |add_ln97_fu_291_p2        |     +    |      0|  0|  13|          11|           1|
    |sub_ln1118_fu_243_p2      |     -    |      0|  0|  52|           1|          45|
    |icmp_ln110_fu_399_p2      |   icmp   |      0|  0|  18|          20|           9|
    |icmp_ln112_fu_404_p2      |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln1494_1_fu_321_p2   |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_fu_225_p2     |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1495_fu_267_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln70_fu_202_p2       |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln851_fu_361_p2      |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln97_fu_285_p2       |   icmp   |      0|  0|  13|          11|          11|
    |or_ln115_fu_420_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln104_fu_326_p3    |  select  |      0|  0|  13|           1|          12|
    |select_ln115_1_fu_426_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln115_fu_412_p3    |  select  |      0|  0|   9|           1|           9|
    |select_ln74_fu_259_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln80_fu_273_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln850_fu_381_p3    |  select  |      0|  0|  20|           1|          20|
    |select_ln851_fu_373_p3    |  select  |      0|  0|  20|           1|          20|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      4|  0| 424|         259|         332|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  197|         45|    1|         45|
    |j1_0_0_reg_186    |    9|          2|   11|         22|
    |j_0_0_reg_175     |    9|          2|   11|         22|
    |v22_0_V_address0  |   15|          3|   11|         33|
    |v45_V_0_reg_163   |    9|          2|   32|         64|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  239|         54|   66|        186|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln70_reg_463       |  11|   0|   11|          0|
    |add_ln97_reg_490       |  11|   0|   11|          0|
    |ap_CS_fsm              |  44|   0|   44|          0|
    |j1_0_0_reg_186         |  11|   0|   11|          0|
    |j_0_0_reg_175          |  11|   0|   11|          0|
    |reg_198                |  32|   0|   32|          0|
    |select_ln850_reg_506   |  20|   0|   20|          0|
    |tmp_5_reg_512          |  13|   0|   13|          0|
    |trunc_ln708_3_reg_500  |  32|   0|   32|          0|
    |udiv_ln1148_reg_478    |  32|   0|   32|          0|
    |v45_V_0_reg_163        |  32|   0|   32|          0|
    |zext_ln97_reg_482      |  32|   0|   44|         12|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 281|   0|  293|         12|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------+-----+-----+------------+---------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | quantize_activation | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | quantize_activation | return value |
|ap_start          |  in |    1| ap_ctrl_hs | quantize_activation | return value |
|ap_done           | out |    1| ap_ctrl_hs | quantize_activation | return value |
|ap_idle           | out |    1| ap_ctrl_hs | quantize_activation | return value |
|ap_ready          | out |    1| ap_ctrl_hs | quantize_activation | return value |
|ap_return         | out |   32| ap_ctrl_hs | quantize_activation | return value |
|v22_0_V_address0  | out |   11|  ap_memory |       v22_0_V       |     array    |
|v22_0_V_ce0       | out |    1|  ap_memory |       v22_0_V       |     array    |
|v22_0_V_q0        |  in |   32|  ap_memory |       v22_0_V       |     array    |
|v24_0_0_address0  | out |    9|  ap_memory |       v24_0_0       |     array    |
|v24_0_0_ce0       | out |    1|  ap_memory |       v24_0_0       |     array    |
|v24_0_0_we0       | out |    1|  ap_memory |       v24_0_0       |     array    |
|v24_0_0_d0        | out |    8|  ap_memory |       v24_0_0       |     array    |
|v24_1_0_address0  | out |    9|  ap_memory |       v24_1_0       |     array    |
|v24_1_0_ce0       | out |    1|  ap_memory |       v24_1_0       |     array    |
|v24_1_0_we0       | out |    1|  ap_memory |       v24_1_0       |     array    |
|v24_1_0_d0        | out |    8|  ap_memory |       v24_1_0       |     array    |
|v24_2_0_address0  | out |    9|  ap_memory |       v24_2_0       |     array    |
|v24_2_0_ce0       | out |    1|  ap_memory |       v24_2_0       |     array    |
|v24_2_0_we0       | out |    1|  ap_memory |       v24_2_0       |     array    |
|v24_2_0_d0        | out |    8|  ap_memory |       v24_2_0       |     array    |
|v24_3_0_address0  | out |    9|  ap_memory |       v24_3_0       |     array    |
|v24_3_0_ce0       | out |    1|  ap_memory |       v24_3_0       |     array    |
|v24_3_0_we0       | out |    1|  ap_memory |       v24_3_0       |     array    |
|v24_3_0_d0        | out |    8|  ap_memory |       v24_3_0       |     array    |
+------------------+-----+-----+------------+---------------------+--------------+

