

================================================================
== Vivado HLS Report for 'classify'
================================================================
* Date:           Sun Oct 27 17:46:11 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       medium_throughput
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.996|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   22|   22|   22|   22|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- argmax  |   20|   20|         2|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      92|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      70|
|Register         |        -|      -|      63|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      63|     162|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |network_digit_fu_81_p2     |     +    |      0|  0|  13|           4|           1|
    |tmp_1_fu_92_p2             |   icmp   |      0|  0|  18|          18|          18|
    |tmp_fu_75_p2               |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |max_V_2_fu_101_p3          |  select  |      0|  0|  18|           1|          18|
    |network_digit_1_fu_109_p3  |  select  |      0|  0|  32|           1|          32|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  92|          29|          74|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |activated_L2_V_address0     |  13|          3|    4|         12|
    |ap_NS_fsm                   |  21|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |k_reg_64                    |   9|          2|    4|          8|
    |p_0_reg_42                  |   9|          2|   18|         36|
    |result_write_assign_reg_52  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  70|         16|   60|        127|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   4|   0|    4|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |k_reg_64                    |   4|   0|    4|          0|
    |network_digit_reg_130       |   4|   0|    4|          0|
    |p_0_reg_42                  |  18|   0|   18|          0|
    |result_write_assign_reg_52  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  63|   0|   63|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    classify    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    classify    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    classify    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    classify    | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |    classify    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    classify    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    classify    | return value |
|ap_return                | out |   32| ap_ctrl_hs |    classify    | return value |
|activated_L2_V_address0  | out |    4|  ap_memory | activated_L2_V |     array    |
|activated_L2_V_ce0       | out |    1|  ap_memory | activated_L2_V |     array    |
|activated_L2_V_q0        |  in |   18|  ap_memory | activated_L2_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

