Title,Authors,Platform,Cited_url,Cited_count,Year
A GA paradigm for learning fuzzy rules,"MH Lim, S Rahardja, BH Gwee","Fuzzy Sets and Systems 82 (2), 177-186",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4378979029415438188,124,1996
A 16-channel low-power nonuniform spaced filter bank core for digital hearing aids,"KS Chong, BH Gwee, JS Chang","IEEE Transactions on Circuits and Systems II: Express Briefs 53 (9), 853-857",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3618806889575998237,75,2006
An investigation into the parameters affecting total harmonic distortion in low-voltage low-power Class-D amplifiers,"MT Tan, JS Chang, HC Chua, BH Gwee",IEEE Transactions on Circuits and Systems I: Fundamental Theory and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16216487353424081244,72,2003
A micropower low-voltage multiplier with reduced spurious switching,"KS Chong, BH Gwee, JS Chang","IEEE transactions on very large scale integration (VLSI) systems 13 (2), 255-265",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=592682060808267501,70,2005
A micropower low-distortion digital class-D amplifier based on an algorithmic pulsewidth modulator,"BH Gwee, JS Chang, V Adrian","IEEE Transactions on Circuits and Systems I: Regular Papers 52 (10), 2007-2022",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7690737915119889824,68,2005
A micropower low-distortion digital pulsewidth modulator for a digital class D amplifier,"BH Gwee, JS Chang, H Li",IEEE Transactions on Circuits and Systems II: Analog and Digital Signal …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18359665709428348866,65,2002
Energy-efficient synchronous-logic and asynchronous-logic FFT/IFFT processors,"KS Chong, BH Gwee, JS Chang","IEEE journal of solid-state circuits 42 (9), 2034-2045",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1164154630200586148,56,2007
An Ultra-Low Power Asynchronous-Logic In-Situ Self-Adaptive ,"T Lin, KS Chong, JS Chang, BH Gwee","IEEE Journal of Solid-State Circuits 48 (2), 573-586",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14390418991791380918,43,2012
Synchronous-logic and asynchronous-logic 8051 microcontroller cores for realizing the internet of things: A comparative study on dynamic voltage scaling and variation effects,"KL Chang, JS Chang, BH Gwee, KS Chong",IEEE journal on emerging and selected topics in circuits and systems 3 (1 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2682027313237104449,42,2013
A GA with heuristic-based decoder for IC floorplanning,"BH Gwee, MH Lim","INTEGRATION, the VLSI journal 28 (2), 157-172",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2176406095324813949,42,1999
A highly efficient method for extracting FSMs from flattened gate-level netlist,"Y Shi, CW Ting, BH Gwee, Y Ren",Proceedings of 2010 IEEE international symposium on circuits and systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9976184746638569656,41,2010
"A novel low-power low-voltage Class D amplifier with feedback for improving THD, power efficiency and gain linearity","JS Chang, BH Gwee, YS Lon, MT Tan",ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3161526649299155087,41,2001
Fine-grained power gating for leakage and short-circuit power reduction by using asynchronous-logic,"T Lin, KS Chong, BH Gwee, JS Chang","2009 IEEE International Symposium on Circuits and Systems, 3162-3165",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14863129242238482203,38,2009
Polyominoes tiling by a genetic algorithm,"BH Gwee, MH Lim","Computational Optimization and Applications 6 (3), 273-291",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8795168495562674814,38,1996
Synchronous-logic and globally-asynchronous-locally-synchronous (GALS) acoustic digital signal processors,"KS Chong, KL Chang, BH Gwee, JS Chang","IEEE Journal of Solid-state circuits 47 (3), 769-780",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10705344786548486502,37,2012
A low-voltage micropower digital class-D amplifier modulator for hearing aids,"V Adrian, JS Chang, BH Gwee","IEEE Transactions on Circuits and Systems I: Regular Papers 56 (2), 337-349",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4396140950722638298,30,2008
A randomized wrapped-around pulse position modulation scheme for DC–DC converters,"V Adrian, JS Chang, BH Gwee","IEEE Transactions on Circuits and Systems I: Regular Papers 57 (9), 2320-2333",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13157714792621672773,26,2010
An investigation on the parameters affecting total harmonic distortion in class D amplifiers,"MT Tan, HC Chua, BH Gwee, JS Chang",2000 IEEE International Symposium on Circuits and Systems. Emerging …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13452639807560310193,23,2000
A Low-Voltage Micropower Asynchronous Multiplier With Shift–Add Multiplication Approach,"BH Gwee, JS Chang, Y Shi, CC Chua, KS Chong","IEEE Transactions on Circuits and Systems I: Regular Papers 56 (7), 1349-1359",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11152703164969543713,20,2008
Low energy 16-bit Booth leapfrog array multiplier using dynamic adders,"KS Chong, BH Gwee, JS Chang","IET circuits, devices & systems 1 (2), 170-174",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15458737510460189615,20,2007
Solving four-colouring map problem using genetic algorithm,"BH Gwee, MH Lim, JS Ho",Proceedings 1993 the First New Zealand International Two-Stream Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6355541014688088781,20,1993
A low-energy low-voltage asynchronous 8051 microcontroller core,"KL Chang, BH Gwee","2006 IEEE International Symposium on Circuits and Systems, 4 pp.-3184",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=37631480055650382,19,2006
A novel sampling process and pulse generator for A low distortion digital pulse-width modulator for digital class D amplifiers,"BH Gwee, JS Chang, V Adrian, H Amir",Proceedings of the 2003 International Symposium on Circuits and Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3385575409596002880,18,2003
A digital Class D amplifier design embodying a novel sampling process and pulse generator,"H Li, BH Gwee, JS Chang",ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17861952390109802328,17,2001
Interceptive side channel attack on AES-128 wireless communications for IoT applications,"AA Pammu, KS Chong, WG Ho, BH Gwee","2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 650-653",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10265042125816933560,15,2016
High secured low power multiplexer-LUT based AES S-box implementation,"AA Pammu, KS Chong, KZL Ne, BH Gwee","2016 International Conference on Information Systems Engineering (ICISE), 3-7",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5032874503166215112,15,2016
Analytical delay variation modeling for evaluating sub-threshold synchronous/asynchronous designs,"T Lin, KS Chong, BH Gwee, JS Chang, ZX Qiu","Proceedings of the 8th IEEE International NEWCAS Conference 2010, 69-72",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7215889844917856953,15,2010
Modeling and synthesis of asynchronous pipelines,"CF Law, BH Gwee, JS Chang","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19 (4), 682-695",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10386231056368699762,14,2010
Counteracting differential power analysis: Hiding encrypted data from circuit cells,"KS Chong, KZL Ne, WG Ho, N Liu, AH Akbar, BH Gwee, JS Chang",2015 IEEE International Conference on Electron Devices and Solid-State …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7070789470185886381,13,2015
Quasi-delay-insensitive compiler: Automatic synthesis of asynchronous circuits from verilog specifications,"R Zhou, KS Chong, BH Gwee, JS Chang",2011 IEEE 54th International Midwest Symposium on Circuits and Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11299085046348481629,13,2011
Extracting functional modules from flattened gate-level netlist,"Y Shi, BH Gwee, Y Ren, CW Ting",2012 International Symposium on Communications and Information Technologies …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16217499244560912846,12,2012
A combined interpolatorless interpolation and high accuracy sampling process for digital class D amplifiers,"V Adrian, BH Gwee, JS Chang","2005 IEEE International Symposium on Circuits and Systems, 5405-5408",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13458080776088137775,12,2005
Low-voltage asynchronous adders for low power and high speed applications,"KS Chong, BH Gwee, JS Chang",2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12463940142084540544,12,2002
Low-voltage micropower asynchronous multiplier for hearing instruments,"KS Chong, BH Gwee, JS Chang",2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6923640881205828437,12,2002
Self-adjusting diagnostic system for the manufacture of crystal resonators,"BH Gwee, MH Lim, BH Soong","IEEE Transactions on Industry Applications 32 (1), 73-79",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15769146284378459830,12,1996
Sense amplifier half-buffer (SAHB) a low-power high-performance asynchronous logic QDI cell template,"KS Chong, WG Ho, T Lin, BH Gwee, JS Chang","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (2), 402-415",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12272334716818668909,10,2016
Digital cell,"JS Chang, BH Gwee, KS Chong","US Patent 8,994,406",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7573227784598464664,10,2015
An ultra-low power asynchronous quasi-delay-insensitive (QDI) sub-threshold memory with bit-interleaving and completion detection,"J Chen, KS Chong, BH Gwee, JS Chang","Proceedings of the 8th IEEE International NEWCAS Conference 2010, 117-120",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12517204265895943987,10,2010
Fast and memory-efficient invariant computation of ordinary Petri nets,"CF Law, BH Gwee, JS Chang","IET Computers & Digital Techniques 1 (5), 612-624",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12446415146094430141,10,2007
Design of several asynchronous-logic macrocells for a low-voltage micropower cell library,"KS Chong, BH Gwee, JS Chang","IET Circuits, Devices & Systems 1 (2), 161-169",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6647703090584448101,10,2007
A low-voltage micropower asynchronous multiplier for a multiplierless FIR filter,"CC Chua, BH Gwee, JS Chang",Proceedings of the 2003 International Symposium on Circuits and Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5219634064722946628,10,2003
A low overhead quasi-delay-insensitive (QDI) asynchronous data path synthesis based on microcell-interleaving genetic algorithm (MIGA),"R Zhou, KS Chong, BH Gwee, JS Chang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6257857704214595184,8,2014
An ultra-dynamic voltage scalable (U-DVS) 10T SRAM with bit-interleaving capability,"J Chen, KS Chong, BH Gwee, JS Chang","2012 IEEE International Symposium on Circuits and Systems, 1835-1838",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2801487549166786375,8,2012
Asynchronous control network optimization using fast minimum-cycle-time analysis,"CF Law, BH Gwee, JS Chang",IEEE Transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10973763044699900221,8,2008
A low energy FFT/IFFT processor for hearing aids,"KS Chong, BH Gwee, JS Chang","2007 IEEE International Symposium on Circuits and Systems, 1169-1172",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15935478120184220027,8,2007
A noise-shaped randomized modulation for switched-mode DC-DC converters,"K Cui, V Adrian, BH Gwee, JS Chang","IEEE Transactions on Circuits and Systems I: Regular Papers 65 (1), 394-405",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11006115477815882196,7,2017
Asynchronous-logic circuit for full dynamic voltage control,"JS Chang, BH Gwee, KS Chong","US Patent 8,791,717",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1250060895847997762,7,2014
Design and Implementation of A Low Power FIR Filter Bank,"R Setiawan, VP Lesmana, BH Gwee","Journal of The institution of Engineers, Singapore 45 (5), 77-87",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6463727317642165081,7,2005
A novel combined first and second order Lagrange interpolation sampling process for a digital class D amplifier,"V Adrian, BH Gwee, JS Chang",2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4475012276250208611,7,2004
Cause associator network for fuzzily deduced conclusion in process control,"MH Lim, BH Gwee, TH Goh",[Proceedings] 1991 IEEE International Joint Conference on Neural Networks …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1009009756024686176,7,1991
High robustness energy-and area-efficient dynamic-voltage-scaling 4-phase 4-rail asynchronous-logic network-on-chip (ANoC),"WG Ho, KS Chong, NKZ Lwin, BH Gwee, JS Chang","2015 IEEE International Symposium on Circuits and Systems (ISCAS), 1913-1916",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3211442690546739809,6,2015
Novel real-time system design for floating-point sub-Nyquist multi-coset signal blind reconstruction,"H Yin, BH Gwee, Z Lin, A Kumar, SG Razul, CMS See","2015 IEEE International Symposium on Circuits and Systems (ISCAS), 954-957",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7864088953670473997,6,2015
Low power sub-threshold asynchronous QDI Static Logic Transistor-level Implementation (SLTI) 32-bit ALU,"WG Ho, KS Chong, BH Gwee, JS Chang","2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 353-356",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7053385398347803553,6,2013
A review of design methods for digital modulators,"V Adrian, BH Gwee, JS Chang","2007 International Symposium on Integrated Circuits, 85-88",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12422870110217785816,6,2007
A simple methodology of designing asynchronous circuits using commercial ic design tools and standard library cells,"KS Chong, BH Gwee, JS Chang","2007 International Symposium on Integrated Circuits, 176-179",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9050637975773656004,6,2007
Digital multiplier with reduced spurious switching by means of Latch Adders,"JS Chang, BH Gwee, KS Chong","US Patent 7,206,801",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14503784694453841836,6,2007
A hybrid genetic hill-climbing algorithm for four-coloring map problems,"BH Gwee, JS Chang","Design and application of hybrid intelligent systems, 252-261",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13314624005297327983,6,2003
Hybrid,"D Cheng, Y Shi, T Lin, BH Gwee, KA Toh","IEEE Transactions on Circuits and Systems II: Express Briefs 65 (12), 1849-1853",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11040901852876281472,5,2018
Secured low power overhead compensator look-up-table (LUT) substitution box (S-Box) architecture,"AA Pammu, KS Chong, BH Gwee","2016 IEEE International Conference on Networking, Architecture and Storage …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16726652401774088725,5,2016
Asynchronous DSP for low-power energy-efficient embedded systems,"Y Shi, BH Gwee, J Chang","Microprocessors and Microsystems 35 (3), 318-328",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2173538196584601453,5,2011
Optimized algorithm for computing invariants of ordinary Petri nets,"CF Law, B Gwee, JS Chang",5th IEEE/ACIS International Conference on Computer and Information Science …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18223258286346941471,5,2006
An evolution search algorithm for solving N-queen problems,"BH Gwee, MH Lim","International journal of computer applications in technology 24 (1), 43-48",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10108654226699129568,5,2005
A robust asynchronous approach for realizing ultra-low power digital Self-Adaptive V,"T Lin, KS Chong, JS Chang, BH Gwee, W Shu","2012 IEEE Subthreshold Microelectronics Conference (SubVT), 1-3",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17012576919163119976,4,2012
A power-efficient integrated input/output completion detection circuit for asynchronous-logic quasi-delay-insensitive Pre-Charged Half-Buffer,"WG Ho, KS Chong, BH Gwee, JS Chang, MF Yee","2011 International Symposium on Integrated Circuits, 376-379",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11628532411674736287,4,2011
A semi-custom memory design for an asynchronous 8051 microcontroller,"KL Chang, BH Gwee, Y Zheng","2008 IEEE International Symposium on Circuits and Systems, 3398-3401",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14746304849335635040,4,2008
A low-energy asynchronous FFT/IFFT processor for hearing aid applications,"KS Chong, BH Gwee, JS Chang","2005 IEEE Conference on Electron Devices and Solid-State Circuits, 751-754",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7617370037695633745,4,2005
"A novel pulse width modulation sampling process for low power, low distortion digital Class D amplifiers","H Li, BH Gwee, JS Chang, MT Tan",Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6585448745773216185,4,2000
A High Throughput and Secure Authentication-Encryption AES-CCM Algorithm on Asynchronous Multicore Processor,"AA Pammu, WG Ho, NKZ Lwin, KS Chong, BH Gwee","IEEE Transactions on Information Forensics and Security 14 (4), 1023-1036",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2783950019746747833,3,2018
Highly secured state-shift local clock circuit to countermeasure against side channel attack,"AA Pammu, KS Chong, BH Gwee","2017 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4018320634515093956,3,2017
Success rate model for fully AES-128 in correlation power analysis,"AA Pammu, KS Chong, NKZ Lwin, WG Ho, N Liu, BH Gwee","2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 115-118",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6779310200785617960,3,2016
A dynamic-voltage-scaling 1kbyte× 8-bit non-imprinting Master-Slave SRAM with high speed erase for low-power operation,"WG Ho, KS Chong, BH Gwee, JS Chang, NKZ Lwin","2014 International Symposium on Integrated Circuits (ISIC), 320-323",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12112839292926274787,3,2014
Low delay-variation sub-/near-threshold asynchronous-to-synchronous interface controller for GALS Network-on-Chips,"WG Ho, KS Chong, BH Gwee, JS Chang","2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 5-8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7910161598974129392,3,2014
Ultra-low power read-decoupled SRAMs with ultra-low write-bitline voltage swing,"J Chen, KS Chong, BH Gwee","Circuits, Systems, and Signal Processing 33 (10), 3317-3329",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8843984611478424042,3,2014
Energy-delay efficient asynchronous-logic 16× 16-bit pipelined multiplier based on Sense Amplifier-Based Pass Transistor Logic,"WG Ho, KS Chong, T Lin, BH Gwee, JS Chang","2012 IEEE International Symposium on Circuits and Systems, 492-495",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4001294075366609648,3,2012
Improved asynchronous-logic dual-rail sense amplifier-based pass transistor logic with high speed and low power operation,"WG Ho, KS Chong, BH Gwee, JS Chang, Y Sun, KL Chang","2011 IEEE International Symposium of Circuits and Systems (ISCAS), 1936-1939",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1603364225338961937,3,2011
A 32-point FFT based noise reduction algorithm for single channel speech signals,"K Mukherjee, BH Gwee","2007 IEEE International Symposium on Circuits and Systems, 3928-3931",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16991288718114085089,3,2007
A low power 16-bit Booth Leapfrog array multiplier using Dynamic Adders,"KS Chong, BH Gwee, JS Chang",2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1951194272234075281,3,2004
Highly secured arithmetic hiding based S-Box on AES-128 implementation,"AA Pammu, KS Chong, BH Gwee","2016 International Symposium on Integrated Circuits (ISIC), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12725056801967249103,2,2016
Area-efficient and low stand-by power 1k-byte Transmission-gate-based Non-Imprinting High-speed Erase (TNIHE) SRAM,"WG Ho, KZL Ne, NP Srinivas, KS Chong, TTH Kim, BH Gwee","2016 IEEE International Symposium on Circuits and Systems (ISCAS), 698-701",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=997571462467495958,2,2016
Low power sub-threshold asynchronous quasi-delay-insensitive 32-bit arithmetic and logic unit based on autonomous signal-validity half-buffer,"WG Ho, KS Chong, BH Gwee, JS Chang","IET Circuits, Devices & Systems 9 (4), 309-318",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15109775425157838088,2,2015
A Randomized Modulation scheme for filterless digital Class D audio amplifiers,"V Adrian, C Keer, BH Gwee, JS Chang","2014 IEEE International Symposium on Circuits and Systems (ISCAS), 774-777",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13497179876752240701,2,2014
Synthesis of asynchronous QDI circuits using synchronous coding specifications,"R Zhou, KS Chong, BH Gwee, JS Chang, WG Ho","2014 IEEE International Symposium on Circuits and Systems (ISCAS), 153-156",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1781613842425093320,2,2014
A dual-core 8051 microcontroller system based on synchronous-logic and asynchronous-logic,"KL Chang, T Lin, WG Ho, KS Chong, BH Gwee, JS Chang","2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 3022-3025",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17031320535172707500,2,2013
A comparative study on asynchronous Quasi-Delay-Insensitive templates,"KL Chang, T Lin, WG Ho, KS Chong, BH Gwee, JS Chang","2012 IEEE International Symposium on Circuits and Systems, 1819-1822",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13882601355553194025,2,2012
A low-power dual-rail inputs write method for bit-interleaved memory cells,"J Chen, KS Chong, BH Gwee, JS Chang","2011 IEEE International Symposium of Circuits and Systems (ISCAS), 325-328",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7737868763951463839,2,2011
A performance comparison on asynchronous matched-delay templates,"KL Chang, BH Gwee, Y Zheng","2009 IEEE International Symposium on Circuits and Systems, 1008-1011",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13512432005513840348,2,2009
Spectral Analysis of Randomized Switching Frequency Modulation Scheme with a Triangular Distribution for DC-DC Converters,"V Adrian, JS Chang, BH Gwee, S Tedjaseputro","2009 International Conference on Computing, Engineering and Information, 119-122",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14636326430834445005,2,2009
Low power asynchronous-logic circuit design,BH Gwee,Lectures,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2154381500737601047,2,2009
An Asynchronous Dual-Rail Multiplier based on Energy-Efficient STFB Templates,"KL Chang, BH Gwee, Y Zheng","2007 IEEE International Symposium on Circuits and Systems, 3267-3270",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3449801171345149712,2,2007
Intelligent monitoring of a frequency-trimming process,"MH Lim, BH Gwee, Y Kawada","Journal of Intelligent Manufacturing 4 (6), 375-383",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6626477081967444674,2,1993
Solving four-colouring map problems using genetic algorithm,"BH Gwee, MH Lim, JS Ho",Proceedings of International Two-Stream Conference on Artificial Neural …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16396826032314103605,2,1993
Self-adjusting fuzzy diagnostic system,BH Gwee,,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14651139103615814379,2,1992
Low Gate-Count Ultra-Small Area Nano Advanced Encryption Standard (AES) Design,"A Shreedhar, KS Chong, NKZ Lwin, NA Kyaw, L Nalangilli, W Shu, ...","2019 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=317493213700910100,1,2019
A Hierarchical Multiclassifier System for Automated Analysis of Delayered IC Images,"D Cheng, Y Shi, BH Gwee, KA Toh, T Lin","IEEE Intelligent Systems 34 (2), 36-43",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9339623049113850194,1,2018
Deep Learning for Automatic IC Image Analysis,"X Hong, D Cheng, Y Shi, T Lin, BH Gwee","2018 IEEE 23rd International Conference on Digital Signal Processing (DSP), 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2291597675936514360,1,2018
A Highly Efficient Side Channel Attack with Profiling through Relevance-Learning on Physical Leakage Information,"AA Pammu, KS Chong, Y Wang, BH Gwee","IEEE Transactions on Dependable and Secure Computing 16 (3), 376-387",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11764551030943833162,1,2018
Asynchronous-Logic QDI quad-rail sense-amplifier half-buffer approach for NoC router design,"WG Ho, KS Chong, KZL Ne, BH Gwee, JS Chang","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26 (1), 196-200",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2200234714806221926,1,2017
A low-harmonics low-noise randomized modulation scheme for multi-phase DC-DC converters,"K Cui, V Adrian, Y Sun, BH Gwee, JS Chang",2017 15th IEEE International New Circuits and Systems Conference (NEWCAS …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15535386854770686919,1,2017
A class-E RF power amplifier with a novel matching network for high-efficiency dynamic load modulation,"Q Liu, V Adrian, BH Gwee, JS Chang","2017 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17088066836125946750,1,2017
Security analysis of asynchronous-logic qdi cell approach for differential power analysis attack,"WG Ho, AA Pammu, N Liu, KZL Ne, KS Chong, BH Gwee","2016 International Symposium on Integrated Circuits (ISIC), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12989324327058814068,1,2016
A high-efficiency Class-E polar power-amplifier with a novel digitally-controlled output matching network,"Q Liu, V Adrian, BH Gwee, JS Chang","2016 International Symposium on Integrated Circuits (ISIC), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=674804521677369608,1,2016
"This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore.","X Xia, Y Zhang, D Chao, C Guan, Y Zhang, L Li, X Ge, IM Bacho, J Tu, ...","Applied Physics Letters 104, 033505",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3476165671868409032,1,2014
Designing globally-asynchronous-locally-system from multi-rate Simulink model,"Y Shi, BH Gwee","2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3226359553432115869,1,2013
Low-voltage micropower multipliers with reduced spurious switching,"KS Chong, BH Gwee, JS Chang","2005 IEEE International Symposium on Circuits and Systems, 4078-4081",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15999113159146931211,1,2005
A robust low voltage low energy asynchronous carry-completion sensing adder for biomedical applications,"KS Chong, BH Gwee, JS Chang","IEEE International Workshop on Biomedical Circuits and Systems, 2004., S1/2-18",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17693678104157558651,1,2004
A micropower low-distortion digital pulsewidth modulator for a digital class D amplifier,"HG Bah, JS Chang, H Li",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12961720558673456970,1,2002
Condition monitoring of frequency trimming process,"BH Gwee, MH Lim","{\it Proc. Int. Symp. IC Design Manufacture {\char'46} Applications,(ISIC-91 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2356071049417770851,1,1991
A Secure Data-Toggling SRAM for Confidential Data Protection,"WG Ho, KS Chong, TTH Kim, BH Gwee","IEEE Transactions on Circuits and Systems I: Regular Papers 66 (11), 4186-4199",,0,2019
Global Template Projection and Matching Method for Training-Free Analysis of Delayered IC Images,"D Cheng, Y Shi, T Lin, BH Gwee, KA Toh","2019 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5",,0,2019
A Comparative Analysis of 65nm CMOS SRAM and Commercial SRAMs in Security Vulnerability Evaluation,"WG Ho, Z Zheng, KS Chong, BH Gwee","2018 IEEE 23rd International Conference on Digital Signal Processing (DSP), 1-5",,0,2018
DPA-resistant QDI dual-rail AES S-Box based on power-balanced weak-conditioned half-buffer,"J Lim, WG Ho, KS Chong, BH Gwee","2017 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4",,0,2017
High performance low overhead template-based Cell-Interleave Pipeline (TCIP) for asynchronous-logic QDI circuits,"WG Ho, N Liu, KZL Ne, KS Chong, BH Gwee, JS Chang","2016 IEEE International Symposium on Circuits and Systems (ISCAS), 1762-1765",,0,2016
Low normalized energy derivation asynchronous circuit synthesis flow through fork-join slack matching for cryptographic applications,"N Liu, KS Chong, WG Ho, BH Gwee, JS Chang","2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 850-853",,0,2016
A single-V,"R Zhou, KS Chong, T Lin, BH Gwee, JS Chang","2015 IEEE International Symposium on Circuits and Systems (ISCAS), 2589-2592",,0,2015
A self-oscillating class D audio amplifier with dual voltage and current feedback,"S Nashit, V Adrian, K Cui, QA Mai, BH Gwee, JS Chang","2014 International Symposium on Integrated Circuits (ISIC), 480-483",,0,2014
Design of an output stage for high switching frequency DC-DC converters,"TS Ng, Y Sun, V Adrian, BH Gwee, JS Chang","2014 International Symposium on Integrated Circuits (ISIC), 488-491",,0,2014
A robust asynchronous approach for realizing ultra-low power digital Self-Adaptive VDD Scaling system,"BH Gwee, W Shu, T Lin, KS Chong, JS Chang",,,0,2012
An efficient VLSI circuit extraction algorithm for transistor-level to gate-level abstraction,"Y Ren, Y Shi, BH Gwee, CW Ting",2010 Asia Pacific Conference on Postgraduate Research in Microelectronics …,,0,2010
Low Power Asynchronous Circuit Design: An FFT/IFFT Processor,"BH Gwee, KS Chong","CMOS Processors and Memories, 53-95",,0,2010
A NOVEL GATE-LEVEL TO BEHAVIOR-LEVEL CONVERSION ALGORITHM WITH HIGH MICROCELL IDENTIFICATION RATE Ye Ren School of Electrical and Electronic Engineering Nanyang Technological …,"Y Shi, BH Gwee","Proceedings of the IASTED International Conference 712 (027), 138",,0,2010
De-synchronization of a point-of-sales digital-logic controller,"KL Chang, Y Zhu, BH Gwee","2008 IEEE International Symposium on Circuits and Systems, 3402-3405",,0,2008
"Development of electrical, electronic & information system","BH Gwee, KEK Sng, PL So",,,0,2007
Generalized low-error area-efficient fixed width multipliers.,"P Assadi, KS Chong, BH Gwee, JS Chang, ME Kaihara, N Takagi, ...","Journal of Applied Sciences 8 (14), 170-174",,0,2007
An acoustic noise suppression system with reduced musical artifacts,"V Adrian, BH Gwee, JS Chang","2006 IEEE International Symposium on Circuits and Systems, 4 pp.-2532",,0,2006
A Low Voltage Micropower 16-Word by 16-Bit 3-Port Asynchronous Register File.,"KH Chang, BH Gwee, JS Chang","VLSI, 166-172",,0,2003
A micropower low-distortion digital pulsewidth modulator,"HG Bah, JS Chang, H Li",,,0,2002
Micropower low voltage digital signal processors based on asynchronous logic,"BH Gwee, J Chang",,,0,1999
Stochastic genetic strategy in multi-objectives optimization,BH Gwee,,,0,1998
A suggestion for a fast multiplier.,"CN Marimuthu, P Thangaraj, VD Agrawal, M Alioto, G Palumbo, F Buergin, ...","Journal of Applied Sciences 10 (23), pp: 193-197",,0,1997
IEEE CIRCUITS AND SYSTEMS SOCIETY,"JM DE LA ROSA, Y HA, E BONIZZONI, AJ ACOSTA, J ANDERS, ...",,,0,0
IEEE CIRCUITS AND SYSTEMS SOCIETY,"CHIKM TSE, JM DE LA ROSA, AJ ACOSTA, B BAAS, M CAO, L CHAU, ...",,,0,0
A Reconfigurable LDPC Decoder Optimized for 802.11 n/ac Applications........... I. Tsatsaragkos and V. Paliouras 182,"WG Ho, KS Chong, KZL Ne, BH Gwee, JS Chang, Y Liu, C Zhan, L Wang",,,0,0
A Highly-Secured Arithmetic Hiding cum Look-Up Table (AHLUT) based S-Box for AES-128 Implementation,"AA Pammu, KS Chong, BH Gwee",,,0,0
Micropower Low-Voltage Digital Class D Amplifier for Hearing Aid Applications,BH Gwee,,,0,0
ICISE 2016,"AA Pammu, KS Chong, KZL Ne, BH Gwee, B Al-Shargabi, AM Khan, ...",,,0,0
Statistical Thermal Profile Considering Process Variations: Analysis and Applications....... J. Jaffari and M. Anis 1027 Defining Statistical Timing Sensitivity for Logic …,"CF Law, BH Gwee, JS Chang, D Xiang, Y Zhao, K Chakrabarty, ...",,,0,0
"Analog and Mixed Mode Circuits and Systems A 750-MHz 6-b Adaptive Floating-Gate Quantizer in 0.35-m CMOS..... YL Wong, MH Cohen, and PA Abshire 1301 Simplifying the Design of …","MM Ahmadi, GA Jullien, BH Gwee, JS Chang, Y Shi, CC Chua, KS Chong, ...",,,0,0
Low Power Asynchronous Circuit Design,"YY Lee, BH Gwee",,,0,0
Prognosis 6-month Glasgow Outcome Scale for Severe Head Injury Based on Two-Stage Logistic Regression,"J Liu, BH Gwee, J Chang, BT Ang, N King","International Journal of Biometrics and Bioinformatics (IJBB) 4 (3), 1",,0,0
"Decoupled Dynamic Ternary Content Addressable Memories....... JG Delgado-Frias, J. Nyathi, and SB Tatapudi 2139 Micropower Gradient Flow Acoustic Localizer …","YJ Cho, SH Lee, CA De La Cruz-Blas, AJ López-Martín, A Carlosena, ...",,,0,0
"T-CAS1 Aug 03 1098-1102 Ahmad, MO, see Wei Wang, T-CAS1 Feb 03 235-243 Ahmad, MO, see Samadi, S., T-CAS1 Mar 03 441-444 Al-Hashimi, BM, see Chun-Ming Chang, T-CAS1 Sep 03 1188 …","M Alioto, AJ Al-Khalili, J Alvarez-Ramirez, AN Anagnostopoulos, ...","Bise 3, 510-522",,0,0
Correction of Mismatches in a Time-Interleaved Analog-to-Digital Converter in an Adaptively Equalized Digital CommunicationReceiver …,"T Laxminidhi, V Prasadu, S Pavan, V Adrian, JS Chang, BH Gwee",,,0,0
DESIGN AND ANALYSIS OF MULTIPLIERLESS FINITE IMPULSE RESPONSE FILTER,"HW Lee, BH Gwee",,,0,0
