{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "instruction-level_behavior"}, {"score": 0.004392565073466714, "phrase": "exciting_direction"}, {"score": 0.004195418010131832, "phrase": "increasing_processor_performance"}, {"score": 0.0035722806911457545, "phrase": "design_and_verification_effort"}, {"score": 0.0027741761880779535, "phrase": "practically_'implemented._fabscalar_aims"}, {"score": 0.002361632539339945, "phrase": "opening_up_processor"}, {"score": 0.0022041312401435346, "phrase": "microarchitectural_diversity"}], "paper_keywords": [""], "paper_abstract": "PROVIDING MULTIPLE SUPERSCALAR CORE TYPES ON A CHIP, EACH TAILORED TO DIFFERENT CLASSES OF INSTRUCTION-LEVEL BEHAVIOR, IS AN EXCITING DIRECTION FOR INCREASING PROCESSOR PERFORMANCE AND ENERGY EFFICIENCY. UNFORTUNATELY, PROCESSOR DESIGN AND VERIFICATION EFFORT INCREASES WITH EACH ADDITIONAL CORE TYPE, LIMITING THE MICROARCHITECTURAL DIVERSITY THAT CAN BE PRACTICALLY 'IMPLEMENTED. FABSCALAR AIMS TO AUTOMATE SUPERSCALAR CORE DESIGN, OPENING UP PROCESSOR DESIGN TO MICROARCHITECTURAL DIVERSITY AND ITS MANY OPPORTUNITIES.", "paper_title": "FABSCALAR: AUTOMATING SUPERSCALAR CORE DESIGN", "paper_id": "WOS:000304792200007"}