[13:58:50.954] <TB1>     INFO: *** Welcome to pxar ***
[13:58:50.954] <TB1>     INFO: *** Today: 2016/04/19
[13:58:50.961] <TB1>     INFO: *** Version: b2a7-dirty
[13:58:50.961] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C15.dat
[13:58:50.962] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:58:50.962] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//defaultMaskFile.dat
[13:58:50.962] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters_C15.dat
[13:58:51.039] <TB1>     INFO:         clk: 4
[13:58:51.039] <TB1>     INFO:         ctr: 4
[13:58:51.039] <TB1>     INFO:         sda: 19
[13:58:51.039] <TB1>     INFO:         tin: 9
[13:58:51.039] <TB1>     INFO:         level: 15
[13:58:51.039] <TB1>     INFO:         triggerdelay: 0
[13:58:51.039] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:58:51.039] <TB1>     INFO: Log level: DEBUG
[13:58:51.049] <TB1>     INFO: Found DTB DTB_WRECOM
[13:58:51.058] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:58:51.061] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:58:51.063] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:58:52.622] <TB1>     INFO: DUT info: 
[13:58:52.622] <TB1>     INFO: The DUT currently contains the following objects:
[13:58:52.622] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:58:52.622] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:58:52.622] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:58:52.622] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:58:52.622] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.622] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.622] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.622] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.622] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.622] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.622] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.622] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.622] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.622] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.622] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.623] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.623] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.623] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.623] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.623] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:58:52.623] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:58:52.624] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:58:52.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:58:52.628] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32972800
[13:58:52.628] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xbe5f90
[13:58:52.628] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xb5c770
[13:58:52.628] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fa0d9d94010
[13:58:52.628] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fa0dffff510
[13:58:52.628] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33038336 fPxarMemory = 0x7fa0d9d94010
[13:58:52.629] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 371.4mA
[13:58:52.630] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.9mA
[13:58:52.630] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[13:58:52.631] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:58:53.031] <TB1>     INFO: enter 'restricted' command line mode
[13:58:53.031] <TB1>     INFO: enter test to run
[13:58:53.031] <TB1>     INFO:   test: FPIXTest no parameter change
[13:58:53.031] <TB1>     INFO:   running: fpixtest
[13:58:53.031] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:58:53.034] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:58:53.034] <TB1>     INFO: ######################################################################
[13:58:53.035] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:58:53.035] <TB1>     INFO: ######################################################################
[13:58:53.038] <TB1>     INFO: ######################################################################
[13:58:53.038] <TB1>     INFO: PixTestPretest::doTest()
[13:58:53.038] <TB1>     INFO: ######################################################################
[13:58:53.041] <TB1>     INFO:    ----------------------------------------------------------------------
[13:58:53.041] <TB1>     INFO:    PixTestPretest::programROC() 
[13:58:53.041] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:11.058] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:59:11.058] <TB1>     INFO: IA differences per ROC:  16.9 18.5 17.7 18.5 17.7 18.5 16.9 18.5 16.1 17.7 16.9 16.9 18.5 19.3 19.3 19.3
[13:59:11.126] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:11.126] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:59:11.126] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:11.228] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[13:59:11.330] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[13:59:11.431] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.6187 mA
[13:59:11.531] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  81 Ia 23.8187 mA
[13:59:11.633] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  82 Ia 23.8187 mA
[13:59:11.733] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  83 Ia 24.6187 mA
[13:59:11.834] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  80 Ia 23.8187 mA
[13:59:11.935] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  81 Ia 23.8187 mA
[13:59:12.036] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  82 Ia 23.8187 mA
[13:59:12.137] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  83 Ia 24.6187 mA
[13:59:12.238] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  80 Ia 23.8187 mA
[13:59:12.338] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  81 Ia 23.8187 mA
[13:59:12.440] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  82 Ia 23.8187 mA
[13:59:12.541] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.8187 mA
[13:59:12.642] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  79 Ia 23.8187 mA
[13:59:12.743] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 24.6187 mA
[13:59:12.844] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  77 Ia 23.8187 mA
[13:59:12.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  78 Ia 23.8187 mA
[13:59:13.045] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  79 Ia 23.8187 mA
[13:59:13.146] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  80 Ia 25.4188 mA
[13:59:13.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  73 Ia 23.0188 mA
[13:59:13.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  79 Ia 23.8187 mA
[13:59:13.448] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  80 Ia 25.4188 mA
[13:59:13.548] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  73 Ia 23.0188 mA
[13:59:13.649] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  79 Ia 23.8187 mA
[13:59:13.751] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.0188 mA
[13:59:13.851] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 24.6187 mA
[13:59:13.952] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  81 Ia 24.6187 mA
[13:59:14.053] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  78 Ia 23.0188 mA
[13:59:14.154] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  84 Ia 25.4188 mA
[13:59:14.255] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  77 Ia 23.0188 mA
[13:59:14.356] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  83 Ia 24.6187 mA
[13:59:14.457] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  80 Ia 23.8187 mA
[13:59:14.558] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  81 Ia 23.8187 mA
[13:59:14.659] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  82 Ia 24.6187 mA
[13:59:14.760] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  79 Ia 23.8187 mA
[13:59:14.861] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  80 Ia 23.8187 mA
[13:59:14.963] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.8187 mA
[13:59:15.063] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  79 Ia 23.8187 mA
[13:59:15.164] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  80 Ia 24.6187 mA
[13:59:15.265] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  77 Ia 23.8187 mA
[13:59:15.365] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  78 Ia 23.8187 mA
[13:59:15.466] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  79 Ia 23.8187 mA
[13:59:15.567] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  80 Ia 24.6187 mA
[13:59:15.667] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  77 Ia 23.8187 mA
[13:59:15.768] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  78 Ia 23.8187 mA
[13:59:15.868] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  79 Ia 23.8187 mA
[13:59:15.969] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  80 Ia 24.6187 mA
[13:59:16.070] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  77 Ia 23.8187 mA
[13:59:16.171] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[13:59:16.272] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  79 Ia 23.8187 mA
[13:59:16.373] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  80 Ia 23.8187 mA
[13:59:16.474] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  81 Ia 24.6187 mA
[13:59:16.575] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 23.8187 mA
[13:59:16.676] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  79 Ia 23.8187 mA
[13:59:16.776] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  80 Ia 24.6187 mA
[13:59:16.877] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  77 Ia 23.0188 mA
[13:59:16.977] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  83 Ia 25.4188 mA
[13:59:17.078] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  76 Ia 23.0188 mA
[13:59:17.179] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  82 Ia 24.6187 mA
[13:59:17.280] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  79 Ia 23.8187 mA
[13:59:17.381] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.0188 mA
[13:59:17.482] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 25.4188 mA
[13:59:17.583] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  77 Ia 23.0188 mA
[13:59:17.683] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  83 Ia 24.6187 mA
[13:59:17.784] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  80 Ia 23.8187 mA
[13:59:17.885] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  81 Ia 24.6187 mA
[13:59:17.986] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  78 Ia 23.8187 mA
[13:59:18.087] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  79 Ia 23.8187 mA
[13:59:18.187] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  80 Ia 24.6187 mA
[13:59:18.288] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  77 Ia 23.0188 mA
[13:59:18.389] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  83 Ia 25.4188 mA
[13:59:18.490] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  76 Ia 23.0188 mA
[13:59:18.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.2188 mA
[13:59:18.692] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.6187 mA
[13:59:18.792] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  86 Ia 23.8187 mA
[13:59:18.893] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  87 Ia 23.8187 mA
[13:59:18.994] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  88 Ia 24.6187 mA
[13:59:19.094] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  85 Ia 23.8187 mA
[13:59:19.195] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  86 Ia 23.8187 mA
[13:59:19.296] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  87 Ia 23.8187 mA
[13:59:19.397] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  88 Ia 23.8187 mA
[13:59:19.498] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  89 Ia 23.8187 mA
[13:59:19.599] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  90 Ia 23.8187 mA
[13:59:19.699] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  91 Ia 24.6187 mA
[13:59:19.801] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[13:59:19.902] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[13:59:19.003] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[13:59:20.103] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  77 Ia 23.8187 mA
[13:59:20.204] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[13:59:20.305] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  79 Ia 23.8187 mA
[13:59:20.405] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  80 Ia 24.6187 mA
[13:59:20.506] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  77 Ia 23.8187 mA
[13:59:20.607] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 23.8187 mA
[13:59:20.707] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  79 Ia 23.8187 mA
[13:59:20.808] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  80 Ia 23.8187 mA
[13:59:20.908] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  81 Ia 24.6187 mA
[13:59:21.010] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 21.4188 mA
[13:59:21.110] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  94 Ia 25.4188 mA
[13:59:21.211] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  87 Ia 23.8187 mA
[13:59:21.312] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  88 Ia 23.8187 mA
[13:59:21.413] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  89 Ia 24.6187 mA
[13:59:21.513] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  86 Ia 23.8187 mA
[13:59:21.614] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  87 Ia 23.8187 mA
[13:59:21.715] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  88 Ia 23.8187 mA
[13:59:21.816] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  89 Ia 23.8187 mA
[13:59:21.916] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  90 Ia 24.6187 mA
[13:59:22.017] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  87 Ia 23.8187 mA
[13:59:22.117] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  88 Ia 23.8187 mA
[13:59:22.219] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[13:59:22.321] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[13:59:22.422] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 23.8187 mA
[13:59:22.523] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  81 Ia 24.6187 mA
[13:59:22.624] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[13:59:22.724] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 23.8187 mA
[13:59:22.825] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 23.8187 mA
[13:59:22.926] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  81 Ia 23.8187 mA
[13:59:23.027] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  82 Ia 24.6187 mA
[13:59:23.128] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  79 Ia 23.8187 mA
[13:59:23.228] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  80 Ia 23.8187 mA
[13:59:23.329] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  81 Ia 24.6187 mA
[13:59:23.430] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.2188 mA
[13:59:23.531] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 25.4188 mA
[13:59:23.632] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  82 Ia 23.8187 mA
[13:59:23.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  83 Ia 23.8187 mA
[13:59:23.833] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  84 Ia 24.6187 mA
[13:59:23.933] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  81 Ia 23.8187 mA
[13:59:24.034] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  82 Ia 23.8187 mA
[13:59:24.135] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  83 Ia 23.8187 mA
[13:59:24.235] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  84 Ia 23.8187 mA
[13:59:24.336] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  85 Ia 23.8187 mA
[13:59:24.437] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  86 Ia 24.6187 mA
[13:59:24.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  83 Ia 23.8187 mA
[13:59:24.639] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[13:59:24.740] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  84 Ia 23.8187 mA
[13:59:24.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  85 Ia 23.8187 mA
[13:59:24.941] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  86 Ia 24.6187 mA
[13:59:25.042] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  83 Ia 23.8187 mA
[13:59:25.142] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  84 Ia 23.8187 mA
[13:59:25.243] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  85 Ia 24.6187 mA
[13:59:25.344] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  82 Ia 23.8187 mA
[13:59:25.444] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  83 Ia 23.8187 mA
[13:59:25.545] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  84 Ia 23.8187 mA
[13:59:25.645] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  85 Ia 24.6187 mA
[13:59:25.746] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  82 Ia 23.8187 mA
[13:59:25.847] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[13:59:25.948] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[13:59:26.049] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 24.6187 mA
[13:59:26.149] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  77 Ia 23.8187 mA
[13:59:26.250] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 23.8187 mA
[13:59:26.350] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  79 Ia 24.6187 mA
[13:59:26.451] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  76 Ia 23.8187 mA
[13:59:26.551] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  77 Ia 23.8187 mA
[13:59:26.652] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  78 Ia 23.8187 mA
[13:59:26.753] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  79 Ia 24.6187 mA
[13:59:26.855] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  76 Ia 23.8187 mA
[13:59:26.955] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  77 Ia 23.8187 mA
[13:59:27.056] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[13:59:27.157] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 24.6187 mA
[13:59:27.258] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  76 Ia 23.8187 mA
[13:59:27.359] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[13:59:27.460] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 24.6187 mA
[13:59:27.560] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  75 Ia 23.8187 mA
[13:59:27.661] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  76 Ia 23.8187 mA
[13:59:27.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  77 Ia 23.8187 mA
[13:59:27.863] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 24.6187 mA
[13:59:27.964] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  75 Ia 23.8187 mA
[13:59:28.065] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  76 Ia 23.8187 mA
[13:59:28.165] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  77 Ia 23.8187 mA
[13:59:28.267] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.6187 mA
[13:59:28.368] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  75 Ia 23.8187 mA
[13:59:28.469] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  76 Ia 24.6187 mA
[13:59:28.570] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  73 Ia 23.8187 mA
[13:59:28.671] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  74 Ia 23.8187 mA
[13:59:28.772] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  75 Ia 23.8187 mA
[13:59:28.873] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  76 Ia 23.8187 mA
[13:59:28.973] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  77 Ia 24.6187 mA
[13:59:29.074] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  74 Ia 23.8187 mA
[13:59:29.175] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  75 Ia 23.8187 mA
[13:59:29.276] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  76 Ia 23.8187 mA
[13:59:29.377] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  77 Ia 24.6187 mA
[13:59:29.480] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.6187 mA
[13:59:29.581] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  75 Ia 23.8187 mA
[13:59:29.682] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  76 Ia 24.6187 mA
[13:59:29.783] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  73 Ia 23.8187 mA
[13:59:29.883] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  74 Ia 23.8187 mA
[13:59:29.985] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  75 Ia 23.8187 mA
[13:59:30.085] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  76 Ia 24.6187 mA
[13:59:30.186] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  73 Ia 23.8187 mA
[13:59:30.286] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  74 Ia 23.8187 mA
[13:59:30.387] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  75 Ia 23.8187 mA
[13:59:30.488] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  76 Ia 23.8187 mA
[13:59:30.588] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 24.6187 mA
[13:59:30.615] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  82
[13:59:30.616] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  79
[13:59:30.616] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[13:59:30.616] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  77
[13:59:30.616] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  79
[13:59:30.616] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  76
[13:59:30.616] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  91
[13:59:30.616] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  81
[13:59:30.616] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  88
[13:59:30.617] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  81
[13:59:30.617] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  83
[13:59:30.617] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  82
[13:59:30.617] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  77
[13:59:30.617] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[13:59:30.617] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  77
[13:59:30.617] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[13:59:32.444] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[13:59:32.444] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  18.5  18.5  18.5  19.3  20.1  18.5  19.3  18.5  18.5  18.5  18.5  18.5  19.3
[13:59:32.476] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:32.476] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:59:32.476] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:32.611] <TB1>     INFO: Expecting 231680 events.
[13:59:40.708] <TB1>     INFO: 231680 events read in total (7379ms).
[13:59:40.864] <TB1>     INFO: Test took 8386ms.
[13:59:41.065] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 103 and Delta(CalDel) = 62
[13:59:41.069] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 113 and Delta(CalDel) = 61
[13:59:41.072] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 60
[13:59:41.076] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 106 and Delta(CalDel) = 64
[13:59:41.079] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 82 and Delta(CalDel) = 62
[13:59:41.083] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 79 and Delta(CalDel) = 61
[13:59:41.087] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 95 and Delta(CalDel) = 59
[13:59:41.090] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 107 and Delta(CalDel) = 66
[13:59:41.093] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 62
[13:59:41.097] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 89 and Delta(CalDel) = 63
[13:59:41.101] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 89 and Delta(CalDel) = 62
[13:59:41.104] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 79 and Delta(CalDel) = 59
[13:59:41.108] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 60
[13:59:41.111] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 57
[13:59:41.116] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 91 and Delta(CalDel) = 63
[13:59:41.119] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 112 and Delta(CalDel) = 63
[13:59:41.162] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:59:41.198] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:41.198] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:59:41.198] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:41.334] <TB1>     INFO: Expecting 231680 events.
[13:59:49.531] <TB1>     INFO: 231680 events read in total (7482ms).
[13:59:49.535] <TB1>     INFO: Test took 8333ms.
[13:59:49.558] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[13:59:49.877] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[13:59:49.881] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30
[13:59:49.884] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31.5
[13:59:49.888] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[13:59:49.891] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[13:59:49.895] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[13:59:49.898] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 32.5
[13:59:49.902] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[13:59:49.905] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[13:59:49.909] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:59:49.913] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[13:59:49.916] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[13:59:49.920] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:59:49.923] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 32
[13:59:49.927] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 32.5
[13:59:49.963] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:59:49.963] <TB1>     INFO: CalDel:      136   134   141   141   137   139   126   145   148   139   143   127   127   129   143   136
[13:59:49.963] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:59:49.968] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C0.dat
[13:59:49.968] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C1.dat
[13:59:49.968] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C2.dat
[13:59:49.968] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C3.dat
[13:59:49.968] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C4.dat
[13:59:49.969] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C5.dat
[13:59:49.969] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C6.dat
[13:59:49.969] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C7.dat
[13:59:49.969] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C8.dat
[13:59:49.969] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C9.dat
[13:59:49.969] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C10.dat
[13:59:49.969] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C11.dat
[13:59:49.970] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C12.dat
[13:59:49.970] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C13.dat
[13:59:49.970] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C14.dat
[13:59:49.970] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C15.dat
[13:59:49.970] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:59:49.970] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:59:49.970] <TB1>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[13:59:49.971] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:59:50.056] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:59:50.056] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:59:50.056] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:59:50.056] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:59:50.058] <TB1>     INFO: ######################################################################
[13:59:50.058] <TB1>     INFO: PixTestTiming::doTest()
[13:59:50.058] <TB1>     INFO: ######################################################################
[13:59:50.059] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:50.059] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:59:50.059] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:50.059] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:59:51.954] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:59:54.227] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:59:56.500] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:59:58.775] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:00:01.047] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:00:03.320] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:00:05.594] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:00:07.867] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:00:10.140] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:00:12.413] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:00:14.687] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:00:16.959] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:00:19.232] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:00:21.506] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:00:23.778] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:00:26.052] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:00:27.571] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:00:29.091] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:00:30.611] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:00:32.131] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:00:33.650] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:00:35.172] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:00:36.691] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:00:38.211] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:00:39.730] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:00:42.379] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:00:44.463] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:00:47.298] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:00:50.135] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:00:53.159] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:00:55.995] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:00:58.831] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:01:00.351] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:01:01.871] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:01:03.393] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:01:04.912] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:01:06.432] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:01:07.953] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:01:09.473] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:01:10.993] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:01:13.267] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:01:14.788] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:01:16.309] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:01:17.830] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:01:19.350] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:01:20.871] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:01:22.391] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:01:23.912] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:01:26.185] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:01:28.458] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:01:30.731] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:01:32.004] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:01:35.278] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:01:37.553] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:01:39.826] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:01:42.100] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:01:44.374] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:01:46.646] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:01:48.919] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:01:51.192] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:01:53.466] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:01:55.741] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:01:58.014] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:02:00.287] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:02:02.560] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:02:04.834] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:02:07.108] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:02:09.381] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:02:11.654] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:02:13.928] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:02:16.202] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:02:18.476] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:02:20.749] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:02:23.022] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:02:25.296] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:02:27.571] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:02:29.845] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:02:32.118] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:02:34.393] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:02:36.666] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:02:38.186] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:02:39.707] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:02:41.226] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:02:42.746] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:02:44.266] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:02:45.785] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:02:47.305] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:02:48.825] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:02:50.345] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:02:52.429] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:02:53.949] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:02:56.221] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:02:58.681] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:03:00.954] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:03:02.850] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:03:04.745] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:03:06.265] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:03:07.786] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:03:09.306] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:03:10.827] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:03:12.347] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:03:13.868] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:03:15.388] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:03:16.908] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:03:19.181] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:03:20.701] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:03:22.220] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:03:23.740] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:03:25.260] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:03:27.532] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:03:29.052] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:03:30.572] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:03:32.846] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:03:35.120] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:03:37.392] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:03:39.665] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:03:41.938] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:03:44.212] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:03:46.485] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:03:48.760] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:03:51.032] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:03:53.306] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:03:55.580] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:03:57.854] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:04:00.127] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:04:02.400] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:04:04.673] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:04:07.331] <TB1>     INFO: TBM Phase Settings: 236
[14:04:07.331] <TB1>     INFO: 400MHz Phase: 3
[14:04:07.331] <TB1>     INFO: 160MHz Phase: 7
[14:04:07.331] <TB1>     INFO: Functional Phase Area: 4
[14:04:07.335] <TB1>     INFO: Test took 257276 ms.
[14:04:07.335] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:04:07.335] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:07.335] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:04:07.335] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:07.335] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:04:09.228] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:04:11.501] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:04:13.772] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:04:16.044] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:04:18.315] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:04:20.587] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:04:22.859] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:04:26.634] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:04:28.154] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:04:29.674] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:04:31.948] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:04:34.221] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:04:36.495] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:04:38.768] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:04:41.042] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:04:42.561] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:04:44.080] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:04:45.601] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:04:47.874] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:04:50.147] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:04:52.420] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:04:54.693] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:04:56.966] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:04:58.486] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:05:00.006] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:05:01.526] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:05:03.800] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:05:06.074] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:05:08.347] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:05:10.620] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:05:12.895] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:05:14.415] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:05:15.934] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:05:17.455] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:05:19.728] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:05:21.001] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:05:24.275] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:05:26.548] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:05:28.822] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:05:30.341] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:05:31.862] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:05:33.382] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:05:35.655] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:05:37.929] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:05:40.206] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:05:42.478] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:05:44.752] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:05:46.271] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:05:47.791] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:05:49.310] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:05:51.583] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:05:53.856] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:05:56.131] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:05:58.404] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:06:00.677] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:06:02.196] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:06:03.716] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:06:05.236] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:06:07.509] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:06:09.783] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:06:12.057] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:06:14.330] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:06:16.603] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:06:18.505] <TB1>     INFO: ROC Delay Settings: 228
[14:06:18.505] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:06:18.505] <TB1>     INFO: ROC Port 0 Delay: 4
[14:06:18.505] <TB1>     INFO: ROC Port 1 Delay: 4
[14:06:18.505] <TB1>     INFO: Functional ROC Area: 5
[14:06:18.508] <TB1>     INFO: Test took 131173 ms.
[14:06:18.508] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:06:18.508] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:18.508] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:06:18.508] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:19.648] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4838 4838 4838 4838 4838 4838 4838 4838 e062 c000 a101 8000 4838 4838 4839 4839 4838 4839 4839 4838 e062 c000 
[14:06:19.649] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4838 4838 4838 4838 4838 4838 4838 4838 e022 c000 a102 8040 4838 4839 4838 4839 4838 4838 4838 4839 e022 c000 
[14:06:19.649] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4838 4839 4838 4838 4838 4838 4838 4838 e022 c000 a103 80b1 4838 4838 4838 4838 4838 4838 4838 4839 e022 c000 
[14:06:19.649] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:06:33.894] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:33.895] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:06:48.092] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:48.092] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:07:02.330] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:02.330] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:07:16.565] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:16.565] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:07:30.766] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:30.766] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:07:44.972] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:44.972] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:07:59.134] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:59.134] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:08:13.326] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:13.327] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:08:27.493] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:27.493] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:08:41.674] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:42.049] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:42.062] <TB1>     INFO: Decoding statistics:
[14:08:42.062] <TB1>     INFO:   General information:
[14:08:42.062] <TB1>     INFO: 	 16bit words read:         240000000
[14:08:42.062] <TB1>     INFO: 	 valid events total:       20000000
[14:08:42.062] <TB1>     INFO: 	 empty events:             20000000
[14:08:42.062] <TB1>     INFO: 	 valid events with pixels: 0
[14:08:42.062] <TB1>     INFO: 	 valid pixel hits:         0
[14:08:42.062] <TB1>     INFO:   Event errors: 	           0
[14:08:42.062] <TB1>     INFO: 	 start marker:             0
[14:08:42.062] <TB1>     INFO: 	 stop marker:              0
[14:08:42.062] <TB1>     INFO: 	 overflow:                 0
[14:08:42.063] <TB1>     INFO: 	 invalid 5bit words:       0
[14:08:42.063] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:08:42.063] <TB1>     INFO:   TBM errors: 		           0
[14:08:42.063] <TB1>     INFO: 	 flawed TBM headers:       0
[14:08:42.063] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:08:42.063] <TB1>     INFO: 	 event ID mismatches:      0
[14:08:42.063] <TB1>     INFO:   ROC errors: 		           0
[14:08:42.063] <TB1>     INFO: 	 missing ROC header(s):    0
[14:08:42.063] <TB1>     INFO: 	 misplaced readback start: 0
[14:08:42.063] <TB1>     INFO:   Pixel decoding errors:	   0
[14:08:42.063] <TB1>     INFO: 	 pixel data incomplete:    0
[14:08:42.063] <TB1>     INFO: 	 pixel address:            0
[14:08:42.063] <TB1>     INFO: 	 pulse height fill bit:    0
[14:08:42.063] <TB1>     INFO: 	 buffer corruption:        0
[14:08:42.063] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:42.063] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:08:42.063] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:42.063] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:42.063] <TB1>     INFO:    Read back bit status: 1
[14:08:42.063] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:42.063] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:42.063] <TB1>     INFO:    Timings are good!
[14:08:42.063] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:42.063] <TB1>     INFO: Test took 143555 ms.
[14:08:42.063] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:08:42.063] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:08:42.063] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:08:42.063] <TB1>     INFO: PixTestTiming::doTest took 532007 ms.
[14:08:42.063] <TB1>     INFO: PixTestTiming::doTest() done
[14:08:42.063] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:08:42.063] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:08:42.064] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:08:42.064] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:08:42.064] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:08:42.064] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:08:42.064] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:08:42.416] <TB1>     INFO: ######################################################################
[14:08:42.416] <TB1>     INFO: PixTestAlive::doTest()
[14:08:42.416] <TB1>     INFO: ######################################################################
[14:08:42.419] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:42.419] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:08:42.419] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:42.421] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:08:42.766] <TB1>     INFO: Expecting 41600 events.
[14:08:46.839] <TB1>     INFO: 41600 events read in total (3358ms).
[14:08:46.840] <TB1>     INFO: Test took 4419ms.
[14:08:46.848] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:46.848] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:08:46.848] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:08:47.223] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:08:47.223] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:08:47.223] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:08:47.227] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:47.227] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:08:47.227] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:47.228] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:08:47.579] <TB1>     INFO: Expecting 41600 events.
[14:08:50.559] <TB1>     INFO: 41600 events read in total (2265ms).
[14:08:50.560] <TB1>     INFO: Test took 3331ms.
[14:08:50.560] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:50.560] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:08:50.560] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:08:50.560] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:08:50.969] <TB1>     INFO: PixTestAlive::maskTest() done
[14:08:50.969] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:08:50.972] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:50.972] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:08:50.972] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:50.974] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:08:51.322] <TB1>     INFO: Expecting 41600 events.
[14:08:55.411] <TB1>     INFO: 41600 events read in total (3374ms).
[14:08:55.412] <TB1>     INFO: Test took 4438ms.
[14:08:55.420] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:55.420] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:08:55.420] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:08:55.797] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:08:55.797] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:08:55.797] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:08:55.797] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:08:55.807] <TB1>     INFO: ######################################################################
[14:08:55.807] <TB1>     INFO: PixTestTrim::doTest()
[14:08:55.807] <TB1>     INFO: ######################################################################
[14:08:55.809] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:55.809] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:08:55.810] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:55.886] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:08:55.886] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:08:55.910] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:55.910] <TB1>     INFO:     run 1 of 1
[14:08:55.910] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:56.253] <TB1>     INFO: Expecting 5025280 events.
[14:09:41.319] <TB1>     INFO: 1390200 events read in total (44351ms).
[14:10:25.406] <TB1>     INFO: 2766464 events read in total (88438ms).
[14:11:09.743] <TB1>     INFO: 4148544 events read in total (132776ms).
[14:11:37.732] <TB1>     INFO: 5025280 events read in total (160764ms).
[14:11:37.784] <TB1>     INFO: Test took 161874ms.
[14:11:37.852] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:37.966] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:39.549] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:40.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:42.346] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:43.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:45.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:46.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:47.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:49.298] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:50.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:52.027] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:53.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:54.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:56.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:57.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:58.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:00.151] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237367296
[14:12:00.154] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.902 minThrLimit = 101.801 minThrNLimit = 128.229 -> result = 101.902 -> 101
[14:12:00.155] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6293 minThrLimit = 93.6209 minThrNLimit = 116.668 -> result = 93.6293 -> 93
[14:12:00.155] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5759 minThrLimit = 98.5489 minThrNLimit = 127.452 -> result = 98.5759 -> 98
[14:12:00.155] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9043 minThrLimit = 97.8342 minThrNLimit = 123.839 -> result = 97.9043 -> 97
[14:12:00.156] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3749 minThrLimit = 90.37 minThrNLimit = 114.471 -> result = 90.3749 -> 90
[14:12:00.156] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.459 minThrLimit = 91.4386 minThrNLimit = 114.191 -> result = 91.459 -> 91
[14:12:00.157] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.414 minThrLimit = 103.371 minThrNLimit = 130.141 -> result = 103.414 -> 103
[14:12:00.158] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.546 minThrLimit = 101.514 minThrNLimit = 128.59 -> result = 101.546 -> 101
[14:12:00.158] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7736 minThrLimit = 89.7703 minThrNLimit = 115.588 -> result = 89.7736 -> 89
[14:12:00.159] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6935 minThrLimit = 96.6933 minThrNLimit = 119.21 -> result = 96.6935 -> 96
[14:12:00.159] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0418 minThrLimit = 92.0389 minThrNLimit = 112.068 -> result = 92.0418 -> 92
[14:12:00.159] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.924 minThrLimit = 82.9049 minThrNLimit = 107.519 -> result = 82.924 -> 82
[14:12:00.160] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4922 minThrLimit = 91.4616 minThrNLimit = 112.004 -> result = 91.4922 -> 91
[14:12:00.160] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0885 minThrLimit = 90.0501 minThrNLimit = 116.507 -> result = 90.0885 -> 90
[14:12:00.161] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.318 minThrLimit = 97.3157 minThrNLimit = 121.015 -> result = 97.318 -> 97
[14:12:00.161] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.219 minThrLimit = 100.144 minThrNLimit = 125.352 -> result = 100.219 -> 100
[14:12:00.161] <TB1>     INFO: ROC 0 VthrComp = 101
[14:12:00.161] <TB1>     INFO: ROC 1 VthrComp = 93
[14:12:00.161] <TB1>     INFO: ROC 2 VthrComp = 98
[14:12:00.161] <TB1>     INFO: ROC 3 VthrComp = 97
[14:12:00.161] <TB1>     INFO: ROC 4 VthrComp = 90
[14:12:00.161] <TB1>     INFO: ROC 5 VthrComp = 91
[14:12:00.162] <TB1>     INFO: ROC 6 VthrComp = 103
[14:12:00.162] <TB1>     INFO: ROC 7 VthrComp = 101
[14:12:00.162] <TB1>     INFO: ROC 8 VthrComp = 89
[14:12:00.163] <TB1>     INFO: ROC 9 VthrComp = 96
[14:12:00.163] <TB1>     INFO: ROC 10 VthrComp = 92
[14:12:00.163] <TB1>     INFO: ROC 11 VthrComp = 82
[14:12:00.163] <TB1>     INFO: ROC 12 VthrComp = 91
[14:12:00.163] <TB1>     INFO: ROC 13 VthrComp = 90
[14:12:00.163] <TB1>     INFO: ROC 14 VthrComp = 97
[14:12:00.163] <TB1>     INFO: ROC 15 VthrComp = 100
[14:12:00.163] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:12:00.163] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:12:00.180] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:00.180] <TB1>     INFO:     run 1 of 1
[14:12:00.180] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:00.523] <TB1>     INFO: Expecting 5025280 events.
[14:12:35.249] <TB1>     INFO: 886056 events read in total (34010ms).
[14:13:10.228] <TB1>     INFO: 1769680 events read in total (68990ms).
[14:13:45.727] <TB1>     INFO: 2652520 events read in total (104488ms).
[14:14:21.528] <TB1>     INFO: 3526440 events read in total (140289ms).
[14:14:56.824] <TB1>     INFO: 4395232 events read in total (175586ms).
[14:15:22.547] <TB1>     INFO: 5025280 events read in total (201308ms).
[14:15:22.624] <TB1>     INFO: Test took 202445ms.
[14:15:22.805] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:23.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:24.843] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:26.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:28.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:29.873] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:31.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:33.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:34.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:36.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:38.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:39.776] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:41.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:43.005] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:44.645] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:46.261] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:47.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:49.534] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255848448
[14:15:49.537] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.4493 for pixel 12/2 mean/min/max = 44.1655/32.8053/55.5256
[14:15:49.538] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 63.6992 for pixel 0/1 mean/min/max = 47.8292/31.6918/63.9666
[14:15:49.538] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.6992 for pixel 5/79 mean/min/max = 45.586/31.4065/59.7655
[14:15:49.538] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.6151 for pixel 6/2 mean/min/max = 44.2026/32.4647/55.9405
[14:15:49.539] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.0189 for pixel 17/2 mean/min/max = 45.5831/33.0101/58.1561
[14:15:49.539] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.0167 for pixel 0/78 mean/min/max = 44.4659/33.788/55.1438
[14:15:49.539] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.4304 for pixel 21/4 mean/min/max = 44.7524/33.0252/56.4796
[14:15:49.540] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.2794 for pixel 15/2 mean/min/max = 44.3191/32.1506/56.4877
[14:15:49.540] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.6477 for pixel 8/45 mean/min/max = 45.1515/34.5591/55.7439
[14:15:49.541] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.1347 for pixel 17/3 mean/min/max = 44.9316/32.6005/57.2627
[14:15:49.541] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.974 for pixel 11/8 mean/min/max = 45.7591/32.5384/58.9799
[14:15:49.541] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.0392 for pixel 3/14 mean/min/max = 44.0088/32.9285/55.0891
[14:15:49.542] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.7534 for pixel 7/1 mean/min/max = 46.2175/32.6559/59.7792
[14:15:49.542] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.3669 for pixel 29/0 mean/min/max = 44.6781/33.9509/55.4053
[14:15:49.542] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.2384 for pixel 17/67 mean/min/max = 43.6103/31.9544/55.2663
[14:15:49.543] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.5441 for pixel 13/0 mean/min/max = 44.0531/31.5319/56.5743
[14:15:49.543] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:15:49.675] <TB1>     INFO: Expecting 411648 events.
[14:15:57.387] <TB1>     INFO: 411648 events read in total (6997ms).
[14:15:57.394] <TB1>     INFO: Expecting 411648 events.
[14:16:04.950] <TB1>     INFO: 411648 events read in total (6894ms).
[14:16:04.959] <TB1>     INFO: Expecting 411648 events.
[14:16:12.548] <TB1>     INFO: 411648 events read in total (6921ms).
[14:16:12.567] <TB1>     INFO: Expecting 411648 events.
[14:16:19.987] <TB1>     INFO: 411648 events read in total (6793ms).
[14:16:19.001] <TB1>     INFO: Expecting 411648 events.
[14:16:27.596] <TB1>     INFO: 411648 events read in total (6935ms).
[14:16:27.613] <TB1>     INFO: Expecting 411648 events.
[14:16:35.113] <TB1>     INFO: 411648 events read in total (6847ms).
[14:16:35.131] <TB1>     INFO: Expecting 411648 events.
[14:16:42.582] <TB1>     INFO: 411648 events read in total (6793ms).
[14:16:42.608] <TB1>     INFO: Expecting 411648 events.
[14:16:50.073] <TB1>     INFO: 411648 events read in total (6821ms).
[14:16:50.100] <TB1>     INFO: Expecting 411648 events.
[14:16:57.570] <TB1>     INFO: 411648 events read in total (6821ms).
[14:16:57.598] <TB1>     INFO: Expecting 411648 events.
[14:17:05.100] <TB1>     INFO: 411648 events read in total (6857ms).
[14:17:05.129] <TB1>     INFO: Expecting 411648 events.
[14:17:12.693] <TB1>     INFO: 411648 events read in total (6925ms).
[14:17:12.723] <TB1>     INFO: Expecting 411648 events.
[14:17:20.307] <TB1>     INFO: 411648 events read in total (6940ms).
[14:17:20.341] <TB1>     INFO: Expecting 411648 events.
[14:17:28.006] <TB1>     INFO: 411648 events read in total (7026ms).
[14:17:28.043] <TB1>     INFO: Expecting 411648 events.
[14:17:35.700] <TB1>     INFO: 411648 events read in total (7023ms).
[14:17:35.738] <TB1>     INFO: Expecting 411648 events.
[14:17:43.342] <TB1>     INFO: 411648 events read in total (6970ms).
[14:17:43.388] <TB1>     INFO: Expecting 411648 events.
[14:17:50.901] <TB1>     INFO: 411648 events read in total (6891ms).
[14:17:50.947] <TB1>     INFO: Test took 121404ms.
[14:17:51.468] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2847 < 35 for itrim = 109; old thr = 34.248 ... break
[14:17:51.496] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4746 < 35 for itrim = 112; old thr = 34.3485 ... break
[14:17:51.531] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0212 < 35 for itrim+1 = 100; old thr = 34.6877 ... break
[14:17:51.575] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2398 < 35 for itrim = 109; old thr = 33.6739 ... break
[14:17:51.612] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1377 < 35 for itrim = 102; old thr = 34.8401 ... break
[14:17:51.645] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0975 < 35 for itrim = 103; old thr = 34.466 ... break
[14:17:51.683] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0829 < 35 for itrim = 110; old thr = 33.932 ... break
[14:17:51.723] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1304 < 35 for itrim = 97; old thr = 34.6051 ... break
[14:17:51.767] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.125 < 35 for itrim = 104; old thr = 34.3141 ... break
[14:17:51.812] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1706 < 35 for itrim+1 = 117; old thr = 34.8676 ... break
[14:17:51.842] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0036 < 35 for itrim+1 = 111; old thr = 34.8414 ... break
[14:17:51.879] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4723 < 35 for itrim+1 = 95; old thr = 34.894 ... break
[14:17:51.913] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2244 < 35 for itrim = 114; old thr = 34.5023 ... break
[14:17:51.957] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0377 < 35 for itrim = 98; old thr = 34.4645 ... break
[14:17:51.001] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8255 < 35 for itrim+1 = 109; old thr = 34.8582 ... break
[14:17:52.040] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7532 < 35 for itrim+1 = 101; old thr = 34.9488 ... break
[14:17:52.115] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:17:52.125] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:52.125] <TB1>     INFO:     run 1 of 1
[14:17:52.126] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:52.469] <TB1>     INFO: Expecting 5025280 events.
[14:18:27.438] <TB1>     INFO: 869520 events read in total (34253ms).
[14:19:02.177] <TB1>     INFO: 1736672 events read in total (68992ms).
[14:19:37.190] <TB1>     INFO: 2603208 events read in total (104005ms).
[14:20:11.983] <TB1>     INFO: 3460520 events read in total (138798ms).
[14:20:47.057] <TB1>     INFO: 4313112 events read in total (173872ms).
[14:21:16.359] <TB1>     INFO: 5025280 events read in total (203174ms).
[14:21:16.442] <TB1>     INFO: Test took 204317ms.
[14:21:16.625] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:17.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:18.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:20.110] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:21.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:23.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:24.775] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:26.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:27.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:29.427] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:30.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:32.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:34.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:35.549] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:37.111] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:38.629] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:40.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:41.670] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263319552
[14:21:41.672] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 6.982984 .. 49.562121
[14:21:41.746] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 6 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:21:41.756] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:41.756] <TB1>     INFO:     run 1 of 1
[14:21:41.756] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:42.099] <TB1>     INFO: Expecting 1797120 events.
[14:22:21.793] <TB1>     INFO: 1127448 events read in total (38979ms).
[14:22:45.720] <TB1>     INFO: 1797120 events read in total (62906ms).
[14:22:45.737] <TB1>     INFO: Test took 63981ms.
[14:22:45.776] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:45.858] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:46.860] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:47.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:48.871] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:49.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:50.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:51.839] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:52.835] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:53.832] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:54.843] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:55.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:56.930] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:57.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:58.914] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:59.905] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:00.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:01.895] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244879360
[14:23:01.976] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.305589 .. 42.679514
[14:23:02.052] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:23:02.062] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:02.062] <TB1>     INFO:     run 1 of 1
[14:23:02.062] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:02.405] <TB1>     INFO: Expecting 1530880 events.
[14:23:44.654] <TB1>     INFO: 1190632 events read in total (41534ms).
[14:23:56.361] <TB1>     INFO: 1530880 events read in total (53241ms).
[14:23:56.379] <TB1>     INFO: Test took 54318ms.
[14:23:56.413] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:56.480] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:57.424] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:58.364] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:59.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:00.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:01.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:02.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:03.091] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:04.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:04.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:05.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:06.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:07.823] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:08.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:09.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:10.646] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:11.588] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290926592
[14:24:11.670] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.320961 .. 39.002006
[14:24:11.744] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:24:11.754] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:11.754] <TB1>     INFO:     run 1 of 1
[14:24:11.754] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:12.097] <TB1>     INFO: Expecting 1264640 events.
[14:24:53.964] <TB1>     INFO: 1189096 events read in total (41152ms).
[14:24:56.912] <TB1>     INFO: 1264640 events read in total (44100ms).
[14:24:56.927] <TB1>     INFO: Test took 45173ms.
[14:24:56.955] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:57.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:57.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:58.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:59.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:00.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:01.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:02.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:03.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:04.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:05.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:06.389] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:07.349] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:08.309] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:09.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:10.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:11.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:12.144] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310616064
[14:25:12.226] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.068535 .. 39.002006
[14:25:12.300] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:25:12.310] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:12.310] <TB1>     INFO:     run 1 of 1
[14:25:12.310] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:12.654] <TB1>     INFO: Expecting 1164800 events.
[14:25:55.075] <TB1>     INFO: 1162088 events read in total (41707ms).
[14:25:55.564] <TB1>     INFO: 1164800 events read in total (42196ms).
[14:25:55.580] <TB1>     INFO: Test took 43269ms.
[14:25:55.630] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:55.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:57.202] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:58.489] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:59.533] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:00.729] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:01.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:02.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:03.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:04.909] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:05.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:07.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:08.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:08.994] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:09.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:10.815] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:11.729] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:12.646] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303329280
[14:26:12.731] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:26:12.732] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:26:12.742] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:12.742] <TB1>     INFO:     run 1 of 1
[14:26:12.742] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:13.086] <TB1>     INFO: Expecting 1364480 events.
[14:26:53.406] <TB1>     INFO: 1073824 events read in total (39605ms).
[14:27:04.145] <TB1>     INFO: 1364480 events read in total (50344ms).
[14:27:04.158] <TB1>     INFO: Test took 51416ms.
[14:27:04.191] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:04.270] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:05.238] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:06.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:07.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:08.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:09.144] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:10.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:11.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:12.102] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:13.083] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:14.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:15.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:16.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:16.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:17.973] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:18.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:19.929] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279900160
[14:27:19.965] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C0.dat
[14:27:19.966] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C1.dat
[14:27:19.966] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C2.dat
[14:27:19.966] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C3.dat
[14:27:19.967] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C4.dat
[14:27:19.967] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C5.dat
[14:27:19.967] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C6.dat
[14:27:19.967] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C7.dat
[14:27:19.967] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C8.dat
[14:27:19.967] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C9.dat
[14:27:19.967] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C10.dat
[14:27:19.968] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C11.dat
[14:27:19.968] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C12.dat
[14:27:19.968] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C13.dat
[14:27:19.968] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C14.dat
[14:27:19.968] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C15.dat
[14:27:19.968] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C0.dat
[14:27:19.976] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C1.dat
[14:27:19.986] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C2.dat
[14:27:19.994] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C3.dat
[14:27:19.001] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C4.dat
[14:27:20.008] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C5.dat
[14:27:20.015] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C6.dat
[14:27:20.022] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C7.dat
[14:27:20.029] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C8.dat
[14:27:20.036] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C9.dat
[14:27:20.043] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C10.dat
[14:27:20.050] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C11.dat
[14:27:20.057] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C12.dat
[14:27:20.064] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C13.dat
[14:27:20.071] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C14.dat
[14:27:20.078] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C15.dat
[14:27:20.085] <TB1>     INFO: PixTestTrim::trimTest() done
[14:27:20.085] <TB1>     INFO: vtrim:     109 112 100 109 102 103 110  97 104 117 111  95 114  98 109 101 
[14:27:20.085] <TB1>     INFO: vthrcomp:  101  93  98  97  90  91 103 101  89  96  92  82  91  90  97 100 
[14:27:20.085] <TB1>     INFO: vcal mean:  34.89  34.95  34.91  34.93  34.98  34.91  34.98  34.96  34.94  34.94  34.93  34.96  34.93  34.90  34.89  34.91 
[14:27:20.085] <TB1>     INFO: vcal RMS:    0.82   0.86   0.83   0.79   0.83   0.80   0.83   0.80   0.76   0.80   0.86   0.78   0.86   0.77   0.83   0.86 
[14:27:20.085] <TB1>     INFO: bits mean:  10.01   8.63   9.20   9.72   9.22   9.65   9.68   9.76   9.22   9.70   9.76  10.17   9.42   9.64  10.46  10.18 
[14:27:20.085] <TB1>     INFO: bits RMS:    2.46   2.94   2.97   2.61   2.71   2.47   2.58   2.68   2.48   2.58   2.52   2.36   2.59   2.48   2.41   2.57 
[14:27:20.095] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:20.095] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:27:20.095] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:20.098] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:27:20.098] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:27:20.110] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:20.110] <TB1>     INFO:     run 1 of 1
[14:27:20.110] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:20.457] <TB1>     INFO: Expecting 4160000 events.
[14:28:06.809] <TB1>     INFO: 1134905 events read in total (45636ms).
[14:28:52.727] <TB1>     INFO: 2255835 events read in total (91555ms).
[14:29:38.299] <TB1>     INFO: 3363690 events read in total (137127ms).
[14:30:09.946] <TB1>     INFO: 4160000 events read in total (168773ms).
[14:30:10.019] <TB1>     INFO: Test took 169909ms.
[14:30:10.159] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:10.423] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:12.296] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:14.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:16.046] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:17.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:19.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:21.638] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:23.533] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:25.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:27.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:29.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:30.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:32.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:34.746] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:36.601] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:38.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:40.342] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274690048
[14:30:40.343] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:30:40.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:30:40.421] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:30:40.432] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:30:40.432] <TB1>     INFO:     run 1 of 1
[14:30:40.432] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:40.781] <TB1>     INFO: Expecting 3244800 events.
[14:31:29.570] <TB1>     INFO: 1243000 events read in total (48073ms).
[14:32:17.779] <TB1>     INFO: 2460715 events read in total (96282ms).
[14:32:48.841] <TB1>     INFO: 3244800 events read in total (127345ms).
[14:32:48.895] <TB1>     INFO: Test took 128464ms.
[14:32:48.987] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:49.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:50.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:52.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:54.035] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:55.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:57.354] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:59.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:00.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:02.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:04.567] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:06.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:08.039] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:09.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:11.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:13.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:15.340] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:17.329] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288460800
[14:33:17.330] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:33:17.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:33:17.422] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 145 (-1/-1) hits flags = 528 (plus default)
[14:33:17.442] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:17.442] <TB1>     INFO:     run 1 of 1
[14:33:17.442] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:17.804] <TB1>     INFO: Expecting 3036800 events.
[14:34:08.435] <TB1>     INFO: 1298480 events read in total (49915ms).
[14:34:57.959] <TB1>     INFO: 2565105 events read in total (99439ms).
[14:35:16.794] <TB1>     INFO: 3036800 events read in total (118275ms).
[14:35:16.833] <TB1>     INFO: Test took 119392ms.
[14:35:16.903] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:17.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:18.554] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:20.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:21.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:23.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:25.047] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:26.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:28.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:29.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:31.509] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:33.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:34.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:36.410] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:38.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:39.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:41.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:42.690] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250867712
[14:35:42.691] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:35:42.766] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:35:42.767] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 146 (-1/-1) hits flags = 528 (plus default)
[14:35:42.778] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:42.779] <TB1>     INFO:     run 1 of 1
[14:35:42.779] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:43.127] <TB1>     INFO: Expecting 3057600 events.
[14:36:32.777] <TB1>     INFO: 1291620 events read in total (48935ms).
[14:37:21.180] <TB1>     INFO: 2552475 events read in total (97338ms).
[14:37:41.545] <TB1>     INFO: 3057600 events read in total (117704ms).
[14:37:41.618] <TB1>     INFO: Test took 118840ms.
[14:37:41.746] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:41.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:43.421] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:44.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:46.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:48.043] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:49.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:51.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:52.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:54.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:55.790] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:57.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:58.833] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:00.427] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:01.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:03.528] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:05.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:06.689] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279314432
[14:38:06.690] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:38:06.763] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:38:06.763] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 146 (-1/-1) hits flags = 528 (plus default)
[14:38:06.774] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:06.774] <TB1>     INFO:     run 1 of 1
[14:38:06.774] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:07.116] <TB1>     INFO: Expecting 3057600 events.
[14:38:57.361] <TB1>     INFO: 1290895 events read in total (49530ms).
[14:39:45.315] <TB1>     INFO: 2551060 events read in total (97484ms).
[14:40:05.591] <TB1>     INFO: 3057600 events read in total (117760ms).
[14:40:05.625] <TB1>     INFO: Test took 118852ms.
[14:40:05.696] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:05.839] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:07.454] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:09.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:10.691] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:12.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:13.955] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:15.586] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:17.170] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:18.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:20.402] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:21.970] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:23.577] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:25.243] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:26.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:28.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:30.074] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:31.658] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 349859840
[14:40:31.659] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.99686, thr difference RMS: 1.63219
[14:40:31.659] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.83006, thr difference RMS: 1.73016
[14:40:31.660] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.17635, thr difference RMS: 1.66063
[14:40:31.660] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.4738, thr difference RMS: 1.53346
[14:40:31.660] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.80734, thr difference RMS: 1.52159
[14:40:31.660] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.7108, thr difference RMS: 1.58463
[14:40:31.660] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.1513, thr difference RMS: 1.80241
[14:40:31.661] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.61726, thr difference RMS: 1.66065
[14:40:31.661] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.00305, thr difference RMS: 1.32256
[14:40:31.661] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.69882, thr difference RMS: 1.68095
[14:40:31.661] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.02139, thr difference RMS: 1.55254
[14:40:31.661] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.17086, thr difference RMS: 1.14159
[14:40:31.662] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.28193, thr difference RMS: 1.62987
[14:40:31.662] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.33124, thr difference RMS: 1.48819
[14:40:31.662] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.77262, thr difference RMS: 1.61609
[14:40:31.662] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.72712, thr difference RMS: 1.77094
[14:40:31.662] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.90235, thr difference RMS: 1.62845
[14:40:31.663] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.84324, thr difference RMS: 1.73114
[14:40:31.663] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.1183, thr difference RMS: 1.66781
[14:40:31.663] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.4325, thr difference RMS: 1.5069
[14:40:31.663] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.78174, thr difference RMS: 1.50074
[14:40:31.663] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.68892, thr difference RMS: 1.58634
[14:40:31.664] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.10584, thr difference RMS: 1.80144
[14:40:31.664] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.65324, thr difference RMS: 1.66682
[14:40:31.664] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.05419, thr difference RMS: 1.3033
[14:40:31.664] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.55427, thr difference RMS: 1.68817
[14:40:31.664] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.98139, thr difference RMS: 1.57307
[14:40:31.665] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.23897, thr difference RMS: 1.14685
[14:40:31.665] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.20447, thr difference RMS: 1.63108
[14:40:31.665] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.37156, thr difference RMS: 1.46477
[14:40:31.665] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.7775, thr difference RMS: 1.61177
[14:40:31.665] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.75861, thr difference RMS: 1.79209
[14:40:31.666] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.99054, thr difference RMS: 1.61528
[14:40:31.666] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.90373, thr difference RMS: 1.72638
[14:40:31.666] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.16119, thr difference RMS: 1.66561
[14:40:31.666] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.44311, thr difference RMS: 1.5073
[14:40:31.666] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.88165, thr difference RMS: 1.49748
[14:40:31.667] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.75239, thr difference RMS: 1.58156
[14:40:31.667] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.20734, thr difference RMS: 1.81767
[14:40:31.667] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.72541, thr difference RMS: 1.64625
[14:40:31.667] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.14668, thr difference RMS: 1.28638
[14:40:31.667] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.44235, thr difference RMS: 1.6903
[14:40:31.668] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.11189, thr difference RMS: 1.53633
[14:40:31.668] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.38652, thr difference RMS: 1.13594
[14:40:31.668] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.29482, thr difference RMS: 1.60196
[14:40:31.668] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.49758, thr difference RMS: 1.42861
[14:40:31.668] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.8341, thr difference RMS: 1.59064
[14:40:31.669] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.83944, thr difference RMS: 1.75418
[14:40:31.669] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.93963, thr difference RMS: 1.61613
[14:40:31.669] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.90794, thr difference RMS: 1.73619
[14:40:31.669] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.25992, thr difference RMS: 1.64569
[14:40:31.669] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.4909, thr difference RMS: 1.51888
[14:40:31.670] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.0164, thr difference RMS: 1.48474
[14:40:31.670] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.58394, thr difference RMS: 1.58898
[14:40:31.670] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.30272, thr difference RMS: 1.82508
[14:40:31.670] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.8631, thr difference RMS: 1.67455
[14:40:31.670] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.26796, thr difference RMS: 1.29031
[14:40:31.671] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.48583, thr difference RMS: 1.69965
[14:40:31.671] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.08478, thr difference RMS: 1.56214
[14:40:31.671] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.43463, thr difference RMS: 1.1286
[14:40:31.671] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.35902, thr difference RMS: 1.60166
[14:40:31.671] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.66296, thr difference RMS: 1.43354
[14:40:31.672] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.94772, thr difference RMS: 1.58865
[14:40:31.672] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.01147, thr difference RMS: 1.75229
[14:40:31.775] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:40:31.778] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1895 seconds
[14:40:31.778] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:40:32.488] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:40:32.488] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:40:32.491] <TB1>     INFO: ######################################################################
[14:40:32.491] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:40:32.491] <TB1>     INFO: ######################################################################
[14:40:32.491] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:32.492] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:40:32.492] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:32.492] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:40:32.502] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:40:32.502] <TB1>     INFO:     run 1 of 1
[14:40:32.502] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:32.846] <TB1>     INFO: Expecting 59072000 events.
[14:41:00.918] <TB1>     INFO: 1071800 events read in total (27358ms).
[14:41:28.957] <TB1>     INFO: 2140000 events read in total (55397ms).
[14:41:57.466] <TB1>     INFO: 3208800 events read in total (83907ms).
[14:42:25.919] <TB1>     INFO: 4281800 events read in total (112359ms).
[14:42:55.514] <TB1>     INFO: 5350400 events read in total (141954ms).
[14:43:23.420] <TB1>     INFO: 6418200 events read in total (169860ms).
[14:43:52.082] <TB1>     INFO: 7488600 events read in total (198522ms).
[14:44:20.340] <TB1>     INFO: 8558600 events read in total (226780ms).
[14:44:49.122] <TB1>     INFO: 9627200 events read in total (255562ms).
[14:45:17.765] <TB1>     INFO: 10698600 events read in total (284205ms).
[14:45:46.405] <TB1>     INFO: 11767000 events read in total (312845ms).
[14:46:15.453] <TB1>     INFO: 12835000 events read in total (341893ms).
[14:46:44.330] <TB1>     INFO: 13905800 events read in total (370770ms).
[14:47:13.294] <TB1>     INFO: 14976600 events read in total (399734ms).
[14:47:42.261] <TB1>     INFO: 16045000 events read in total (428701ms).
[14:48:11.184] <TB1>     INFO: 17114600 events read in total (457624ms).
[14:48:40.099] <TB1>     INFO: 18184200 events read in total (486539ms).
[14:49:09.045] <TB1>     INFO: 19252800 events read in total (515485ms).
[14:49:38.024] <TB1>     INFO: 20323600 events read in total (544464ms).
[14:50:06.980] <TB1>     INFO: 21393800 events read in total (573420ms).
[14:50:35.974] <TB1>     INFO: 22462000 events read in total (602414ms).
[14:51:04.996] <TB1>     INFO: 23530600 events read in total (631436ms).
[14:51:34.052] <TB1>     INFO: 24602200 events read in total (660492ms).
[14:52:03.065] <TB1>     INFO: 25671000 events read in total (689505ms).
[14:52:31.956] <TB1>     INFO: 26739400 events read in total (718396ms).
[14:53:00.938] <TB1>     INFO: 27810200 events read in total (747378ms).
[14:53:29.923] <TB1>     INFO: 28878600 events read in total (776363ms).
[14:53:58.913] <TB1>     INFO: 29947200 events read in total (805353ms).
[14:54:27.889] <TB1>     INFO: 31020600 events read in total (834329ms).
[14:54:56.807] <TB1>     INFO: 32089000 events read in total (863247ms).
[14:55:25.732] <TB1>     INFO: 33156800 events read in total (892172ms).
[14:55:54.705] <TB1>     INFO: 34227400 events read in total (921145ms).
[14:56:23.601] <TB1>     INFO: 35296800 events read in total (950041ms).
[14:56:52.574] <TB1>     INFO: 36365600 events read in total (979014ms).
[14:57:21.492] <TB1>     INFO: 37437400 events read in total (1007932ms).
[14:57:50.505] <TB1>     INFO: 38505200 events read in total (1036945ms).
[14:58:19.390] <TB1>     INFO: 39572600 events read in total (1065830ms).
[14:58:48.277] <TB1>     INFO: 40641600 events read in total (1094717ms).
[14:59:17.306] <TB1>     INFO: 41713400 events read in total (1123746ms).
[14:59:46.242] <TB1>     INFO: 42781000 events read in total (1152682ms).
[15:00:15.090] <TB1>     INFO: 43848000 events read in total (1181530ms).
[15:00:44.033] <TB1>     INFO: 44916000 events read in total (1210473ms).
[15:01:13.131] <TB1>     INFO: 45987000 events read in total (1239571ms).
[15:01:41.982] <TB1>     INFO: 47055000 events read in total (1268422ms).
[15:02:11.117] <TB1>     INFO: 48123000 events read in total (1297557ms).
[15:02:40.083] <TB1>     INFO: 49190400 events read in total (1326523ms).
[15:03:08.976] <TB1>     INFO: 50260400 events read in total (1355416ms).
[15:03:37.911] <TB1>     INFO: 51328600 events read in total (1384351ms).
[15:04:06.849] <TB1>     INFO: 52396400 events read in total (1413289ms).
[15:04:35.837] <TB1>     INFO: 53467000 events read in total (1442277ms).
[15:05:04.829] <TB1>     INFO: 54536200 events read in total (1471269ms).
[15:05:33.662] <TB1>     INFO: 55603600 events read in total (1500102ms).
[15:06:02.616] <TB1>     INFO: 56670800 events read in total (1529056ms).
[15:06:31.547] <TB1>     INFO: 57739800 events read in total (1557987ms).
[15:07:00.468] <TB1>     INFO: 58810600 events read in total (1586908ms).
[15:07:07.695] <TB1>     INFO: 59072000 events read in total (1594135ms).
[15:07:07.715] <TB1>     INFO: Test took 1595213ms.
[15:07:07.771] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:07.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:07.902] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:09.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:09.059] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:10.239] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:10.240] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:11.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:11.399] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:12.570] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:12.570] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:13.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:13.753] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:14.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:14.949] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:16.134] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:16.134] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:17.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:17.320] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:18.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:18.511] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:19.711] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:19.711] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:20.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:20.893] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:22.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:22.082] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:23.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:23.289] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:24.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:24.469] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:25.631] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:25.631] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:26.808] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500674560
[15:07:26.846] <TB1>     INFO: PixTestScurves::scurves() done 
[15:07:26.846] <TB1>     INFO: Vcal mean:  35.06  35.09  35.06  35.04  35.08  35.07  35.07  35.10  35.02  35.04  35.04  35.06  35.02  35.04  35.08  35.04 
[15:07:26.846] <TB1>     INFO: Vcal RMS:    0.69   0.75   0.68   0.66   0.68   0.68   0.69   0.67   0.63   0.68   0.74   0.66   0.74   0.65   0.72   0.75 
[15:07:26.846] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:07:26.942] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:07:26.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:07:26.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:07:26.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:07:26.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:07:26.942] <TB1>     INFO: ######################################################################
[15:07:26.942] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:07:26.942] <TB1>     INFO: ######################################################################
[15:07:26.946] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:07:27.290] <TB1>     INFO: Expecting 41600 events.
[15:07:31.376] <TB1>     INFO: 41600 events read in total (3357ms).
[15:07:31.376] <TB1>     INFO: Test took 4429ms.
[15:07:31.384] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:31.384] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:07:31.384] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:07:31.392] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:07:31.393] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:07:31.393] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:07:31.393] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:07:31.734] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:07:32.081] <TB1>     INFO: Expecting 41600 events.
[15:07:36.233] <TB1>     INFO: 41600 events read in total (3437ms).
[15:07:36.233] <TB1>     INFO: Test took 4499ms.
[15:07:36.241] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:36.241] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:07:36.241] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:07:36.262] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.126
[15:07:36.263] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:07:36.263] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.018
[15:07:36.263] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[15:07:36.263] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 202.282
[15:07:36.263] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,13] phvalue 202
[15:07:36.263] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.278
[15:07:36.263] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:07:36.263] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.562
[15:07:36.263] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 172
[15:07:36.263] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.151
[15:07:36.263] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [18 ,6] phvalue 194
[15:07:36.264] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.62
[15:07:36.264] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 164
[15:07:36.264] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.484
[15:07:36.264] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 180
[15:07:36.264] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.909
[15:07:36.264] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 184
[15:07:36.264] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.463
[15:07:36.264] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[15:07:36.264] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.197
[15:07:36.264] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:07:36.264] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.212
[15:07:36.264] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[15:07:36.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.862
[15:07:36.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 166
[15:07:36.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 159.932
[15:07:36.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 160
[15:07:36.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.215
[15:07:36.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 195
[15:07:36.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.341
[15:07:36.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[15:07:36.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:07:36.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:07:36.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:07:36.337] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:07:36.682] <TB1>     INFO: Expecting 41600 events.
[15:07:40.840] <TB1>     INFO: 41600 events read in total (3443ms).
[15:07:40.841] <TB1>     INFO: Test took 4504ms.
[15:07:40.849] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:40.849] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:07:40.849] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:07:40.852] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:07:40.853] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 6
[15:07:40.853] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3525
[15:07:40.853] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 63
[15:07:40.853] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.6296
[15:07:40.853] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 62
[15:07:40.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 97.8497
[15:07:40.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 98
[15:07:40.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.5901
[15:07:40.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 66
[15:07:40.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.3008
[15:07:40.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 66
[15:07:40.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.3879
[15:07:40.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 97
[15:07:40.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.9442
[15:07:40.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 52
[15:07:40.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4289
[15:07:40.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 76
[15:07:40.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.2525
[15:07:40.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 84
[15:07:40.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.8632
[15:07:40.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 59
[15:07:40.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4211
[15:07:40.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 74
[15:07:40.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.0159
[15:07:40.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,44] phvalue 88
[15:07:40.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.4398
[15:07:40.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 61
[15:07:40.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.3567
[15:07:40.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 58
[15:07:40.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.8645
[15:07:40.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 81
[15:07:40.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.5
[15:07:40.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 79
[15:07:40.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 0 0
[15:07:41.281] <TB1>     INFO: Expecting 2560 events.
[15:07:42.238] <TB1>     INFO: 2560 events read in total (243ms).
[15:07:42.239] <TB1>     INFO: Test took 1382ms.
[15:07:42.239] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:42.239] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 1 1
[15:07:42.746] <TB1>     INFO: Expecting 2560 events.
[15:07:43.702] <TB1>     INFO: 2560 events read in total (241ms).
[15:07:43.703] <TB1>     INFO: Test took 1464ms.
[15:07:43.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:43.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 2 2
[15:07:44.210] <TB1>     INFO: Expecting 2560 events.
[15:07:45.167] <TB1>     INFO: 2560 events read in total (242ms).
[15:07:45.167] <TB1>     INFO: Test took 1464ms.
[15:07:45.167] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:45.168] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 3 3
[15:07:45.675] <TB1>     INFO: Expecting 2560 events.
[15:07:46.633] <TB1>     INFO: 2560 events read in total (243ms).
[15:07:46.633] <TB1>     INFO: Test took 1465ms.
[15:07:46.633] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:46.633] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 4 4
[15:07:47.141] <TB1>     INFO: Expecting 2560 events.
[15:07:48.097] <TB1>     INFO: 2560 events read in total (242ms).
[15:07:48.097] <TB1>     INFO: Test took 1463ms.
[15:07:48.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:48.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 5 5
[15:07:48.605] <TB1>     INFO: Expecting 2560 events.
[15:07:49.563] <TB1>     INFO: 2560 events read in total (243ms).
[15:07:49.563] <TB1>     INFO: Test took 1464ms.
[15:07:49.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:49.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 6 6
[15:07:50.071] <TB1>     INFO: Expecting 2560 events.
[15:07:51.028] <TB1>     INFO: 2560 events read in total (243ms).
[15:07:51.029] <TB1>     INFO: Test took 1465ms.
[15:07:51.029] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:51.029] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 7 7
[15:07:51.536] <TB1>     INFO: Expecting 2560 events.
[15:07:52.494] <TB1>     INFO: 2560 events read in total (242ms).
[15:07:52.494] <TB1>     INFO: Test took 1465ms.
[15:07:52.495] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:52.495] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 8 8
[15:07:52.002] <TB1>     INFO: Expecting 2560 events.
[15:07:53.960] <TB1>     INFO: 2560 events read in total (243ms).
[15:07:53.961] <TB1>     INFO: Test took 1466ms.
[15:07:53.962] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:53.962] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 9 9
[15:07:54.468] <TB1>     INFO: Expecting 2560 events.
[15:07:55.429] <TB1>     INFO: 2560 events read in total (246ms).
[15:07:55.429] <TB1>     INFO: Test took 1467ms.
[15:07:55.429] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:55.429] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 10 10
[15:07:55.940] <TB1>     INFO: Expecting 2560 events.
[15:07:56.899] <TB1>     INFO: 2560 events read in total (244ms).
[15:07:56.899] <TB1>     INFO: Test took 1470ms.
[15:07:56.899] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:56.899] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 44, 11 11
[15:07:57.407] <TB1>     INFO: Expecting 2560 events.
[15:07:58.365] <TB1>     INFO: 2560 events read in total (243ms).
[15:07:58.366] <TB1>     INFO: Test took 1467ms.
[15:07:58.366] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:58.366] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[15:07:58.873] <TB1>     INFO: Expecting 2560 events.
[15:07:59.831] <TB1>     INFO: 2560 events read in total (243ms).
[15:07:59.831] <TB1>     INFO: Test took 1465ms.
[15:07:59.832] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:59.832] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[15:08:00.340] <TB1>     INFO: Expecting 2560 events.
[15:08:01.298] <TB1>     INFO: 2560 events read in total (244ms).
[15:08:01.298] <TB1>     INFO: Test took 1466ms.
[15:08:01.298] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:01.298] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[15:08:01.806] <TB1>     INFO: Expecting 2560 events.
[15:08:02.764] <TB1>     INFO: 2560 events read in total (243ms).
[15:08:02.764] <TB1>     INFO: Test took 1466ms.
[15:08:02.764] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:02.765] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 15 15
[15:08:03.272] <TB1>     INFO: Expecting 2560 events.
[15:08:04.229] <TB1>     INFO: 2560 events read in total (242ms).
[15:08:04.229] <TB1>     INFO: Test took 1464ms.
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:08:04.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:08:04.234] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:04.739] <TB1>     INFO: Expecting 655360 events.
[15:08:16.630] <TB1>     INFO: 655360 events read in total (11176ms).
[15:08:16.642] <TB1>     INFO: Expecting 655360 events.
[15:08:28.243] <TB1>     INFO: 655360 events read in total (11032ms).
[15:08:28.257] <TB1>     INFO: Expecting 655360 events.
[15:08:39.884] <TB1>     INFO: 655360 events read in total (11060ms).
[15:08:39.904] <TB1>     INFO: Expecting 655360 events.
[15:08:51.627] <TB1>     INFO: 655360 events read in total (11167ms).
[15:08:51.651] <TB1>     INFO: Expecting 655360 events.
[15:09:03.203] <TB1>     INFO: 655360 events read in total (10994ms).
[15:09:03.230] <TB1>     INFO: Expecting 655360 events.
[15:09:15.061] <TB1>     INFO: 655360 events read in total (11274ms).
[15:09:15.094] <TB1>     INFO: Expecting 655360 events.
[15:09:26.646] <TB1>     INFO: 655360 events read in total (11014ms).
[15:09:26.682] <TB1>     INFO: Expecting 655360 events.
[15:09:38.276] <TB1>     INFO: 655360 events read in total (11049ms).
[15:09:38.319] <TB1>     INFO: Expecting 655360 events.
[15:09:50.067] <TB1>     INFO: 655360 events read in total (11219ms).
[15:09:50.113] <TB1>     INFO: Expecting 655360 events.
[15:10:01.491] <TB1>     INFO: 655360 events read in total (10845ms).
[15:10:01.539] <TB1>     INFO: Expecting 655360 events.
[15:10:13.173] <TB1>     INFO: 655360 events read in total (11098ms).
[15:10:13.229] <TB1>     INFO: Expecting 655360 events.
[15:10:24.838] <TB1>     INFO: 655360 events read in total (11084ms).
[15:10:24.907] <TB1>     INFO: Expecting 655360 events.
[15:10:36.207] <TB1>     INFO: 655360 events read in total (10774ms).
[15:10:36.268] <TB1>     INFO: Expecting 655360 events.
[15:10:47.751] <TB1>     INFO: 655360 events read in total (10956ms).
[15:10:47.819] <TB1>     INFO: Expecting 655360 events.
[15:10:59.523] <TB1>     INFO: 655360 events read in total (11178ms).
[15:10:59.592] <TB1>     INFO: Expecting 655360 events.
[15:11:11.206] <TB1>     INFO: 655360 events read in total (11087ms).
[15:11:11.286] <TB1>     INFO: Test took 187052ms.
[15:11:11.385] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:11.692] <TB1>     INFO: Expecting 655360 events.
[15:11:23.470] <TB1>     INFO: 655360 events read in total (11063ms).
[15:11:23.481] <TB1>     INFO: Expecting 655360 events.
[15:11:35.026] <TB1>     INFO: 655360 events read in total (10981ms).
[15:11:35.044] <TB1>     INFO: Expecting 655360 events.
[15:11:46.578] <TB1>     INFO: 655360 events read in total (10969ms).
[15:11:46.597] <TB1>     INFO: Expecting 655360 events.
[15:11:58.210] <TB1>     INFO: 655360 events read in total (11049ms).
[15:11:58.233] <TB1>     INFO: Expecting 655360 events.
[15:12:09.779] <TB1>     INFO: 655360 events read in total (10988ms).
[15:12:09.807] <TB1>     INFO: Expecting 655360 events.
[15:12:21.397] <TB1>     INFO: 655360 events read in total (11035ms).
[15:12:21.428] <TB1>     INFO: Expecting 655360 events.
[15:12:33.005] <TB1>     INFO: 655360 events read in total (11032ms).
[15:12:33.043] <TB1>     INFO: Expecting 655360 events.
[15:12:44.580] <TB1>     INFO: 655360 events read in total (10998ms).
[15:12:44.625] <TB1>     INFO: Expecting 655360 events.
[15:12:56.205] <TB1>     INFO: 655360 events read in total (11043ms).
[15:12:56.252] <TB1>     INFO: Expecting 655360 events.
[15:13:07.702] <TB1>     INFO: 655360 events read in total (10920ms).
[15:13:07.754] <TB1>     INFO: Expecting 655360 events.
[15:13:19.379] <TB1>     INFO: 655360 events read in total (11098ms).
[15:13:19.432] <TB1>     INFO: Expecting 655360 events.
[15:13:31.076] <TB1>     INFO: 655360 events read in total (11114ms).
[15:13:31.132] <TB1>     INFO: Expecting 655360 events.
[15:13:42.823] <TB1>     INFO: 655360 events read in total (11164ms).
[15:13:42.886] <TB1>     INFO: Expecting 655360 events.
[15:13:54.559] <TB1>     INFO: 655360 events read in total (11146ms).
[15:13:54.624] <TB1>     INFO: Expecting 655360 events.
[15:14:06.285] <TB1>     INFO: 655360 events read in total (11134ms).
[15:14:06.357] <TB1>     INFO: Expecting 655360 events.
[15:14:18.037] <TB1>     INFO: 655360 events read in total (11154ms).
[15:14:18.120] <TB1>     INFO: Test took 186735ms.
[15:14:18.295] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:14:18.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:14:18.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:14:18.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:14:18.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.298] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:14:18.298] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.298] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:14:18.298] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.298] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:14:18.298] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.299] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:14:18.299] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.299] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:14:18.299] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.299] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:14:18.299] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.300] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:14:18.300] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.300] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:14:18.300] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:14:18.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:14:18.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:14:18.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:18.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:14:18.302] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.309] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:14:18.316] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:14:18.322] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.329] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.336] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.343] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.350] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.357] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.364] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.370] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.377] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.384] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.391] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.398] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.404] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.411] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.418] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:18.425] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:14:18.456] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C0.dat
[15:14:18.457] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C1.dat
[15:14:18.457] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C2.dat
[15:14:18.457] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C3.dat
[15:14:18.457] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C4.dat
[15:14:18.458] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C5.dat
[15:14:18.458] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C6.dat
[15:14:18.458] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C7.dat
[15:14:18.458] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C8.dat
[15:14:18.458] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C9.dat
[15:14:18.458] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C10.dat
[15:14:18.459] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C11.dat
[15:14:18.459] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C12.dat
[15:14:18.459] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C13.dat
[15:14:18.459] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C14.dat
[15:14:18.459] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C15.dat
[15:14:18.805] <TB1>     INFO: Expecting 41600 events.
[15:14:22.633] <TB1>     INFO: 41600 events read in total (3113ms).
[15:14:22.634] <TB1>     INFO: Test took 4171ms.
[15:14:23.289] <TB1>     INFO: Expecting 41600 events.
[15:14:27.132] <TB1>     INFO: 41600 events read in total (3128ms).
[15:14:27.133] <TB1>     INFO: Test took 4189ms.
[15:14:27.786] <TB1>     INFO: Expecting 41600 events.
[15:14:31.628] <TB1>     INFO: 41600 events read in total (3127ms).
[15:14:31.628] <TB1>     INFO: Test took 4188ms.
[15:14:31.932] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:32.064] <TB1>     INFO: Expecting 2560 events.
[15:14:33.023] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:33.023] <TB1>     INFO: Test took 1091ms.
[15:14:33.025] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:33.533] <TB1>     INFO: Expecting 2560 events.
[15:14:34.491] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:34.492] <TB1>     INFO: Test took 1467ms.
[15:14:34.494] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:34.000] <TB1>     INFO: Expecting 2560 events.
[15:14:35.958] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:35.958] <TB1>     INFO: Test took 1464ms.
[15:14:35.960] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:36.467] <TB1>     INFO: Expecting 2560 events.
[15:14:37.423] <TB1>     INFO: 2560 events read in total (241ms).
[15:14:37.424] <TB1>     INFO: Test took 1464ms.
[15:14:37.426] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:37.932] <TB1>     INFO: Expecting 2560 events.
[15:14:38.891] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:38.892] <TB1>     INFO: Test took 1466ms.
[15:14:38.894] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:39.400] <TB1>     INFO: Expecting 2560 events.
[15:14:40.360] <TB1>     INFO: 2560 events read in total (245ms).
[15:14:40.361] <TB1>     INFO: Test took 1467ms.
[15:14:40.364] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:40.869] <TB1>     INFO: Expecting 2560 events.
[15:14:41.828] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:41.828] <TB1>     INFO: Test took 1464ms.
[15:14:41.830] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:42.337] <TB1>     INFO: Expecting 2560 events.
[15:14:43.294] <TB1>     INFO: 2560 events read in total (242ms).
[15:14:43.294] <TB1>     INFO: Test took 1464ms.
[15:14:43.296] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:43.803] <TB1>     INFO: Expecting 2560 events.
[15:14:44.761] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:44.762] <TB1>     INFO: Test took 1466ms.
[15:14:44.763] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:45.271] <TB1>     INFO: Expecting 2560 events.
[15:14:46.229] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:46.230] <TB1>     INFO: Test took 1467ms.
[15:14:46.233] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:46.738] <TB1>     INFO: Expecting 2560 events.
[15:14:47.696] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:47.697] <TB1>     INFO: Test took 1465ms.
[15:14:47.699] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:48.205] <TB1>     INFO: Expecting 2560 events.
[15:14:49.162] <TB1>     INFO: 2560 events read in total (242ms).
[15:14:49.162] <TB1>     INFO: Test took 1463ms.
[15:14:49.164] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:49.671] <TB1>     INFO: Expecting 2560 events.
[15:14:50.628] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:50.629] <TB1>     INFO: Test took 1465ms.
[15:14:50.631] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:51.137] <TB1>     INFO: Expecting 2560 events.
[15:14:52.096] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:52.096] <TB1>     INFO: Test took 1465ms.
[15:14:52.099] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:52.605] <TB1>     INFO: Expecting 2560 events.
[15:14:53.563] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:53.564] <TB1>     INFO: Test took 1466ms.
[15:14:53.566] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:54.072] <TB1>     INFO: Expecting 2560 events.
[15:14:55.030] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:55.031] <TB1>     INFO: Test took 1465ms.
[15:14:55.034] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:55.540] <TB1>     INFO: Expecting 2560 events.
[15:14:56.498] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:56.499] <TB1>     INFO: Test took 1466ms.
[15:14:56.502] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:57.007] <TB1>     INFO: Expecting 2560 events.
[15:14:57.966] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:57.967] <TB1>     INFO: Test took 1465ms.
[15:14:57.970] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:58.475] <TB1>     INFO: Expecting 2560 events.
[15:14:59.434] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:59.435] <TB1>     INFO: Test took 1466ms.
[15:14:59.438] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:59.943] <TB1>     INFO: Expecting 2560 events.
[15:15:00.901] <TB1>     INFO: 2560 events read in total (242ms).
[15:15:00.901] <TB1>     INFO: Test took 1463ms.
[15:15:00.904] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:01.410] <TB1>     INFO: Expecting 2560 events.
[15:15:02.369] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:02.369] <TB1>     INFO: Test took 1465ms.
[15:15:02.372] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:02.878] <TB1>     INFO: Expecting 2560 events.
[15:15:03.838] <TB1>     INFO: 2560 events read in total (245ms).
[15:15:03.838] <TB1>     INFO: Test took 1466ms.
[15:15:03.841] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:04.347] <TB1>     INFO: Expecting 2560 events.
[15:15:05.306] <TB1>     INFO: 2560 events read in total (245ms).
[15:15:05.306] <TB1>     INFO: Test took 1465ms.
[15:15:05.308] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:05.815] <TB1>     INFO: Expecting 2560 events.
[15:15:06.773] <TB1>     INFO: 2560 events read in total (243ms).
[15:15:06.773] <TB1>     INFO: Test took 1465ms.
[15:15:06.775] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:07.282] <TB1>     INFO: Expecting 2560 events.
[15:15:08.241] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:08.242] <TB1>     INFO: Test took 1467ms.
[15:15:08.244] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:08.750] <TB1>     INFO: Expecting 2560 events.
[15:15:09.709] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:09.709] <TB1>     INFO: Test took 1466ms.
[15:15:09.711] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:10.217] <TB1>     INFO: Expecting 2560 events.
[15:15:11.176] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:11.176] <TB1>     INFO: Test took 1465ms.
[15:15:11.181] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:11.685] <TB1>     INFO: Expecting 2560 events.
[15:15:12.643] <TB1>     INFO: 2560 events read in total (243ms).
[15:15:12.643] <TB1>     INFO: Test took 1462ms.
[15:15:12.646] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:13.152] <TB1>     INFO: Expecting 2560 events.
[15:15:14.112] <TB1>     INFO: 2560 events read in total (245ms).
[15:15:14.112] <TB1>     INFO: Test took 1467ms.
[15:15:14.114] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:14.621] <TB1>     INFO: Expecting 2560 events.
[15:15:15.581] <TB1>     INFO: 2560 events read in total (245ms).
[15:15:15.581] <TB1>     INFO: Test took 1467ms.
[15:15:15.584] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:16.090] <TB1>     INFO: Expecting 2560 events.
[15:15:17.050] <TB1>     INFO: 2560 events read in total (245ms).
[15:15:17.050] <TB1>     INFO: Test took 1467ms.
[15:15:17.053] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:17.559] <TB1>     INFO: Expecting 2560 events.
[15:15:18.518] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:18.519] <TB1>     INFO: Test took 1467ms.
[15:15:19.536] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:15:19.537] <TB1>     INFO: PH scale (per ROC):    90  79  81  81  79  80  80  78  80  75  74  89  70  79  91  77
[15:15:19.537] <TB1>     INFO: PH offset (per ROC):  176 182 155 177 179 155 190 174 165 189 176 158 190 188 162 173
[15:15:19.713] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:15:19.716] <TB1>     INFO: ######################################################################
[15:15:19.716] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:15:19.716] <TB1>     INFO: ######################################################################
[15:15:19.716] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:15:19.728] <TB1>     INFO: scanning low vcal = 10
[15:15:20.071] <TB1>     INFO: Expecting 41600 events.
[15:15:23.784] <TB1>     INFO: 41600 events read in total (2998ms).
[15:15:23.785] <TB1>     INFO: Test took 4057ms.
[15:15:23.786] <TB1>     INFO: scanning low vcal = 20
[15:15:24.293] <TB1>     INFO: Expecting 41600 events.
[15:15:28.010] <TB1>     INFO: 41600 events read in total (3002ms).
[15:15:28.011] <TB1>     INFO: Test took 4225ms.
[15:15:28.014] <TB1>     INFO: scanning low vcal = 30
[15:15:28.519] <TB1>     INFO: Expecting 41600 events.
[15:15:32.237] <TB1>     INFO: 41600 events read in total (3003ms).
[15:15:32.238] <TB1>     INFO: Test took 4224ms.
[15:15:32.240] <TB1>     INFO: scanning low vcal = 40
[15:15:32.742] <TB1>     INFO: Expecting 41600 events.
[15:15:36.990] <TB1>     INFO: 41600 events read in total (3533ms).
[15:15:36.990] <TB1>     INFO: Test took 4750ms.
[15:15:36.993] <TB1>     INFO: scanning low vcal = 50
[15:15:37.414] <TB1>     INFO: Expecting 41600 events.
[15:15:41.669] <TB1>     INFO: 41600 events read in total (3540ms).
[15:15:41.669] <TB1>     INFO: Test took 4675ms.
[15:15:41.673] <TB1>     INFO: scanning low vcal = 60
[15:15:42.096] <TB1>     INFO: Expecting 41600 events.
[15:15:46.333] <TB1>     INFO: 41600 events read in total (3522ms).
[15:15:46.333] <TB1>     INFO: Test took 4660ms.
[15:15:46.336] <TB1>     INFO: scanning low vcal = 70
[15:15:46.759] <TB1>     INFO: Expecting 41600 events.
[15:15:51.013] <TB1>     INFO: 41600 events read in total (3539ms).
[15:15:51.013] <TB1>     INFO: Test took 4676ms.
[15:15:51.016] <TB1>     INFO: scanning low vcal = 80
[15:15:51.439] <TB1>     INFO: Expecting 41600 events.
[15:15:55.693] <TB1>     INFO: 41600 events read in total (3539ms).
[15:15:55.694] <TB1>     INFO: Test took 4677ms.
[15:15:55.697] <TB1>     INFO: scanning low vcal = 90
[15:15:56.119] <TB1>     INFO: Expecting 41600 events.
[15:16:00.378] <TB1>     INFO: 41600 events read in total (3544ms).
[15:16:00.378] <TB1>     INFO: Test took 4681ms.
[15:16:00.382] <TB1>     INFO: scanning low vcal = 100
[15:16:00.805] <TB1>     INFO: Expecting 41600 events.
[15:16:05.193] <TB1>     INFO: 41600 events read in total (3673ms).
[15:16:05.194] <TB1>     INFO: Test took 4812ms.
[15:16:05.197] <TB1>     INFO: scanning low vcal = 110
[15:16:05.619] <TB1>     INFO: Expecting 41600 events.
[15:16:09.864] <TB1>     INFO: 41600 events read in total (3530ms).
[15:16:09.865] <TB1>     INFO: Test took 4668ms.
[15:16:09.868] <TB1>     INFO: scanning low vcal = 120
[15:16:10.292] <TB1>     INFO: Expecting 41600 events.
[15:16:14.543] <TB1>     INFO: 41600 events read in total (3536ms).
[15:16:14.544] <TB1>     INFO: Test took 4676ms.
[15:16:14.547] <TB1>     INFO: scanning low vcal = 130
[15:16:14.971] <TB1>     INFO: Expecting 41600 events.
[15:16:19.220] <TB1>     INFO: 41600 events read in total (3535ms).
[15:16:19.221] <TB1>     INFO: Test took 4674ms.
[15:16:19.224] <TB1>     INFO: scanning low vcal = 140
[15:16:19.648] <TB1>     INFO: Expecting 41600 events.
[15:16:23.907] <TB1>     INFO: 41600 events read in total (3544ms).
[15:16:23.908] <TB1>     INFO: Test took 4684ms.
[15:16:23.912] <TB1>     INFO: scanning low vcal = 150
[15:16:24.333] <TB1>     INFO: Expecting 41600 events.
[15:16:28.595] <TB1>     INFO: 41600 events read in total (3548ms).
[15:16:28.596] <TB1>     INFO: Test took 4684ms.
[15:16:28.599] <TB1>     INFO: scanning low vcal = 160
[15:16:29.019] <TB1>     INFO: Expecting 41600 events.
[15:16:33.253] <TB1>     INFO: 41600 events read in total (3520ms).
[15:16:33.253] <TB1>     INFO: Test took 4654ms.
[15:16:33.257] <TB1>     INFO: scanning low vcal = 170
[15:16:33.678] <TB1>     INFO: Expecting 41600 events.
[15:16:37.939] <TB1>     INFO: 41600 events read in total (3546ms).
[15:16:37.940] <TB1>     INFO: Test took 4683ms.
[15:16:37.944] <TB1>     INFO: scanning low vcal = 180
[15:16:38.366] <TB1>     INFO: Expecting 41600 events.
[15:16:42.618] <TB1>     INFO: 41600 events read in total (3537ms).
[15:16:42.619] <TB1>     INFO: Test took 4674ms.
[15:16:42.622] <TB1>     INFO: scanning low vcal = 190
[15:16:43.042] <TB1>     INFO: Expecting 41600 events.
[15:16:47.302] <TB1>     INFO: 41600 events read in total (3545ms).
[15:16:47.303] <TB1>     INFO: Test took 4681ms.
[15:16:47.306] <TB1>     INFO: scanning low vcal = 200
[15:16:47.729] <TB1>     INFO: Expecting 41600 events.
[15:16:51.988] <TB1>     INFO: 41600 events read in total (3544ms).
[15:16:51.988] <TB1>     INFO: Test took 4682ms.
[15:16:51.991] <TB1>     INFO: scanning low vcal = 210
[15:16:52.410] <TB1>     INFO: Expecting 41600 events.
[15:16:56.665] <TB1>     INFO: 41600 events read in total (3540ms).
[15:16:56.666] <TB1>     INFO: Test took 4675ms.
[15:16:56.668] <TB1>     INFO: scanning low vcal = 220
[15:16:57.090] <TB1>     INFO: Expecting 41600 events.
[15:17:01.349] <TB1>     INFO: 41600 events read in total (3544ms).
[15:17:01.350] <TB1>     INFO: Test took 4682ms.
[15:17:01.353] <TB1>     INFO: scanning low vcal = 230
[15:17:01.776] <TB1>     INFO: Expecting 41600 events.
[15:17:06.024] <TB1>     INFO: 41600 events read in total (3533ms).
[15:17:06.025] <TB1>     INFO: Test took 4672ms.
[15:17:06.028] <TB1>     INFO: scanning low vcal = 240
[15:17:06.451] <TB1>     INFO: Expecting 41600 events.
[15:17:10.707] <TB1>     INFO: 41600 events read in total (3541ms).
[15:17:10.708] <TB1>     INFO: Test took 4680ms.
[15:17:10.710] <TB1>     INFO: scanning low vcal = 250
[15:17:11.133] <TB1>     INFO: Expecting 41600 events.
[15:17:15.417] <TB1>     INFO: 41600 events read in total (3570ms).
[15:17:15.418] <TB1>     INFO: Test took 4707ms.
[15:17:15.422] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:17:15.844] <TB1>     INFO: Expecting 41600 events.
[15:17:20.134] <TB1>     INFO: 41600 events read in total (3575ms).
[15:17:20.135] <TB1>     INFO: Test took 4713ms.
[15:17:20.139] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:17:20.524] <TB1>     INFO: Expecting 41600 events.
[15:17:24.786] <TB1>     INFO: 41600 events read in total (3547ms).
[15:17:24.787] <TB1>     INFO: Test took 4648ms.
[15:17:24.790] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:17:25.212] <TB1>     INFO: Expecting 41600 events.
[15:17:29.479] <TB1>     INFO: 41600 events read in total (3552ms).
[15:17:29.480] <TB1>     INFO: Test took 4690ms.
[15:17:29.483] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:17:29.905] <TB1>     INFO: Expecting 41600 events.
[15:17:34.154] <TB1>     INFO: 41600 events read in total (3534ms).
[15:17:34.154] <TB1>     INFO: Test took 4671ms.
[15:17:34.157] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:17:34.580] <TB1>     INFO: Expecting 41600 events.
[15:17:38.827] <TB1>     INFO: 41600 events read in total (3533ms).
[15:17:38.828] <TB1>     INFO: Test took 4671ms.
[15:17:39.368] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:17:39.372] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:17:39.372] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:17:39.372] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:17:39.372] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:17:39.372] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:17:39.373] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:17:39.373] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:17:39.373] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:17:39.373] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:17:39.374] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:17:39.374] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:17:39.374] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:17:39.374] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:17:39.374] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:17:39.374] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:17:39.375] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:18:18.291] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:18:18.291] <TB1>     INFO: non-linearity mean:  0.962 0.961 0.956 0.961 0.961 0.961 0.962 0.954 0.961 0.962 0.956 0.955 0.959 0.958 0.960 0.958
[15:18:18.292] <TB1>     INFO: non-linearity RMS:   0.006 0.005 0.005 0.006 0.006 0.006 0.006 0.006 0.006 0.006 0.006 0.006 0.006 0.006 0.006 0.007
[15:18:18.292] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:18:18.315] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:18:18.337] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:18:18.360] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:18:18.382] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:18:18.404] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:18:18.426] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:18:18.449] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:18:18.471] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:18:18.493] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:18:18.515] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:18:18.537] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:18:18.560] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:18:18.582] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:18:18.605] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:18:18.627] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NC_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:18:18.649] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:18:18.649] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:18:18.657] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:18:18.657] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:18:18.660] <TB1>     INFO: ######################################################################
[15:18:18.660] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:18:18.660] <TB1>     INFO: ######################################################################
[15:18:18.663] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:18:18.673] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:18:18.673] <TB1>     INFO:     run 1 of 1
[15:18:18.673] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:18:19.016] <TB1>     INFO: Expecting 3120000 events.
[15:19:08.176] <TB1>     INFO: 1238840 events read in total (48445ms).
[15:19:56.919] <TB1>     INFO: 2477845 events read in total (97189ms).
[15:20:22.215] <TB1>     INFO: 3120000 events read in total (122485ms).
[15:20:22.265] <TB1>     INFO: Test took 123593ms.
[15:20:22.349] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:22.486] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:23.994] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:25.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:26.952] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:28.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:29.856] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:31.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:32.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:34.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:35.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:37.259] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:38.701] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:40.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:41.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:42.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:44.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:20:46.011] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372297728
[15:20:46.056] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:20:46.056] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.7026, RMS = 2.60238
[15:20:46.056] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:20:46.065] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:20:46.065] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.8451, RMS = 2.77598
[15:20:46.065] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:20:46.066] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:20:46.067] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5229, RMS = 2.35245
[15:20:46.067] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:20:46.067] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:20:46.067] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.2281, RMS = 2.94925
[15:20:46.067] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:20:46.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:20:46.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.53, RMS = 1.68435
[15:20:46.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:20:46.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:20:46.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6819, RMS = 1.79185
[15:20:46.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:20:46.069] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:20:46.069] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.544, RMS = 1.17257
[15:20:46.069] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:20:46.069] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:20:46.069] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9023, RMS = 1.38611
[15:20:46.069] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:20:46.071] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:20:46.071] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.526, RMS = 2.73076
[15:20:46.071] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:20:46.071] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:20:46.071] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.224, RMS = 2.75545
[15:20:46.071] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:20:46.072] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:20:46.072] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4146, RMS = 1.77783
[15:20:46.072] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:20:46.072] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:20:46.072] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6677, RMS = 1.83356
[15:20:46.072] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:20:46.073] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:20:46.073] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6334, RMS = 2.39082
[15:20:46.073] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:20:46.073] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:20:46.073] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6939, RMS = 2.38602
[15:20:46.073] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:20:46.074] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:20:46.074] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.9299, RMS = 2.13081
[15:20:46.074] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:20:46.074] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:20:46.074] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.8285, RMS = 2.13845
[15:20:46.074] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:20:46.075] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:20:46.075] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3941, RMS = 1.68511
[15:20:46.075] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:20:46.075] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:20:46.075] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5625, RMS = 1.94968
[15:20:46.075] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:20:46.076] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:20:46.076] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0811, RMS = 1.23889
[15:20:46.076] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:20:46.076] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:20:46.076] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9573, RMS = 1.32118
[15:20:46.076] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:20:46.077] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:20:46.077] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7972, RMS = 1.32126
[15:20:46.077] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:20:46.077] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:20:46.077] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6689, RMS = 1.63397
[15:20:46.077] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:20:46.078] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:20:46.078] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2853, RMS = 1.24211
[15:20:46.078] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:20:46.078] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:20:46.078] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.8529, RMS = 1.40252
[15:20:46.078] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:20:46.079] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:20:46.079] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7322, RMS = 1.38992
[15:20:46.079] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:20:46.079] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:20:46.080] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4056, RMS = 1.66411
[15:20:46.080] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:20:46.081] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:20:46.081] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2794, RMS = 1.0541
[15:20:46.081] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:20:46.081] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:20:46.081] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9405, RMS = 1.02482
[15:20:46.081] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:20:46.082] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:20:46.082] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0253, RMS = 1.52646
[15:20:46.082] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:20:46.082] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:20:46.082] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3547, RMS = 1.70445
[15:20:46.082] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:20:46.083] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:20:46.083] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2763, RMS = 1.63049
[15:20:46.083] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:20:46.083] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:20:46.083] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.7311, RMS = 1.64807
[15:20:46.083] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:20:46.086] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[15:20:46.086] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    0    0    1    0    0    0    0    0    0    0    0
[15:20:46.086] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:20:46.208] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:20:46.208] <TB1>     INFO: enter test to run
[15:20:46.208] <TB1>     INFO:   test:  no parameter change
[15:20:46.208] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 384.3mA
[15:20:46.209] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 475.9mA
[15:20:46.209] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[15:20:46.209] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:20:46.718] <TB1>    QUIET: Connection to board 26 closed.
[15:20:46.719] <TB1>     INFO: pXar: this is the end, my friend
[15:20:46.719] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
