# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Storage_sim_time_synth.v" \
"../../../../../cpu.srcs/sim_1/new/Storage_sim.v" \

# Do not sort compile order
nosort
