
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 5.99

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: wr_ptr_bin[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ input37/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.06    0.24    0.20    0.40 ^ input37/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net38 (net)
                  0.24    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.22    0.23    0.22    0.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.23    0.00    0.63 ^ wr_ptr_bin[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.63   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wr_ptr_bin[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: rd_ptr_gray_sync1[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr_gray_sync2[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr_gray_sync1[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.05    0.35    0.35 v rd_ptr_gray_sync1[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_gray_sync1[1] (net)
                  0.05    0.00    0.35 v rd_ptr_gray_sync2[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr_gray_sync2[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: rd_ptr_gray_sync1[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ input37/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.06    0.24    0.20    0.40 ^ input37/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net38 (net)
                  0.24    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.22    0.23    0.22    0.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.23    0.00    0.63 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.63   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  9.46   slack (MET)


Startpoint: rd_ptr_gray_sync2[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_almost_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr_gray_sync2[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.09    0.42    0.42 ^ rd_ptr_gray_sync2[3]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_gray_sync2[3] (net)
                  0.09    0.00    0.42 ^ _1525_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.12    0.32    0.74 v _1525_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1492_ (net)
                  0.12    0.00    0.74 v _1526_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.03    0.12    0.30    1.05 ^ _1526_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1489_ (net)
                  0.12    0.00    1.05 ^ _1527_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.03    0.12    0.30    1.35 v _1527_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1482_ (net)
                  0.12    0.00    1.35 v _1582_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.32    1.67 ^ _1582_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1523_ (net)
                  0.06    0.00    1.67 ^ _3045_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.24    0.28    1.95 ^ _3045_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1478_ (net)
                  0.24    0.00    1.95 ^ _3028_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.21    0.37    2.32 ^ _3028_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _1480_ (net)
                  0.21    0.00    2.32 ^ _1539_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.06    2.38 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0574_ (net)
                  0.08    0.00    2.38 v _1540_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.13    2.52 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0575_ (net)
                  0.06    0.00    2.52 v _1541_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.20    2.72 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0576_ (net)
                  0.09    0.00    2.72 v _1542_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.13    2.84 ^ _1542_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0577_ (net)
                  0.18    0.00    2.84 ^ _1543_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.12    0.30    3.14 v _1543_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0578_ (net)
                  0.12    0.00    3.14 v _3027_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.14    0.11    3.25 ^ _3027_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         net78 (net)
                  0.14    0.00    3.25 ^ output77/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.56    3.81 ^ output77/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         wr_almost_full (net)
                  0.07    0.00    3.81 ^ wr_almost_full (out)
                                  3.81   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.81   data arrival time
-----------------------------------------------------------------------------
                                  5.99   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: rd_ptr_gray_sync1[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ input37/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.06    0.24    0.20    0.40 ^ input37/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net38 (net)
                  0.24    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.22    0.23    0.22    0.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.23    0.00    0.63 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.63   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  9.46   slack (MET)


Startpoint: rd_ptr_gray_sync2[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_almost_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr_gray_sync2[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.09    0.42    0.42 ^ rd_ptr_gray_sync2[3]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_gray_sync2[3] (net)
                  0.09    0.00    0.42 ^ _1525_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.12    0.32    0.74 v _1525_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1492_ (net)
                  0.12    0.00    0.74 v _1526_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.03    0.12    0.30    1.05 ^ _1526_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1489_ (net)
                  0.12    0.00    1.05 ^ _1527_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.03    0.12    0.30    1.35 v _1527_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1482_ (net)
                  0.12    0.00    1.35 v _1582_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.32    1.67 ^ _1582_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1523_ (net)
                  0.06    0.00    1.67 ^ _3045_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.24    0.28    1.95 ^ _3045_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1478_ (net)
                  0.24    0.00    1.95 ^ _3028_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.21    0.37    2.32 ^ _3028_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _1480_ (net)
                  0.21    0.00    2.32 ^ _1539_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.06    2.38 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0574_ (net)
                  0.08    0.00    2.38 v _1540_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.13    2.52 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0575_ (net)
                  0.06    0.00    2.52 v _1541_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.20    2.72 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0576_ (net)
                  0.09    0.00    2.72 v _1542_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.13    2.84 ^ _1542_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0577_ (net)
                  0.18    0.00    2.84 ^ _1543_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.12    0.30    3.14 v _1543_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0578_ (net)
                  0.12    0.00    3.14 v _3027_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.14    0.11    3.25 ^ _3027_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         net78 (net)
                  0.14    0.00    3.25 ^ output77/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.56    3.81 ^ output77/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         wr_almost_full (net)
                  0.07    0.00    3.81 ^ wr_almost_full (out)
                                  3.81   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.81   data arrival time
-----------------------------------------------------------------------------
                                  5.99   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.05397629737854

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7336

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.21507883071899414

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9640

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr_gray_sync2[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][13]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr_gray_sync2[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.42    0.42 ^ rd_ptr_gray_sync2[3]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.32    0.74 v _1525_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.30    1.05 ^ _1526_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.30    1.35 v _1527_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.32    1.67 ^ _1582_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.36    2.03 v _3045_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.28    2.32 v _1530_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.18    2.50 ^ _1531_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.32    2.81 ^ _1658_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.28    3.10 ^ _1659_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.25    3.35 ^ _1660_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.23    3.58 v _1665_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    3.58 v mem[10][13]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           3.58   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ mem[10][13]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.09    9.91   library setup time
           9.91   data required time
---------------------------------------------------------
           9.91   data required time
          -3.58   data arrival time
---------------------------------------------------------
           6.33   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr_gray_sync1[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr_gray_sync2[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr_gray_sync1[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.35    0.35 v rd_ptr_gray_sync1[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.35 v rd_ptr_gray_sync2[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.35   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rd_ptr_gray_sync2[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.35   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
3.8117

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
5.9883

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
157.103130

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.82e-02   1.97e-02   3.43e-07   1.18e-01  47.6%
Combinational          9.74e-02   3.26e-02   4.18e-07   1.30e-01  52.4%
Clock                  0.00e+00   0.00e+00   2.83e-08   2.83e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.96e-01   5.23e-02   7.89e-07   2.48e-01 100.0%
                          78.9%      21.1%       0.0%
