// Seed: 1123712554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(1), .id_1(1)
  );
  tri id_7 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1
    , id_6,
    input wor id_2,
    input supply0 id_3,
    output wor id_4
);
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  wire id_15, id_16, id_17, id_18;
  buf primCall (id_4, id_14);
  module_0 modCall_1 (
      id_15,
      id_16,
      id_17,
      id_18,
      id_18
  );
endmodule
