<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v</a>
defines: 
time_elapsed: 2.352s
ram usage: 42888 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp3njiznng/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:1</a>: No timescale set for &#34;signed_logic_operators_bug&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:37</a>: No timescale set for &#34;manually_extended_logical_or&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:52</a>: No timescale set for &#34;signed_logical_or&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:37</a>: Compile module &#34;work@manually_extended_logical_or&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:1</a>: Compile module &#34;work@signed_logic_operators_bug&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:52</a>: Compile module &#34;work@signed_logical_or&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:37</a>: Implicit port type (wire) for &#34;yuu&#34;,
there are 3 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:52</a>: Implicit port type (wire) for &#34;yuu&#34;,
there are 3 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:1</a>: Top level module &#34;work@signed_logic_operators_bug&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 7
+ cat /tmpfs/tmp/tmp3njiznng/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_signed_logic_operators_bug
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp3njiznng/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp3njiznng/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@signed_logic_operators_bug)
 |vpiName:work@signed_logic_operators_bug
 |uhdmallPackages:
 \_package: builtin, parent:work@signed_logic_operators_bug
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@manually_extended_logical_or, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v</a>, line:37, parent:work@signed_logic_operators_bug
   |vpiDefName:work@manually_extended_logical_or
   |vpiFullName:work@manually_extended_logical_or
   |vpiPort:
   \_port: (a), line:37
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:37
         |vpiName:a
         |vpiFullName:work@manually_extended_logical_or.a
   |vpiPort:
   \_port: (b), line:37
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:37
         |vpiName:b
         |vpiFullName:work@manually_extended_logical_or.b
   |vpiPort:
   \_port: (yuu), line:37
     |vpiName:yuu
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (yuu), line:37
         |vpiName:yuu
         |vpiFullName:work@manually_extended_logical_or.yuu
   |vpiPort:
   \_port: (yus), line:37
     |vpiName:yus
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (yus), line:37
         |vpiName:yus
         |vpiFullName:work@manually_extended_logical_or.yus
   |vpiPort:
   \_port: (ysu), line:37
     |vpiName:ysu
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ysu), line:37
         |vpiName:ysu
         |vpiFullName:work@manually_extended_logical_or.ysu
   |vpiPort:
   \_port: (yss), line:37
     |vpiName:yss
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (yss), line:37
         |vpiName:yss
         |vpiFullName:work@manually_extended_logical_or.yss
   |vpiContAssign:
   \_cont_assign: , line:45
     |vpiRhs:
     \_operation: , line:45
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:45
         |vpiOpType:33
         |vpiOperand:
         \_operation: , line:45
           |vpiOpType:34
           |vpiOperand:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiOperand:
           \_constant: , line:45
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
         |vpiOperand:
         \_ref_obj: (a), line:45
           |vpiName:a
       |vpiOperand:
       \_operation: , line:45
         |vpiOpType:33
         |vpiOperand:
         \_operation: , line:45
           |vpiOpType:34
           |vpiOperand:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiOperand:
           \_constant: , line:45
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
         |vpiOperand:
         \_ref_obj: (b), line:45
           |vpiName:b
           |vpiFullName:work@manually_extended_logical_or.b
     |vpiLhs:
     \_ref_obj: (yuu), line:45
       |vpiName:yuu
       |vpiFullName:work@manually_extended_logical_or.yuu
   |vpiContAssign:
   \_cont_assign: , line:46
     |vpiRhs:
     \_operation: , line:46
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:46
         |vpiOpType:33
         |vpiOperand:
         \_operation: , line:46
           |vpiOpType:34
           |vpiOperand:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiOperand:
           \_constant: , line:46
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
         |vpiOperand:
         \_ref_obj: (a), line:46
           |vpiName:a
       |vpiOperand:
       \_operation: , line:46
         |vpiOpType:33
         |vpiOperand:
         \_operation: , line:46
           |vpiOpType:34
           |vpiOperand:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiOperand:
           \_constant: , line:46
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
         |vpiOperand:
         \_ref_obj: (b), line:46
           |vpiName:b
           |vpiFullName:work@manually_extended_logical_or.b
     |vpiLhs:
     \_ref_obj: (yus), line:46
       |vpiName:yus
       |vpiFullName:work@manually_extended_logical_or.yus
   |vpiContAssign:
   \_cont_assign: , line:47
     |vpiRhs:
     \_operation: , line:47
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:47
         |vpiOpType:33
         |vpiOperand:
         \_operation: , line:47
           |vpiOpType:34
           |vpiOperand:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiOperand:
           \_constant: , line:47
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
         |vpiOperand:
         \_ref_obj: (a), line:47
           |vpiName:a
       |vpiOperand:
       \_operation: , line:47
         |vpiOpType:33
         |vpiOperand:
         \_operation: , line:47
           |vpiOpType:34
           |vpiOperand:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiOperand:
           \_constant: , line:47
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
         |vpiOperand:
         \_ref_obj: (b), line:47
           |vpiName:b
           |vpiFullName:work@manually_extended_logical_or.b
     |vpiLhs:
     \_ref_obj: (ysu), line:47
       |vpiName:ysu
       |vpiFullName:work@manually_extended_logical_or.ysu
   |vpiContAssign:
   \_cont_assign: , line:48
     |vpiRhs:
     \_operation: , line:48
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:48
         |vpiOpType:33
         |vpiOperand:
         \_operation: , line:48
           |vpiOpType:34
           |vpiOperand:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiOperand:
           \_bit_select: (a), line:48
             |vpiName:a
             |vpiIndex:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
         |vpiOperand:
         \_ref_obj: (a), line:48
           |vpiName:a
       |vpiOperand:
       \_operation: , line:48
         |vpiOpType:33
         |vpiOperand:
         \_operation: , line:48
           |vpiOpType:34
           |vpiOperand:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiOperand:
           \_bit_select: (b), line:48
             |vpiName:b
             |vpiIndex:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
         |vpiOperand:
         \_ref_obj: (b), line:48
           |vpiName:b
           |vpiFullName:work@manually_extended_logical_or.b
     |vpiLhs:
     \_ref_obj: (yss), line:48
       |vpiName:yss
       |vpiFullName:work@manually_extended_logical_or.yss
   |vpiNet:
   \_logic_net: (a), line:37
   |vpiNet:
   \_logic_net: (b), line:37
   |vpiNet:
   \_logic_net: (yuu), line:37
   |vpiNet:
   \_logic_net: (yus), line:37
   |vpiNet:
   \_logic_net: (ysu), line:37
   |vpiNet:
   \_logic_net: (yss), line:37
 |uhdmallModules:
 \_module: work@signed_logic_operators_bug, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v</a>, line:1, parent:work@signed_logic_operators_bug
   |vpiDefName:work@signed_logic_operators_bug
   |vpiFullName:work@signed_logic_operators_bug
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:7
       |vpiFullName:work@signed_logic_operators_bug
       |vpiStmt:
       \_assignment: , line:9
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:9
           |vpiName:a
           |vpiFullName:work@signed_logic_operators_bug.a
         |vpiRhs:
         \_constant: , line:9
           |vpiConstType:3
           |vpiDecompile:8&#39;b10110110
           |vpiSize:8
           |BIN:8&#39;b10110110
       |vpiStmt:
       \_assignment: , line:10
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b), line:10
           |vpiName:b
           |vpiFullName:work@signed_logic_operators_bug.b
         |vpiRhs:
         \_constant: , line:10
           |vpiConstType:3
           |vpiDecompile:8&#39;b10010010
           |vpiSize:8
           |BIN:8&#39;b10010010
       |vpiStmt:
       \_delay_control: , line:13
         |#1
       |vpiStmt:
       \_sys_func_call: ($display), line:16
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:16
           |vpiConstType:6
           |vpiDecompile:&#34;a   = %b&#34;
           |vpiSize:10
           |STRING:&#34;a   = %b&#34;
         |vpiArgument:
         \_ref_obj: (a), line:16
           |vpiName:a
       |vpiStmt:
       \_sys_func_call: ($display), line:17
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:17
           |vpiConstType:6
           |vpiDecompile:&#34;b   = %b&#34;
           |vpiSize:10
           |STRING:&#34;b   = %b&#34;
         |vpiArgument:
         \_ref_obj: (b), line:17
           |vpiName:b
       |vpiStmt:
       \_sys_func_call: ($display), line:18
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:18
           |vpiConstType:6
           |vpiDecompile:&#34;yuu = %b&#34;
           |vpiSize:10
           |STRING:&#34;yuu = %b&#34;
         |vpiArgument:
         \_ref_obj: (yuu), line:18
           |vpiName:yuu
       |vpiStmt:
       \_sys_func_call: ($display), line:19
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:19
           |vpiConstType:6
           |vpiDecompile:&#34;zuu = %b&#34;
           |vpiSize:10
           |STRING:&#34;zuu = %b&#34;
         |vpiArgument:
         \_ref_obj: (zuu), line:19
           |vpiName:zuu
       |vpiStmt:
       \_sys_func_call: ($display), line:20
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:20
           |vpiConstType:6
           |vpiDecompile:&#34;yus = %b&#34;
           |vpiSize:10
           |STRING:&#34;yus = %b&#34;
         |vpiArgument:
         \_ref_obj: (yus), line:20
           |vpiName:yus
       |vpiStmt:
       \_sys_func_call: ($display), line:21
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:21
           |vpiConstType:6
           |vpiDecompile:&#34;zus = %b&#34;
           |vpiSize:10
           |STRING:&#34;zus = %b&#34;
         |vpiArgument:
         \_ref_obj: (zus), line:21
           |vpiName:zus
       |vpiStmt:
       \_sys_func_call: ($display), line:22
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:22
           |vpiConstType:6
           |vpiDecompile:&#34;ysu = %b&#34;
           |vpiSize:10
           |STRING:&#34;ysu = %b&#34;
         |vpiArgument:
         \_ref_obj: (ysu), line:22
           |vpiName:ysu
       |vpiStmt:
       \_sys_func_call: ($display), line:23
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:23
           |vpiConstType:6
           |vpiDecompile:&#34;zsu = %b&#34;
           |vpiSize:10
           |STRING:&#34;zsu = %b&#34;
         |vpiArgument:
         \_ref_obj: (zsu), line:23
           |vpiName:zsu
       |vpiStmt:
       \_sys_func_call: ($display), line:24
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:24
           |vpiConstType:6
           |vpiDecompile:&#34;yss = %b&#34;
           |vpiSize:10
           |STRING:&#34;yss = %b&#34;
         |vpiArgument:
         \_ref_obj: (yss), line:24
           |vpiName:yss
       |vpiStmt:
       \_sys_func_call: ($display), line:25
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:25
           |vpiConstType:6
           |vpiDecompile:&#34;zss = %b&#34;
           |vpiSize:10
           |STRING:&#34;zss = %b&#34;
         |vpiArgument:
         \_ref_obj: (zss), line:25
           |vpiName:zss
       |vpiStmt:
       \_sys_func_call: ($finish), line:28
         |vpiName:$finish
   |vpiNet:
   \_logic_net: (a), line:3
     |vpiName:a
     |vpiFullName:work@signed_logic_operators_bug.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:3
     |vpiName:b
     |vpiFullName:work@signed_logic_operators_bug.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (yuu), line:4
     |vpiName:yuu
     |vpiFullName:work@signed_logic_operators_bug.yuu
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (yus), line:4
     |vpiName:yus
     |vpiFullName:work@signed_logic_operators_bug.yus
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ysu), line:4
     |vpiName:ysu
     |vpiFullName:work@signed_logic_operators_bug.ysu
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (yss), line:4
     |vpiName:yss
     |vpiFullName:work@signed_logic_operators_bug.yss
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (zuu), line:5
     |vpiName:zuu
     |vpiFullName:work@signed_logic_operators_bug.zuu
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (zus), line:5
     |vpiName:zus
     |vpiFullName:work@signed_logic_operators_bug.zus
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (zsu), line:5
     |vpiName:zsu
     |vpiFullName:work@signed_logic_operators_bug.zsu
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (zss), line:5
     |vpiName:zss
     |vpiFullName:work@signed_logic_operators_bug.zss
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@signed_logical_or, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v</a>, line:52, parent:work@signed_logic_operators_bug
   |vpiDefName:work@signed_logical_or
   |vpiFullName:work@signed_logical_or
   |vpiPort:
   \_port: (a), line:52
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:52
         |vpiName:a
         |vpiFullName:work@signed_logical_or.a
   |vpiPort:
   \_port: (b), line:52
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:52
         |vpiName:b
         |vpiFullName:work@signed_logical_or.b
   |vpiPort:
   \_port: (yuu), line:52
     |vpiName:yuu
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (yuu), line:52
         |vpiName:yuu
         |vpiFullName:work@signed_logical_or.yuu
   |vpiPort:
   \_port: (yus), line:52
     |vpiName:yus
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (yus), line:52
         |vpiName:yus
         |vpiFullName:work@signed_logical_or.yus
   |vpiPort:
   \_port: (ysu), line:52
     |vpiName:ysu
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ysu), line:52
         |vpiName:ysu
         |vpiFullName:work@signed_logical_or.ysu
   |vpiPort:
   \_port: (yss), line:52
     |vpiName:yss
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (yss), line:52
         |vpiName:yss
         |vpiFullName:work@signed_logical_or.yss
   |vpiContAssign:
   \_cont_assign: , line:60
     |vpiRhs:
     \_operation: , line:60
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (a), line:60
         |vpiName:a
         |vpiFullName:work@signed_logical_or.a
       |vpiOperand:
       \_ref_obj: (b), line:60
         |vpiName:b
         |vpiFullName:work@signed_logical_or.b
     |vpiLhs:
     \_ref_obj: (yuu), line:60
       |vpiName:yuu
       |vpiFullName:work@signed_logical_or.yuu
   |vpiContAssign:
   \_cont_assign: , line:61
     |vpiRhs:
     \_operation: , line:61
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (a), line:61
         |vpiName:a
         |vpiFullName:work@signed_logical_or.a
       |vpiOperand:
       \_sys_func_call: ($signed), line:61
         |vpiName:$signed
         |vpiArgument:
         \_ref_obj: (b), line:61
           |vpiName:b
     |vpiLhs:
     \_ref_obj: (yus), line:61
       |vpiName:yus
       |vpiFullName:work@signed_logical_or.yus
   |vpiContAssign:
   \_cont_assign: , line:62
     |vpiRhs:
     \_operation: , line:62
       |vpiOpType:29
       |vpiOperand:
       \_sys_func_call: ($signed), line:62
         |vpiName:$signed
         |vpiArgument:
         \_ref_obj: (a), line:62
           |vpiName:a
       |vpiOperand:
       \_ref_obj: (b), line:62
         |vpiName:b
         |vpiFullName:work@signed_logical_or.b
     |vpiLhs:
     \_ref_obj: (ysu), line:62
       |vpiName:ysu
       |vpiFullName:work@signed_logical_or.ysu
   |vpiContAssign:
   \_cont_assign: , line:63
     |vpiRhs:
     \_operation: , line:63
       |vpiOpType:29
       |vpiOperand:
       \_sys_func_call: ($signed), line:63
         |vpiName:$signed
         |vpiArgument:
         \_ref_obj: (a), line:63
           |vpiName:a
       |vpiOperand:
       \_sys_func_call: ($signed), line:63
         |vpiName:$signed
         |vpiArgument:
         \_ref_obj: (b), line:63
           |vpiName:b
     |vpiLhs:
     \_ref_obj: (yss), line:63
       |vpiName:yss
       |vpiFullName:work@signed_logical_or.yss
   |vpiNet:
   \_logic_net: (a), line:52
   |vpiNet:
   \_logic_net: (b), line:52
   |vpiNet:
   \_logic_net: (yuu), line:52
   |vpiNet:
   \_logic_net: (yus), line:52
   |vpiNet:
   \_logic_net: (ysu), line:52
   |vpiNet:
   \_logic_net: (yss), line:52
 |uhdmtopModules:
 \_module: work@signed_logic_operators_bug (work@signed_logic_operators_bug), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v</a>, line:1
   |vpiDefName:work@signed_logic_operators_bug
   |vpiName:work@signed_logic_operators_bug
   |vpiModule:
   \_module: work@manually_extended_logical_or (INST1), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v</a>, line:32, parent:work@signed_logic_operators_bug
     |vpiDefName:work@manually_extended_logical_or
     |vpiName:INST1
     |vpiFullName:work@signed_logic_operators_bug.INST1
     |vpiPort:
     \_port: (a), line:37, parent:INST1
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a), line:32
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:3, parent:work@signed_logic_operators_bug
           |vpiName:a
           |vpiFullName:work@signed_logic_operators_bug.a
           |vpiNetType:48
           |vpiRange:
           \_range: , line:3
             |vpiLeftRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:37, parent:INST1
           |vpiName:a
           |vpiFullName:work@signed_logic_operators_bug.INST1.a
     |vpiPort:
     \_port: (b), line:37, parent:INST1
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (b), line:32
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:3, parent:work@signed_logic_operators_bug
           |vpiName:b
           |vpiFullName:work@signed_logic_operators_bug.b
           |vpiNetType:48
           |vpiRange:
           \_range: , line:3
             |vpiLeftRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:37, parent:INST1
           |vpiName:b
           |vpiFullName:work@signed_logic_operators_bug.INST1.b
     |vpiPort:
     \_port: (yuu), line:37, parent:INST1
       |vpiName:yuu
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (yuu), line:32
         |vpiName:yuu
         |vpiActual:
         \_logic_net: (yuu), line:4, parent:work@signed_logic_operators_bug
           |vpiName:yuu
           |vpiFullName:work@signed_logic_operators_bug.yuu
           |vpiNetType:1
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (yuu), line:37, parent:INST1
           |vpiName:yuu
           |vpiFullName:work@signed_logic_operators_bug.INST1.yuu
     |vpiPort:
     \_port: (yus), line:37, parent:INST1
       |vpiName:yus
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (yus), line:32
         |vpiName:yus
         |vpiActual:
         \_logic_net: (yus), line:4, parent:work@signed_logic_operators_bug
           |vpiName:yus
           |vpiFullName:work@signed_logic_operators_bug.yus
           |vpiNetType:1
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (yus), line:37, parent:INST1
           |vpiName:yus
           |vpiFullName:work@signed_logic_operators_bug.INST1.yus
     |vpiPort:
     \_port: (ysu), line:37, parent:INST1
       |vpiName:ysu
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (ysu), line:32
         |vpiName:ysu
         |vpiActual:
         \_logic_net: (ysu), line:4, parent:work@signed_logic_operators_bug
           |vpiName:ysu
           |vpiFullName:work@signed_logic_operators_bug.ysu
           |vpiNetType:1
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (ysu), line:37, parent:INST1
           |vpiName:ysu
           |vpiFullName:work@signed_logic_operators_bug.INST1.ysu
     |vpiPort:
     \_port: (yss), line:37, parent:INST1
       |vpiName:yss
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (yss), line:32
         |vpiName:yss
         |vpiActual:
         \_logic_net: (yss), line:4, parent:work@signed_logic_operators_bug
           |vpiName:yss
           |vpiFullName:work@signed_logic_operators_bug.yss
           |vpiNetType:1
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (yss), line:37, parent:INST1
           |vpiName:yss
           |vpiFullName:work@signed_logic_operators_bug.INST1.yss
     |vpiNet:
     \_logic_net: (a), line:37, parent:INST1
     |vpiNet:
     \_logic_net: (b), line:37, parent:INST1
     |vpiNet:
     \_logic_net: (yuu), line:37, parent:INST1
     |vpiNet:
     \_logic_net: (yus), line:37, parent:INST1
     |vpiNet:
     \_logic_net: (ysu), line:37, parent:INST1
     |vpiNet:
     \_logic_net: (yss), line:37, parent:INST1
     |vpiInstance:
     \_module: work@signed_logic_operators_bug (work@signed_logic_operators_bug), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v</a>, line:1
   |vpiModule:
   \_module: work@signed_logical_or (INST2), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v</a>, line:33, parent:work@signed_logic_operators_bug
     |vpiDefName:work@signed_logical_or
     |vpiName:INST2
     |vpiFullName:work@signed_logic_operators_bug.INST2
     |vpiPort:
     \_port: (a), line:52, parent:INST2
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a), line:33
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:3, parent:work@signed_logic_operators_bug
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:52, parent:INST2
           |vpiName:a
           |vpiFullName:work@signed_logic_operators_bug.INST2.a
     |vpiPort:
     \_port: (b), line:52, parent:INST2
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (b), line:33
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:3, parent:work@signed_logic_operators_bug
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:52, parent:INST2
           |vpiName:b
           |vpiFullName:work@signed_logic_operators_bug.INST2.b
     |vpiPort:
     \_port: (yuu), line:52, parent:INST2
       |vpiName:yuu
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (zuu), line:33
         |vpiName:zuu
         |vpiActual:
         \_logic_net: (zuu), line:5, parent:work@signed_logic_operators_bug
           |vpiName:zuu
           |vpiFullName:work@signed_logic_operators_bug.zuu
           |vpiNetType:1
           |vpiRange:
           \_range: , line:5
             |vpiLeftRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (yuu), line:52, parent:INST2
           |vpiName:yuu
           |vpiFullName:work@signed_logic_operators_bug.INST2.yuu
     |vpiPort:
     \_port: (yus), line:52, parent:INST2
       |vpiName:yus
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (zus), line:33
         |vpiName:zus
         |vpiActual:
         \_logic_net: (zus), line:5, parent:work@signed_logic_operators_bug
           |vpiName:zus
           |vpiFullName:work@signed_logic_operators_bug.zus
           |vpiNetType:1
           |vpiRange:
           \_range: , line:5
             |vpiLeftRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (yus), line:52, parent:INST2
           |vpiName:yus
           |vpiFullName:work@signed_logic_operators_bug.INST2.yus
     |vpiPort:
     \_port: (ysu), line:52, parent:INST2
       |vpiName:ysu
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (zsu), line:33
         |vpiName:zsu
         |vpiActual:
         \_logic_net: (zsu), line:5, parent:work@signed_logic_operators_bug
           |vpiName:zsu
           |vpiFullName:work@signed_logic_operators_bug.zsu
           |vpiNetType:1
           |vpiRange:
           \_range: , line:5
             |vpiLeftRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (ysu), line:52, parent:INST2
           |vpiName:ysu
           |vpiFullName:work@signed_logic_operators_bug.INST2.ysu
     |vpiPort:
     \_port: (yss), line:52, parent:INST2
       |vpiName:yss
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (zss), line:33
         |vpiName:zss
         |vpiActual:
         \_logic_net: (zss), line:5, parent:work@signed_logic_operators_bug
           |vpiName:zss
           |vpiFullName:work@signed_logic_operators_bug.zss
           |vpiNetType:1
           |vpiRange:
           \_range: , line:5
             |vpiLeftRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (yss), line:52, parent:INST2
           |vpiName:yss
           |vpiFullName:work@signed_logic_operators_bug.INST2.yss
     |vpiNet:
     \_logic_net: (a), line:52, parent:INST2
     |vpiNet:
     \_logic_net: (b), line:52, parent:INST2
     |vpiNet:
     \_logic_net: (yuu), line:52, parent:INST2
     |vpiNet:
     \_logic_net: (yus), line:52, parent:INST2
     |vpiNet:
     \_logic_net: (ysu), line:52, parent:INST2
     |vpiNet:
     \_logic_net: (yss), line:52, parent:INST2
     |vpiInstance:
     \_module: work@signed_logic_operators_bug (work@signed_logic_operators_bug), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v</a>, line:1
   |vpiNet:
   \_logic_net: (a), line:3, parent:work@signed_logic_operators_bug
   |vpiNet:
   \_logic_net: (b), line:3, parent:work@signed_logic_operators_bug
   |vpiNet:
   \_logic_net: (yuu), line:4, parent:work@signed_logic_operators_bug
   |vpiNet:
   \_logic_net: (yus), line:4, parent:work@signed_logic_operators_bug
   |vpiNet:
   \_logic_net: (ysu), line:4, parent:work@signed_logic_operators_bug
   |vpiNet:
   \_logic_net: (yss), line:4, parent:work@signed_logic_operators_bug
   |vpiNet:
   \_logic_net: (zuu), line:5, parent:work@signed_logic_operators_bug
   |vpiNet:
   \_logic_net: (zus), line:5, parent:work@signed_logic_operators_bug
   |vpiNet:
   \_logic_net: (zsu), line:5, parent:work@signed_logic_operators_bug
   |vpiNet:
   \_logic_net: (zss), line:5, parent:work@signed_logic_operators_bug
Object: \work_signed_logic_operators_bug of type 3000
Object: \work_signed_logic_operators_bug of type 32
Object: \INST1 of type 32
Object: \a of type 44
Object: \b of type 44
Object: \yuu of type 44
Object: \yus of type 44
Object: \ysu of type 44
Object: \yss of type 44
Object: \a of type 36
Object: \b of type 36
Object: \yuu of type 36
Object: \yus of type 36
Object: \ysu of type 36
Object: \yss of type 36
Object: \INST2 of type 32
Object: \a of type 44
Object: \b of type 44
Object: \yuu of type 44
Object: \yus of type 44
Object: \ysu of type 44
Object: \yss of type 44
Object: \a of type 36
Object: \b of type 36
Object: \yuu of type 36
Object: \yus of type 36
Object: \ysu of type 36
Object: \yss of type 36
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \yuu of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \yus of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ysu of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \yss of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \zuu of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \zus of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \zsu of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \zss of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_manually_extended_logical_or of type 32
Object:  of type 8
Object: \yuu of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object: \a of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object: \b of type 608
Object:  of type 8
Object: \yus of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object: \a of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object: \b of type 608
Object:  of type 8
Object: \ysu of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object: \a of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object: \b of type 608
Object:  of type 8
Object: \yss of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object: \a of type 106
Object:  of type 7
Object: \a of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object: \b of type 106
Object:  of type 7
Object: \b of type 608
Object: \a of type 36
Object: \b of type 36
Object: \yuu of type 36
Object: \yus of type 36
Object: \ysu of type 36
Object: \yss of type 36
Object: \work_signed_logic_operators_bug of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \a of type 608
Object:  of type 7
Object:  of type 3
Object: \b of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>